/* Generated by Yosys 0.37+1 (git sha1 242ae4ef0, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* hdlname = "alu_ff" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1157.8-1157.14" *)
module alu_ff_default(no_ones_o, in_i, first_one_o);
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1164.34-1164.45" *)
  output [4:0] first_one_o;
  wire [4:0] first_one_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1162.34-1162.38" *)
  input [31:0] in_i;
  wire [31:0] in_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[16] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[17] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[18] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[19] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[20] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[21] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[22] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[23] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[24] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[25] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[26] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[27] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[28] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[29] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[30] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[31] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1170.46-1170.55" *)
  wire [4:0] \index_lut[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[16] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[17] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[18] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[19] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[20] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[21] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[22] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[23] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[24] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[25] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[26] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[27] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[28] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[29] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[30] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1172.46-1172.57" *)
  wire [4:0] \index_nodes[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1165.34-1165.43" *)
  output no_ones_o;
  wire no_ones_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1171.46-1171.55" *)
  (* unused_bits = "31" *)
  wire [31:0] sel_nodes;
  assign no_ones_o = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1228.24-1228.37" *) sel_nodes[0];
  assign \index_nodes[13]  = sel_nodes[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[27]  : \index_nodes[28] ;
  assign \index_nodes[14]  = sel_nodes[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[29]  : \index_nodes[30] ;
  assign \index_nodes[15]  = in_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h00 : 5'h01;
  assign \index_nodes[16]  = in_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h02 : 5'h03;
  assign \index_nodes[17]  = in_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h04 : 5'h05;
  assign \index_nodes[18]  = in_i[6] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h06 : 5'h07;
  assign \index_nodes[19]  = in_i[8] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h08 : 5'h09;
  assign \index_nodes[20]  = in_i[10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h0a : 5'h0b;
  assign \index_nodes[21]  = in_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h0c : 5'h0d;
  assign \index_nodes[22]  = in_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h0e : 5'h0f;
  assign \index_nodes[23]  = in_i[16] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h10 : 5'h11;
  assign \index_nodes[24]  = in_i[18] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h12 : 5'h13;
  assign \index_nodes[25]  = in_i[20] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h14 : 5'h15;
  assign \index_nodes[26]  = in_i[22] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h16 : 5'h17;
  assign \index_nodes[27]  = in_i[24] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h18 : 5'h19;
  assign \index_nodes[28]  = in_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h1a : 5'h1b;
  assign \index_nodes[29]  = in_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h1c : 5'h1d;
  assign \index_nodes[30]  = in_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1205.46-1205.101" *) 5'h1e : 5'h1f;
  assign first_one_o = sel_nodes[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[1]  : \index_nodes[2] ;
  assign \index_nodes[1]  = sel_nodes[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[3]  : \index_nodes[4] ;
  assign \index_nodes[2]  = sel_nodes[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[5]  : \index_nodes[6] ;
  assign \index_nodes[3]  = sel_nodes[7] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[7]  : \index_nodes[8] ;
  assign \index_nodes[4]  = sel_nodes[9] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[9]  : \index_nodes[10] ;
  assign \index_nodes[5]  = sel_nodes[11] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[11]  : \index_nodes[12] ;
  assign \index_nodes[6]  = sel_nodes[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[13]  : \index_nodes[14] ;
  assign \index_nodes[7]  = sel_nodes[15] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[15]  : \index_nodes[16] ;
  assign \index_nodes[8]  = sel_nodes[17] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[17]  : \index_nodes[18] ;
  assign \index_nodes[9]  = sel_nodes[19] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[19]  : \index_nodes[20] ;
  assign \index_nodes[10]  = sel_nodes[21] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[21]  : \index_nodes[22] ;
  assign \index_nodes[11]  = sel_nodes[23] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[23]  : \index_nodes[24] ;
  assign \index_nodes[12]  = sel_nodes[25] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1195.44-1196.111" *) \index_nodes[25]  : \index_nodes[26] ;
  assign sel_nodes[30:0] = { in_i[30], in_i[28], in_i[26], in_i[24], in_i[22], in_i[20], in_i[18], in_i[16], in_i[14], in_i[12], in_i[10], in_i[8], in_i[6], in_i[4], in_i[2], in_i[0], sel_nodes[29], sel_nodes[27], sel_nodes[25], sel_nodes[23], sel_nodes[21], sel_nodes[19], sel_nodes[17], sel_nodes[15], sel_nodes[13], sel_nodes[11], sel_nodes[9], sel_nodes[7], sel_nodes[5], sel_nodes[3], sel_nodes[1] } | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1204.46-1204.69" *) { in_i[31], in_i[29], in_i[27], in_i[25], in_i[23], in_i[21], in_i[19], in_i[17], in_i[15], in_i[13], in_i[11], in_i[9], in_i[7], in_i[5], in_i[3], in_i[1], sel_nodes[30], sel_nodes[28], sel_nodes[26], sel_nodes[24], sel_nodes[22], sel_nodes[20], sel_nodes[18], sel_nodes[16], sel_nodes[14], sel_nodes[12], sel_nodes[10], sel_nodes[8], sel_nodes[6], sel_nodes[4], sel_nodes[2] };
  assign \index_nodes[0]  = first_one_o;
  assign \index_lut[0]  = 5'h00;
  assign \index_lut[1]  = 5'h01;
  assign \index_lut[2]  = 5'h02;
  assign \index_lut[3]  = 5'h03;
  assign \index_lut[4]  = 5'h04;
  assign \index_lut[5]  = 5'h05;
  assign \index_lut[6]  = 5'h06;
  assign \index_lut[7]  = 5'h07;
  assign \index_lut[8]  = 5'h08;
  assign \index_lut[9]  = 5'h09;
  assign \index_lut[10]  = 5'h0a;
  assign \index_lut[11]  = 5'h0b;
  assign \index_lut[12]  = 5'h0c;
  assign \index_lut[13]  = 5'h0d;
  assign \index_lut[14]  = 5'h0e;
  assign \index_lut[15]  = 5'h0f;
  assign \index_lut[16]  = 5'h10;
  assign \index_lut[17]  = 5'h11;
  assign \index_lut[18]  = 5'h12;
  assign \index_lut[19]  = 5'h13;
  assign \index_lut[20]  = 5'h14;
  assign \index_lut[21]  = 5'h15;
  assign \index_lut[22]  = 5'h16;
  assign \index_lut[23]  = 5'h17;
  assign \index_lut[24]  = 5'h18;
  assign \index_lut[25]  = 5'h19;
  assign \index_lut[26]  = 5'h1a;
  assign \index_lut[27]  = 5'h1b;
  assign \index_lut[28]  = 5'h1c;
  assign \index_lut[29]  = 5'h1d;
  assign \index_lut[30]  = 5'h1e;
  assign \index_lut[31]  = 5'h1f;
endmodule

(* hdlname = "alu_popcnt" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1233.8-1233.18" *)
module alu_popcnt(result_o, in_i);
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1239.21-1239.27" *)
  wire [1:0] \cnt_l1[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1240.21-1240.27" *)
  wire [2:0] \cnt_l2[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1240.21-1240.27" *)
  wire [2:0] \cnt_l2[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1240.21-1240.27" *)
  wire [2:0] \cnt_l2[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1240.21-1240.27" *)
  wire [2:0] \cnt_l2[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1240.21-1240.27" *)
  wire [2:0] \cnt_l2[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1240.21-1240.27" *)
  wire [2:0] \cnt_l2[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1240.21-1240.27" *)
  wire [2:0] \cnt_l2[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1240.21-1240.27" *)
  wire [2:0] \cnt_l2[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1241.21-1241.27" *)
  wire [3:0] \cnt_l3[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1241.21-1241.27" *)
  wire [3:0] \cnt_l3[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1241.21-1241.27" *)
  wire [3:0] \cnt_l3[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1241.21-1241.27" *)
  wire [3:0] \cnt_l3[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1242.21-1242.27" *)
  wire [4:0] \cnt_l4[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1242.21-1242.27" *)
  wire [4:0] \cnt_l4[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1235.24-1235.28" *)
  input [31:0] in_i;
  wire [31:0] in_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1236.24-1236.32" *)
  output [5:0] result_o;
  wire [5:0] result_o;
  assign \cnt_l1[4]  = in_i[8] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[9];
  assign \cnt_l1[5]  = in_i[10] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[11];
  assign \cnt_l1[6]  = in_i[12] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[13];
  assign \cnt_l1[7]  = in_i[14] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[15];
  assign \cnt_l1[8]  = in_i[16] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[17];
  assign \cnt_l1[9]  = in_i[18] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[19];
  assign \cnt_l1[10]  = in_i[20] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[21];
  assign \cnt_l1[11]  = in_i[22] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[23];
  assign \cnt_l1[12]  = in_i[24] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[25];
  assign \cnt_l1[13]  = in_i[26] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[27];
  assign \cnt_l1[0]  = in_i[0] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[1];
  assign \cnt_l1[14]  = in_i[28] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[29];
  assign \cnt_l1[15]  = in_i[30] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[31];
  assign \cnt_l2[0]  = \cnt_l1[0]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1253.26-1253.71" *) \cnt_l1[1] ;
  assign \cnt_l2[1]  = \cnt_l1[2]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1253.26-1253.71" *) \cnt_l1[3] ;
  assign \cnt_l2[2]  = \cnt_l1[4]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1253.26-1253.71" *) \cnt_l1[5] ;
  assign \cnt_l2[3]  = \cnt_l1[6]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1253.26-1253.71" *) \cnt_l1[7] ;
  assign \cnt_l2[4]  = \cnt_l1[8]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1253.26-1253.71" *) \cnt_l1[9] ;
  assign \cnt_l2[5]  = \cnt_l1[10]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1253.26-1253.71" *) \cnt_l1[11] ;
  assign \cnt_l2[6]  = \cnt_l1[12]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1253.26-1253.71" *) \cnt_l1[13] ;
  assign \cnt_l2[7]  = \cnt_l1[14]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1253.26-1253.71" *) \cnt_l1[15] ;
  assign \cnt_l1[1]  = in_i[2] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[3];
  assign \cnt_l3[0]  = \cnt_l2[0]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1259.26-1259.71" *) \cnt_l2[1] ;
  assign \cnt_l3[1]  = \cnt_l2[2]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1259.26-1259.71" *) \cnt_l2[3] ;
  assign \cnt_l3[2]  = \cnt_l2[4]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1259.26-1259.71" *) \cnt_l2[5] ;
  assign \cnt_l3[3]  = \cnt_l2[6]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1259.26-1259.71" *) \cnt_l2[7] ;
  assign \cnt_l4[0]  = \cnt_l3[0]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1265.26-1265.71" *) \cnt_l3[1] ;
  assign \cnt_l4[1]  = \cnt_l3[2]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1265.26-1265.71" *) \cnt_l3[3] ;
  assign result_o = \cnt_l4[0]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1269.21-1269.58" *) \cnt_l4[1] ;
  assign \cnt_l1[2]  = in_i[4] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[5];
  assign \cnt_l1[3]  = in_i[6] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1247.26-1247.67" *) in_i[7];
endmodule

(* hdlname = "cv32e40p_clock_gate" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/cv32e40p_sim_clock_gate.sv:13.8-13.27" *)
module cv32e40p_clock_gate(clk_i, en_i, test_en_i, clk_o);
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/cv32e40p_sim_clock_gate.sv:15.18-15.23" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/cv32e40p_sim_clock_gate.sv:18.18-18.23" *)
  output clk_o;
  wire clk_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/cv32e40p_sim_clock_gate.sv:16.18-16.22" *)
  input en_i;
  wire en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/cv32e40p_sim_clock_gate.sv:17.18-17.27" *)
  input test_en_i;
  wire test_en_i;
  assign clk_o = clk_i;
endmodule

(* hdlname = "register_file_test_wrap" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:35.8-35.31" *)
module \register_file_test_wrap(ADDR_WIDTH=6) (clk, rst_n, test_en_i, we_a_i, we_b_i, BIST, CSN_T, WEN_T, raddr_a_i, rdata_a_o, raddr_b_i, rdata_b_o, raddr_c_i, rdata_c_o, waddr_a_i, wdata_a_i, waddr_b_i, wdata_b_i, A_T, D_T, Q_T
);
  wire \$verific$n236$9394 ;
  wire [5:0] \$verific$n243$9402 ;
  wire [5:0] \$verific$n250$9403 ;
  wire \$verific$n90$9388 ;
  wire \$verific$n91$9389 ;
  wire \$verific$n92$9390 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:76.36-76.39" *)
  input [5:0] A_T;
  wire [5:0] A_T;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:72.36-72.40" *)
  input BIST;
  wire BIST;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:74.36-74.41" *)
  input CSN_T;
  wire CSN_T;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:77.36-77.39" *)
  input [31:0] D_T;
  wire [31:0] D_T;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:78.36-78.39" *)
  output [31:0] Q_T;
  wire [31:0] Q_T;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:82.34-82.50" *)
  wire [5:0] ReadAddr_a_muxed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:93.34-93.48" *)
  reg [5:0] TestReadAddr_Q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:75.36-75.41" *)
  input WEN_T;
  wire WEN_T;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:85.34-85.51" *)
  wire [5:0] WriteAddr_a_muxed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:89.34-89.51" *)
  wire [5:0] WriteAddr_b_muxed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:86.34-86.51" *)
  wire [31:0] WriteData_a_muxed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:90.34-90.51" *)
  wire [31:0] WriteData_b_muxed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:84.34-84.53" *)
  wire WriteEnable_a_muxed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:88.34-88.53" *)
  wire WriteEnable_b_muxed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:44.35-44.38" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:50.35-50.44" *)
  input [5:0] raddr_a_i;
  wire [5:0] raddr_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:54.35-54.44" *)
  input [5:0] raddr_b_i;
  wire [5:0] raddr_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:58.35-58.44" *)
  input [5:0] raddr_c_i;
  wire [5:0] raddr_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:51.35-51.44" *)
  output [31:0] rdata_a_o;
  wire [31:0] rdata_a_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:55.35-55.44" *)
  output [31:0] rdata_b_o;
  wire [31:0] rdata_b_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:59.35-59.44" *)
  output [31:0] rdata_c_o;
  wire [31:0] rdata_c_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:45.35-45.40" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:47.35-47.44" *)
  input test_en_i;
  wire test_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:62.36-62.45" *)
  input [5:0] waddr_a_i;
  wire [5:0] waddr_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:67.36-67.45" *)
  input [5:0] waddr_b_i;
  wire [5:0] waddr_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:63.36-63.45" *)
  input [31:0] wdata_a_i;
  wire [31:0] wdata_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:68.36-68.45" *)
  input [31:0] wdata_b_i;
  wire [31:0] wdata_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:64.36-64.42" *)
  input we_a_i;
  wire we_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:69.36-69.42" *)
  input we_b_i;
  wire we_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:116.7-128.10" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) TestReadAddr_Q <= 6'h00;
    else TestReadAddr_Q <= \$verific$n250$9403 ;
  assign \$verific$n91$9389  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:101.64-101.80" *) WEN_T;
  assign \$verific$n92$9390  = \$verific$n90$9388  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:101.42-101.81" *) \$verific$n91$9389 ;
  assign WriteEnable_a_muxed = BIST ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:101.33-101.93" *) \$verific$n92$9390  : we_a_i;
  assign WriteEnable_b_muxed = BIST ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:106.33-106.56" *) 1'h0 : we_b_i;
  assign \$verific$n236$9394  = \$verific$n90$9388  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:122.13-122.47" *) WEN_T;
  assign \$verific$n90$9388  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:101.43-101.60" *) CSN_T;
  assign \$verific$n243$9402 [4:0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:100.49-100.69" *) A_T[4:0];
  assign WriteData_b_muxed = BIST ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:104.33-104.59" *) 32'd0 : wdata_b_i;
  assign WriteAddr_b_muxed = BIST ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:105.33-105.59" *) 6'h00 : waddr_b_i;
  assign ReadAddr_a_muxed = BIST ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:109.33-109.70" *) TestReadAddr_Q : raddr_a_i;
  assign WriteData_a_muxed = BIST ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:97.33-97.96" *) D_T : wdata_a_i;
  assign \$verific$n250$9403  = \$verific$n236$9394  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:122.10-127.13" *) { 1'h0, \$verific$n243$9402 [4:0] } : TestReadAddr_Q;
  assign WriteAddr_a_muxed = BIST ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/register_file_test_wrap.sv:100.33-100.95" *) { 1'h0, \$verific$n243$9402 [4:0] } : waddr_a_i;
  \riscv_register_file(ADDR_WIDTH=6)  riscv_register_file_i (
    .clk(clk),
    .raddr_a_i(ReadAddr_a_muxed),
    .raddr_b_i(raddr_b_i),
    .raddr_c_i(raddr_c_i),
    .rdata_a_o(rdata_a_o),
    .rdata_b_o(rdata_b_o),
    .rdata_c_o(rdata_c_o),
    .rst_n(rst_n),
    .test_en_i(test_en_i),
    .waddr_a_i(WriteAddr_a_muxed),
    .waddr_b_i(WriteAddr_b_muxed),
    .wdata_a_i(WriteData_a_muxed),
    .wdata_b_i(WriteData_b_muxed),
    .we_a_i(WriteEnable_a_muxed),
    .we_b_i(WriteEnable_b_muxed)
  );
  assign \$verific$n243$9402 [5] = 1'h0;
  assign Q_T = rdata_a_o;
endmodule

(* hdlname = "riscv_alu" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:31.8-31.17" *)
module riscv_alu_default(clk, rst_n, enable_i, is_clpx_i, is_subrot_i, comparison_result_o, ready_o, ex_ready_i, bmask_a_i, bmask_b_i, imm_vec_ext_i, operator_i, operand_a_i, operand_b_i, operand_c_i, vector_mode_i, clpx_shift_i, result_o);
  wire [15:0] \$auto$bmuxmap.cc:84:execute$13934 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$13951 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$13960 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$13965 ;
  wire \$auto$bmuxmap.cc:84:execute$13968 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$13970 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$13973 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$13975 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$13978 ;
  wire [2047:0] \$auto$bmuxmap.cc:84:execute$13980 ;
  wire [1023:0] \$auto$bmuxmap.cc:84:execute$14045 ;
  wire [511:0] \$auto$bmuxmap.cc:84:execute$14078 ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$14095 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$14104 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$14109 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$14112 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$6488 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$6631 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$6697 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$6745 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$6765 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$6875 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$6928 ;
  wire \$verific$n1000$6074 ;
  wire \$verific$n1001$6075 ;
  wire \$verific$n1002$6076 ;
  wire \$verific$n1003$6077 ;
  wire \$verific$n1004$6078 ;
  wire \$verific$n1005$6079 ;
  wire \$verific$n1006$6080 ;
  wire \$verific$n1009$6082 ;
  wire \$verific$n1011$6083 ;
  wire \$verific$n1013$6084 ;
  wire \$verific$n1015$6085 ;
  wire \$verific$n1016$6086 ;
  wire \$verific$n1017$6087 ;
  wire \$verific$n1019$6088 ;
  wire \$verific$n1021$6089 ;
  wire \$verific$n1025$6091 ;
  wire \$verific$n1027$6093 ;
  wire \$verific$n1029$6094 ;
  wire \$verific$n1031$6095 ;
  wire \$verific$n1033$6096 ;
  wire [31:0] \$verific$n1037$6287 ;
  wire [31:0] \$verific$n1136$6289 ;
  wire \$verific$n1318$6098 ;
  wire \$verific$n1319$6099 ;
  (* unused_bits = "16" *)
  wire [16:0] \$verific$n1418$6292 ;
  wire \$verific$n1453$6132 ;
  (* unused_bits = "16" *)
  wire [16:0] \$verific$n1454$6294 ;
  (* unused_bits = "8" *)
  wire [8:0] \$verific$n1490$6296 ;
  wire \$verific$n1509$6133 ;
  (* unused_bits = "8" *)
  wire [8:0] \$verific$n1510$6298 ;
  (* unused_bits = "8" *)
  wire [8:0] \$verific$n1530$6300 ;
  wire \$verific$n1549$6134 ;
  (* unused_bits = "8" *)
  wire [8:0] \$verific$n1550$6302 ;
  (* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \$verific$n1569$6304 ;
  wire \$verific$n1834$6135 ;
  wire [3:0] \$verific$n1906$6308 ;
  wire \$verific$n1911$6137 ;
  wire \$verific$n1912$6138 ;
  wire \$verific$n1913$6139 ;
  wire \$verific$n1914$6140 ;
  wire \$verific$n1915$6141 ;
  wire \$verific$n1916$6142 ;
  wire \$verific$n1917$6143 ;
  wire \$verific$n1918$6144 ;
  wire \$verific$n1922$6145 ;
  wire \$verific$n1923$6146 ;
  wire \$verific$n1924$6147 ;
  wire \$verific$n1925$6148 ;
  wire \$verific$n1926$6149 ;
  wire \$verific$n1934$6151 ;
  wire \$verific$n1935$6152 ;
  wire \$verific$n1940$6155 ;
  wire \$verific$n1941$6156 ;
  wire \$verific$n1946$6159 ;
  wire \$verific$n1947$6160 ;
  wire \$verific$n1952$6163 ;
  wire \$verific$n1953$6164 ;
  wire \$verific$n1956$6166 ;
  wire \$verific$n1957$6167 ;
  wire \$verific$n1958$6168 ;
  wire \$verific$n1964$6169 ;
  wire \$verific$n1965$6170 ;
  wire \$verific$n1966$6171 ;
  wire \$verific$n1967$6172 ;
  wire \$verific$n1968$6173 ;
  wire \$verific$n1969$6174 ;
  wire \$verific$n1975$6175 ;
  wire \$verific$n1988$6176 ;
  wire \$verific$n1989$6177 ;
  wire \$verific$n200$6044 ;
  wire \$verific$n201$6045 ;
  wire \$verific$n2016$6178 ;
  wire \$verific$n2017$6179 ;
  wire \$verific$n2018$6180 ;
  wire \$verific$n202$6046 ;
  wire \$verific$n203$6047 ;
  wire \$verific$n204$6048 ;
  wire [3:0] \$verific$n2041$6319 ;
  wire \$verific$n205$6049 ;
  wire [3:0] \$verific$n2056$6322 ;
  wire \$verific$n206$6050 ;
  wire [3:0] \$verific$n2071$6324 ;
  wire [3:0] \$verific$n2081$6326 ;
  wire \$verific$n209$6052 ;
  wire [3:0] \$verific$n2091$6328 ;
  wire [3:0] \$verific$n2096$6329 ;
  wire [31:0] \$verific$n210$6271 ;
  wire [3:0] \$verific$n2106$6331 ;
  wire [3:0] \$verific$n2116$6332 ;
  wire [3:0] \$verific$n2126$6334 ;
  wire [3:0] \$verific$n2131$6335 ;
  wire [3:0] \$verific$n2141$6336 ;
  wire \$verific$n2151$6183 ;
  wire \$verific$n2152$6184 ;
  wire \$verific$n2154$6185 ;
  wire \$verific$n2156$6186 ;
  wire \$verific$n2159$6187 ;
  wire \$verific$n2160$6188 ;
  wire \$verific$n2162$6189 ;
  wire \$verific$n2164$6190 ;
  wire \$verific$n2165$6191 ;
  wire \$verific$n2168$6192 ;
  wire \$verific$n2243$6193 ;
  wire \$verific$n2244$6194 ;
  wire \$verific$n2246$6195 ;
  wire \$verific$n2248$6196 ;
  wire \$verific$n2254$6198 ;
  wire [3:0] \$verific$n2255$6339 ;
  wire \$verific$n2482$6199 ;
  wire [31:0] \$verific$n2516$6346 ;
  wire \$verific$n2549$6200 ;
  wire [31:0] \$verific$n2616$6349 ;
  wire [3:0] \$verific$n2726$6350 ;
  wire [3:0] \$verific$n2731$6351 ;
  wire \$verific$n2736$6201 ;
  wire [1:0] \$verific$n2745$6352 ;
  wire [3:0] \$verific$n2748$6353 ;
  wire \$verific$n2753$6202 ;
  wire \$verific$n2754$6203 ;
  wire \$verific$n2755$6204 ;
  wire \$verific$n2756$6205 ;
  wire \$verific$n2757$6206 ;
  wire \$verific$n2758$6207 ;
  wire \$verific$n2759$6208 ;
  wire [7:0] \$verific$n2795$6356 ;
  wire [7:0] \$verific$n2837$6361 ;
  wire \$verific$n2851$6214 ;
  wire \$verific$n2853$6215 ;
  wire \$verific$n2863$6216 ;
  wire \$verific$n2864$6217 ;
  wire \$verific$n2865$6218 ;
  wire \$verific$n2866$6219 ;
  wire \$verific$n2867$6220 ;
  wire \$verific$n2868$6221 ;
  wire \$verific$n2869$6222 ;
  wire \$verific$n2870$6223 ;
  wire [31:0] \$verific$n2936$6362 ;
  wire [7:0] \$verific$n3035$6364 ;
  wire [7:0] \$verific$n3044$6365 ;
  wire [7:0] \$verific$n3071$6367 ;
  wire [7:0] \$verific$n3080$6368 ;
  wire [31:0] \$verific$n309$6273 ;
  wire [7:0] \$verific$n3107$6370 ;
  wire [7:0] \$verific$n3116$6371 ;
  wire [7:0] \$verific$n3143$6373 ;
  wire [7:0] \$verific$n3152$6374 ;
  wire [7:0] \$verific$n3179$6376 ;
  wire [7:0] \$verific$n3188$6377 ;
  wire [7:0] \$verific$n3215$6379 ;
  wire [7:0] \$verific$n3224$6380 ;
  wire [7:0] \$verific$n3251$6382 ;
  wire [7:0] \$verific$n3260$6383 ;
  wire [7:0] \$verific$n3287$6385 ;
  wire [7:0] \$verific$n3296$6386 ;
  wire [31:0] \$verific$n342$6274 ;
  wire [31:0] \$verific$n3605$6400 ;
  wire \$verific$n3638$6248 ;
  wire \$verific$n3645$6249 ;
  wire [5:0] \$verific$n3711$6403 ;
  wire [5:0] \$verific$n3725$6405 ;
  wire [5:0] \$verific$n3759$6409 ;
  wire \$verific$n3768$6250 ;
  wire \$verific$n3770$6251 ;
  wire [31:0] \$verific$n3844$6411 ;
  wire \$verific$n4078$6252 ;
  wire [31:0] \$verific$n4081$6415 ;
  wire [31:0] \$verific$n4114$6416 ;
  wire \$verific$n4655$6256 ;
  wire \$verific$n4673$6257 ;
  wire \$verific$n4675$6258 ;
  wire \$verific$n4677$6259 ;
  wire \$verific$n4680$6261 ;
  wire [31:0] \$verific$n4714$6426 ;
  wire [31:0] \$verific$n4780$6428 ;
  wire [31:0] \$verific$n4846$6430 ;
  wire [31:0] \$verific$n5110$6438 ;
  wire \$verific$n514$6053 ;
  wire \$verific$n515$6054 ;
  wire \$verific$n516$6055 ;
  wire \$verific$n517$6056 ;
  wire [31:0] \$verific$n5176$6440 ;
  wire \$verific$n518$6057 ;
  wire \$verific$n519$6058 ;
  (* unused_bits = "1" *)
  wire [1:0] \$verific$n5456$6450 ;
  wire [7:0] \$verific$n5473$6451 ;
  wire \$verific$n647$6060 ;
  wire \$verific$n649$6061 ;
  wire \$verific$n650$6062 ;
  wire \$verific$n651$6063 ;
  wire \$verific$n653$6064 ;
  wire \$verific$n991$6065 ;
  wire \$verific$n992$6066 ;
  wire \$verific$n993$6067 ;
  wire \$verific$n994$6068 ;
  wire \$verific$n995$6069 ;
  wire \$verific$n996$6070 ;
  wire \$verific$n997$6071 ;
  wire \$verific$n998$6072 ;
  wire \$verific$n999$6073 ;
  (* unused_bits = "0 1" *)
  wire [1:0] \$verific$select_536$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6753 ;
  (* unused_bits = "0 1" *)
  wire [1:0] \$verific$select_562$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:784$6761 ;
  (* unused_bits = "0" *)
  wire \$verific$shift_right_238$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:277$6590 ;
  (* unused_bits = "0" *)
  wire \$verific$shift_right_241$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:278$6594 ;
  (* unused_bits = "0" *)
  wire \$verific$shift_right_244$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:283$6596 ;
  (* unused_bits = "0" *)
  wire \$verific$shift_right_247$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:284$6599 ;
  (* unused_bits = "0" *)
  wire \$verific$shift_right_250$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:285$6601 ;
  (* unused_bits = "0" *)
  wire \$verific$shift_right_253$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:286$6604 ;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \$verific$shift_right_255$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:291$6606 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:105.16-105.26" *)
  wire [35:0] adder_in_a;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:105.28-105.38" *)
  wire [35:0] adder_in_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:104.16-104.26" *)
  wire [31:0] adder_op_a;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:104.28-104.38" *)
  wire [31:0] adder_op_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:103.16-103.33" *)
  wire adder_op_b_negate;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:106.16-106.28" *)
  wire [31:0] adder_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:107.16-107.37" *)
  (* unused_bits = "0 9 18 27" *)
  wire [36:0] adder_result_expanded;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:182.16-182.34" *)
  wire [31:0] adder_round_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:181.16-181.33" *)
  wire [31:0] adder_round_value;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:935.32-935.43" *)
  wire [31:0] bclr_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:934.16-934.27" *)
  wire [31:0] bextins_and;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:935.16-935.30" *)
  wire [31:0] bextins_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:858.16-858.28" *)
  wire [5:0] bitop_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:92.16-92.21" *)
  wire [31:0] bmask;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:45.36-45.45" *)
  input [4:0] bmask_a_i;
  wire [4:0] bmask_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:46.36-46.45" *)
  input [4:0] bmask_b_i;
  wire [4:0] bmask_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:933.16-933.27" *)
  wire [31:0] bmask_first;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:933.29-933.38" *)
  wire [31:0] bmask_inv;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:935.45-935.56" *)
  wire [31:0] bset_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:854.16-854.26" *)
  wire [5:0] clb_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:560.16-560.27" *)
  wire [31:0] clip_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:36.36-36.39" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:211.16-211.29" *)
  wire [15:0] clpx_shift_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:51.36-51.48" *)
  input [1:0] clpx_shift_i;
  wire [1:0] clpx_shift_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:419.15-419.25" *)
  wire [3:0] cmp_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:323.16-323.26" *)
  wire [3:0] cmp_signed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:853.16-853.26" *)
  wire [5:0] cnt_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:54.36-54.55" *)
  output comparison_result_o;
  wire comparison_result_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1014.17-1014.26" *)
  wire div_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:90.16-90.25" *)
  wire [5:0] div_shift;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:91.16-91.25" *)
  wire div_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:453.16-453.22" *)
  wire do_min;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:38.36-38.44" *)
  input enable_i;
  wire enable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:57.36-57.46" *)
  input ex_ready_i;
  wire ex_ready_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:931.16-931.33" *)
  wire extract_is_signed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:932.16-932.28" *)
  wire extract_sign;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:319.15-319.27" *)
  wire [3:0] f_is_greater;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:422.15-422.23" *)
  wire [3:0] f_is_nan;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:420.15-420.24" *)
  wire f_is_qnan;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:421.15-421.24" *)
  wire f_is_snan;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:536.17-536.37" *)
  wire [31:0] f_sign_inject_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:473.16-473.29" *)
  wire [31:0] fclass_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:855.16-855.26" *)
  wire [4:0] ff1_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:852.16-852.24" *)
  wire [31:0] ff_input;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:856.16-856.25" *)
  wire ff_no_one;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:857.16-857.26" *)
  wire [4:0] fl1_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:451.16-451.32" *)
  wire [31:0] fp_canonical_nan;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:47.36-47.49" *)
  input [1:0] imm_vec_ext_i;
  wire [1:0] imm_vec_ext_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1025.20-1025.35" *)
  wire \int_div.div_op_a_signed ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1027.20-1027.33" *)
  wire [5:0] \int_div.div_shift_int ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1024.20-1024.30" *)
  wire \int_div.div_signed ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:49.36-49.45" *)
  input is_clpx_i;
  wire is_clpx_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:317.15-317.23" *)
  wire [3:0] is_equal;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:327.16-327.29" *)
  wire is_equal_clip;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:324.16-324.28" *)
  wire [3:0] is_equal_vec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:318.15-318.25" *)
  wire [3:0] is_greater;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:325.16-325.30" *)
  wire [3:0] is_greater_vec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:50.36-50.47" *)
  input is_subrot_i;
  wire is_subrot_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:455.16-455.24" *)
  wire [31:0] minmax_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:454.16-454.36" *)
  wire minmax_is_fp_special;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:40.36-40.47" *)
  input [31:0] operand_a_i;
  wire [31:0] operand_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:62.16-62.29" *)
  wire [31:0] operand_a_neg;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:63.16-63.33" *)
  wire [31:0] operand_a_neg_rev;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:61.16-61.29" *)
  wire [31:0] operand_a_rev;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:326.16-326.28" *)
  wire [31:0] operand_b_eq;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:41.36-41.47" *)
  input [31:0] operand_b_i;
  wire [31:0] operand_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:85.16-85.29" *)
  wire [31:0] operand_b_neg;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:42.36-42.47" *)
  input [31:0] operand_c_i;
  wire [31:0] operand_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:39.36-39.46" *)
  input [6:0] operator_i;
  wire [6:0] operator_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:600.22-600.33" *)
  wire [31:0] pack_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:964.16-964.27" *)
  wire [31:0] radix_2_rev;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:965.16-965.27" *)
  wire [31:0] radix_4_rev;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:966.16-966.27" *)
  wire [31:0] radix_8_rev;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:968.16-968.29" *)
  wire [1:0] radix_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:56.36-56.43" *)
  output ready_o;
  wire ready_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1013.17-1013.27" *)
  wire [31:0] result_div;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:450.16-450.29" *)
  wire [31:0] result_minmax;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:53.36-53.44" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:967.16-967.30" *)
  wire [31:0] reverse_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:37.36-37.41" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:452.16-452.26" *)
  wire [3:0] sel_minmax;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:204.16-204.25" *)
  wire [31:0] shift_amt;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:205.16-205.29" *)
  (* unused_bits = "5 6 7 11 12 13 14 15 20 21 22 23 27 28 29 30 31" *)
  wire [31:0] shift_amt_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:203.16-203.30" *)
  wire [31:0] shift_amt_left;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:206.16-206.30" *)
  wire [31:0] shift_amt_norm;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:201.16-201.32" *)
  wire shift_arithmetic;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:199.16-199.26" *)
  wire shift_left;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:210.16-210.33" *)
  wire [31:0] shift_left_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:207.16-207.26" *)
  wire [31:0] shift_op_a;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:268.16-268.29" *)
  wire [63:0] shift_op_a_32;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:208.16-208.28" *)
  wire [31:0] shift_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:209.16-209.34" *)
  wire [31:0] shift_right_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:200.16-200.31" *)
  wire shift_use_round;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:591.22-591.38" *)
  wire [1:0] \shuffle_byte_sel[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:591.22-591.38" *)
  wire [1:0] \shuffle_byte_sel[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:591.22-591.38" *)
  wire [1:0] \shuffle_byte_sel[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:591.22-591.38" *)
  wire [1:0] \shuffle_byte_sel[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:597.34-597.44" *)
  wire [31:0] shuffle_r0;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:598.37-598.50" *)
  wire [31:0] shuffle_r0_in;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:597.22-597.32" *)
  wire [31:0] shuffle_r1;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:598.22-598.35" *)
  wire [31:0] shuffle_r1_in;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:594.22-594.38" *)
  wire [1:0] shuffle_reg0_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:593.22-593.38" *)
  wire [1:0] shuffle_reg1_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:592.22-592.37" *)
  wire [3:0] shuffle_reg_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:599.22-599.36" *)
  wire [31:0] shuffle_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:595.22-595.37" *)
  wire [3:0] shuffle_through;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:44.36-44.49" *)
  input [1:0] vector_mode_i;
  wire [1:0] vector_mode_i;
  assign \$auto$bmuxmap.cc:84:execute$13934 [0] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[1] : shift_result[0];
  assign \$auto$bmuxmap.cc:84:execute$13934 [1] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[3] : shift_result[2];
  assign \$auto$bmuxmap.cc:84:execute$13934 [2] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[5] : shift_result[4];
  assign \$auto$bmuxmap.cc:84:execute$13934 [3] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[7] : shift_result[6];
  assign \$auto$bmuxmap.cc:84:execute$13934 [4] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[9] : shift_result[8];
  assign \$auto$bmuxmap.cc:84:execute$13934 [5] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[11] : shift_result[10];
  assign \$auto$bmuxmap.cc:84:execute$13934 [6] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[13] : shift_result[12];
  assign \$auto$bmuxmap.cc:84:execute$13934 [7] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[15] : shift_result[14];
  assign \$auto$bmuxmap.cc:84:execute$13934 [8] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[17] : shift_result[16];
  assign \$auto$bmuxmap.cc:84:execute$13934 [9] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[19] : shift_result[18];
  assign \$auto$bmuxmap.cc:84:execute$13934 [10] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[21] : shift_result[20];
  assign \$auto$bmuxmap.cc:84:execute$13934 [11] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[23] : shift_result[22];
  assign \$auto$bmuxmap.cc:84:execute$13934 [12] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[25] : shift_result[24];
  assign \$auto$bmuxmap.cc:84:execute$13934 [13] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[27] : shift_result[26];
  assign \$auto$bmuxmap.cc:84:execute$13934 [14] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[29] : shift_result[28];
  assign \$auto$bmuxmap.cc:84:execute$13934 [15] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) shift_result[31] : shift_result[30];
  assign \$auto$bmuxmap.cc:84:execute$13951 [0] = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13934 [1] : \$auto$bmuxmap.cc:84:execute$13934 [0];
  assign \$auto$bmuxmap.cc:84:execute$13951 [1] = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13934 [3] : \$auto$bmuxmap.cc:84:execute$13934 [2];
  assign \$auto$bmuxmap.cc:84:execute$13951 [2] = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13934 [5] : \$auto$bmuxmap.cc:84:execute$13934 [4];
  assign \$auto$bmuxmap.cc:84:execute$13951 [3] = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13934 [7] : \$auto$bmuxmap.cc:84:execute$13934 [6];
  assign \$auto$bmuxmap.cc:84:execute$13951 [4] = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13934 [9] : \$auto$bmuxmap.cc:84:execute$13934 [8];
  assign \$auto$bmuxmap.cc:84:execute$13951 [5] = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13934 [11] : \$auto$bmuxmap.cc:84:execute$13934 [10];
  assign \$auto$bmuxmap.cc:84:execute$13951 [6] = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13934 [13] : \$auto$bmuxmap.cc:84:execute$13934 [12];
  assign \$auto$bmuxmap.cc:84:execute$13951 [7] = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13934 [15] : \$auto$bmuxmap.cc:84:execute$13934 [14];
  assign \$auto$bmuxmap.cc:84:execute$13960 [0] = bmask_a_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13951 [1] : \$auto$bmuxmap.cc:84:execute$13951 [0];
  assign \$auto$bmuxmap.cc:84:execute$13960 [1] = bmask_a_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13951 [3] : \$auto$bmuxmap.cc:84:execute$13951 [2];
  assign \$auto$bmuxmap.cc:84:execute$13960 [2] = bmask_a_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13951 [5] : \$auto$bmuxmap.cc:84:execute$13951 [4];
  assign \$auto$bmuxmap.cc:84:execute$13960 [3] = bmask_a_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13951 [7] : \$auto$bmuxmap.cc:84:execute$13951 [6];
  assign \$auto$bmuxmap.cc:84:execute$13965 [0] = bmask_a_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13960 [1] : \$auto$bmuxmap.cc:84:execute$13960 [0];
  assign \$auto$bmuxmap.cc:84:execute$13965 [1] = bmask_a_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13960 [3] : \$auto$bmuxmap.cc:84:execute$13960 [2];
  assign \$auto$bmuxmap.cc:84:execute$13968  = bmask_a_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.58-947.67" *) \$auto$bmuxmap.cc:84:execute$13965 [1] : \$auto$bmuxmap.cc:84:execute$13965 [0];
  assign \$auto$bmuxmap.cc:84:execute$13970 [3:0] = imm_vec_ext_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:669.13-683.20" *) 4'hd : 4'he;
  assign \$auto$bmuxmap.cc:84:execute$13970 [7:4] = imm_vec_ext_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:669.13-683.20" *) 4'h7 : 4'hb;
  assign \$auto$bmuxmap.cc:84:execute$13973  = imm_vec_ext_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:669.13-683.20" *) \$auto$bmuxmap.cc:84:execute$13970 [7:4] : \$auto$bmuxmap.cc:84:execute$13970 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$13975 [31:0] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:995.5-1001.12" *) { shift_result[1:0], shift_result[3:2], shift_result[5:4], shift_result[7:6], shift_result[9:8], shift_result[11:10], shift_result[13:12], shift_result[15:14], shift_result[17:16], shift_result[19:18], shift_result[21:20], shift_result[23:22], shift_result[25:24], shift_result[27:26], shift_result[29:28], shift_result[31:30] } : { shift_result[0], shift_result[1], shift_result[2], shift_result[3], shift_result[4], shift_result[5], shift_result[6], shift_result[7], shift_result[8], shift_result[9], shift_result[10], shift_result[11], shift_result[12], shift_result[13], shift_result[14], shift_result[15], shift_result[16], shift_result[17], shift_result[18], shift_result[19], shift_result[20], shift_result[21], shift_result[22], shift_result[23], shift_result[24], shift_result[25], shift_result[26], shift_result[27], shift_result[28], shift_result[29], shift_result[30], shift_result[31] };
  assign \$auto$bmuxmap.cc:84:execute$13975 [63:32] = bmask_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:995.5-1001.12" *) { shift_result[0], shift_result[1], shift_result[2], shift_result[3], shift_result[4], shift_result[5], shift_result[6], shift_result[7], shift_result[8], shift_result[9], shift_result[10], shift_result[11], shift_result[12], shift_result[13], shift_result[14], shift_result[15], shift_result[16], shift_result[17], shift_result[18], shift_result[19], shift_result[20], shift_result[21], shift_result[22], shift_result[23], shift_result[24], shift_result[25], shift_result[26], shift_result[27], shift_result[28], shift_result[29], shift_result[30], shift_result[31] } : { 2'h0, shift_result[4:2], shift_result[7:5], shift_result[10:8], shift_result[13:11], shift_result[16:14], shift_result[19:17], shift_result[22:20], shift_result[25:23], shift_result[28:26], shift_result[31:29] };
  assign \$auto$bmuxmap.cc:84:execute$13978  = bmask_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:995.5-1001.12" *) \$auto$bmuxmap.cc:84:execute$13975 [63:32] : \$auto$bmuxmap.cc:84:execute$13975 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$13980 [31:0] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] } : { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] };
  assign \$auto$bmuxmap.cc:84:execute$13980 [63:32] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { 31'h00000000, cmp_result[3] } : { 31'h00000000, cmp_result[3] };
  assign \$auto$bmuxmap.cc:84:execute$13980 [95:64] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] } : { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] };
  assign \$auto$bmuxmap.cc:84:execute$13980 [127:96] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { 31'h00000000, cmp_result[3] } : { 31'h00000000, cmp_result[3] };
  assign \$auto$bmuxmap.cc:84:execute$13980 [159:128] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] } : { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] };
  assign \$auto$bmuxmap.cc:84:execute$13980 [191:160] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] } : { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] };
  assign \$auto$bmuxmap.cc:84:execute$13980 [223:192] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] } : { cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3], cmp_result[3:2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2], cmp_result[2:1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1], cmp_result[1:0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0], cmp_result[0] };
  assign \$auto$bmuxmap.cc:84:execute$13980 [255:224] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [287:256] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$verific$n5110$6438  : \$verific$n5110$6438 ;
  assign \$auto$bmuxmap.cc:84:execute$13980 [319:288] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$verific$n5110$6438  : \$verific$n5110$6438 ;
  assign \$auto$bmuxmap.cc:84:execute$13980 [351:320] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$verific$n4714$6426  : \$verific$n5176$6440 ;
  assign \$auto$bmuxmap.cc:84:execute$13980 [383:352] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) clip_result : clip_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [415:384] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) shift_result : shift_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [447:416] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) shift_result : shift_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [479:448] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) shift_result : shift_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [511:480] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) shift_result : shift_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [543:512] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [575:544] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [607:576] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) shift_result : shift_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [639:608] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) shift_result : shift_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [671:640] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) bextins_result : bextins_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [703:672] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) bclr_result : bextins_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [735:704] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) pack_result : bset_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [767:736] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$verific$n4846$6430  : \$verific$n4780$6428 ;
  assign \$auto$bmuxmap.cc:84:execute$13980 [799:768] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) result_div : result_div;
  assign \$auto$bmuxmap.cc:84:execute$13980 [831:800] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) result_div : result_div;
  assign \$auto$bmuxmap.cc:84:execute$13980 [863:832] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { 26'h0000000, bitop_result } : { 26'h0000000, bitop_result };
  assign \$auto$bmuxmap.cc:84:execute$13980 [895:864] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { 26'h0000000, bitop_result } : { 26'h0000000, bitop_result };
  assign \$auto$bmuxmap.cc:84:execute$13980 [927:896] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) pack_result : pack_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [959:928] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) pack_result : pack_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [991:960] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1023:992] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) pack_result : pack_result;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1055:1024] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1087:1056] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { 31'h00000000, cmp_result[3] } : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1119:1088] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) { 31'h00000000, cmp_result[3] } : { 31'h00000000, cmp_result[3] };
  assign \$auto$bmuxmap.cc:84:execute$13980 [1151:1120] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$verific$n5110$6438  : \$verific$n5110$6438 ;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1183:1152] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) reverse_result : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1215:1184] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1247:1216] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1279:1248] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1311:1280] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1343:1312] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1375:1344] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1407:1376] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1439:1408] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1471:1440] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1503:1472] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1535:1504] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1567:1536] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1599:1568] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1631:1600] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1663:1632] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1695:1664] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1727:1696] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1759:1728] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1791:1760] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1823:1792] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1855:1824] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1887:1856] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1919:1888] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1951:1920] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [1983:1952] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [2015:1984] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$13980 [2047:2016] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$14045 [31:0] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [63:32] : \$auto$bmuxmap.cc:84:execute$13980 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14045 [63:32] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [127:96] : \$auto$bmuxmap.cc:84:execute$13980 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$14045 [95:64] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [191:160] : \$auto$bmuxmap.cc:84:execute$13980 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$14045 [127:96] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [255:224] : \$auto$bmuxmap.cc:84:execute$13980 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$14045 [159:128] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [319:288] : \$auto$bmuxmap.cc:84:execute$13980 [287:256];
  assign \$auto$bmuxmap.cc:84:execute$14045 [191:160] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [383:352] : \$auto$bmuxmap.cc:84:execute$13980 [351:320];
  assign \$auto$bmuxmap.cc:84:execute$14045 [223:192] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [447:416] : \$auto$bmuxmap.cc:84:execute$13980 [415:384];
  assign \$auto$bmuxmap.cc:84:execute$14045 [255:224] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [511:480] : \$auto$bmuxmap.cc:84:execute$13980 [479:448];
  assign \$auto$bmuxmap.cc:84:execute$14045 [287:256] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [575:544] : \$auto$bmuxmap.cc:84:execute$13980 [543:512];
  assign \$auto$bmuxmap.cc:84:execute$14045 [319:288] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [639:608] : \$auto$bmuxmap.cc:84:execute$13980 [607:576];
  assign \$auto$bmuxmap.cc:84:execute$14045 [351:320] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [703:672] : \$auto$bmuxmap.cc:84:execute$13980 [671:640];
  assign \$auto$bmuxmap.cc:84:execute$14045 [383:352] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [767:736] : \$auto$bmuxmap.cc:84:execute$13980 [735:704];
  assign \$auto$bmuxmap.cc:84:execute$14045 [415:384] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [831:800] : \$auto$bmuxmap.cc:84:execute$13980 [799:768];
  assign \$auto$bmuxmap.cc:84:execute$14045 [447:416] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [895:864] : \$auto$bmuxmap.cc:84:execute$13980 [863:832];
  assign \$auto$bmuxmap.cc:84:execute$14045 [479:448] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [959:928] : \$auto$bmuxmap.cc:84:execute$13980 [927:896];
  assign \$auto$bmuxmap.cc:84:execute$14045 [511:480] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1023:992] : \$auto$bmuxmap.cc:84:execute$13980 [991:960];
  assign \$auto$bmuxmap.cc:84:execute$14045 [543:512] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1087:1056] : \$auto$bmuxmap.cc:84:execute$13980 [1055:1024];
  assign \$auto$bmuxmap.cc:84:execute$14045 [575:544] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1151:1120] : \$auto$bmuxmap.cc:84:execute$13980 [1119:1088];
  assign \$auto$bmuxmap.cc:84:execute$14045 [607:576] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1215:1184] : \$auto$bmuxmap.cc:84:execute$13980 [1183:1152];
  assign \$auto$bmuxmap.cc:84:execute$14045 [639:608] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1279:1248] : \$auto$bmuxmap.cc:84:execute$13980 [1247:1216];
  assign \$auto$bmuxmap.cc:84:execute$14045 [671:640] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1343:1312] : \$auto$bmuxmap.cc:84:execute$13980 [1311:1280];
  assign \$auto$bmuxmap.cc:84:execute$14045 [703:672] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1407:1376] : \$auto$bmuxmap.cc:84:execute$13980 [1375:1344];
  assign \$auto$bmuxmap.cc:84:execute$14045 [735:704] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1471:1440] : \$auto$bmuxmap.cc:84:execute$13980 [1439:1408];
  assign \$auto$bmuxmap.cc:84:execute$14045 [767:736] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1535:1504] : \$auto$bmuxmap.cc:84:execute$13980 [1503:1472];
  assign \$auto$bmuxmap.cc:84:execute$14045 [799:768] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1599:1568] : \$auto$bmuxmap.cc:84:execute$13980 [1567:1536];
  assign \$auto$bmuxmap.cc:84:execute$14045 [831:800] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1663:1632] : \$auto$bmuxmap.cc:84:execute$13980 [1631:1600];
  assign \$auto$bmuxmap.cc:84:execute$14045 [863:832] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1727:1696] : \$auto$bmuxmap.cc:84:execute$13980 [1695:1664];
  assign \$auto$bmuxmap.cc:84:execute$14045 [895:864] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1791:1760] : \$auto$bmuxmap.cc:84:execute$13980 [1759:1728];
  assign \$auto$bmuxmap.cc:84:execute$14045 [927:896] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1855:1824] : \$auto$bmuxmap.cc:84:execute$13980 [1823:1792];
  assign \$auto$bmuxmap.cc:84:execute$14045 [959:928] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1919:1888] : \$auto$bmuxmap.cc:84:execute$13980 [1887:1856];
  assign \$auto$bmuxmap.cc:84:execute$14045 [991:960] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [1983:1952] : \$auto$bmuxmap.cc:84:execute$13980 [1951:1920];
  assign \$auto$bmuxmap.cc:84:execute$14045 [1023:992] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$13980 [2047:2016] : \$auto$bmuxmap.cc:84:execute$13980 [2015:1984];
  assign \$auto$bmuxmap.cc:84:execute$14078 [31:0] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [63:32] : \$auto$bmuxmap.cc:84:execute$14045 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14078 [63:32] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [127:96] : \$auto$bmuxmap.cc:84:execute$14045 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$14078 [95:64] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [191:160] : \$auto$bmuxmap.cc:84:execute$14045 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$14078 [127:96] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [255:224] : \$auto$bmuxmap.cc:84:execute$14045 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$14078 [159:128] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [319:288] : \$auto$bmuxmap.cc:84:execute$14045 [287:256];
  assign \$auto$bmuxmap.cc:84:execute$14078 [191:160] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [383:352] : \$auto$bmuxmap.cc:84:execute$14045 [351:320];
  assign \$auto$bmuxmap.cc:84:execute$14078 [223:192] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [447:416] : \$auto$bmuxmap.cc:84:execute$14045 [415:384];
  assign \$auto$bmuxmap.cc:84:execute$14078 [255:224] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [511:480] : \$auto$bmuxmap.cc:84:execute$14045 [479:448];
  assign \$auto$bmuxmap.cc:84:execute$14078 [287:256] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [575:544] : \$auto$bmuxmap.cc:84:execute$14045 [543:512];
  assign \$auto$bmuxmap.cc:84:execute$14078 [319:288] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [639:608] : \$auto$bmuxmap.cc:84:execute$14045 [607:576];
  assign \$auto$bmuxmap.cc:84:execute$14078 [351:320] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [703:672] : \$auto$bmuxmap.cc:84:execute$14045 [671:640];
  assign \$auto$bmuxmap.cc:84:execute$14078 [383:352] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [767:736] : \$auto$bmuxmap.cc:84:execute$14045 [735:704];
  assign \$auto$bmuxmap.cc:84:execute$14078 [415:384] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [831:800] : \$auto$bmuxmap.cc:84:execute$14045 [799:768];
  assign \$auto$bmuxmap.cc:84:execute$14078 [447:416] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [895:864] : \$auto$bmuxmap.cc:84:execute$14045 [863:832];
  assign \$auto$bmuxmap.cc:84:execute$14078 [479:448] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [959:928] : \$auto$bmuxmap.cc:84:execute$14045 [927:896];
  assign \$auto$bmuxmap.cc:84:execute$14078 [511:480] = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14045 [1023:992] : \$auto$bmuxmap.cc:84:execute$14045 [991:960];
  assign \$auto$bmuxmap.cc:84:execute$14095 [31:0] = operator_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14078 [63:32] : \$auto$bmuxmap.cc:84:execute$14078 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14095 [63:32] = operator_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14078 [127:96] : \$auto$bmuxmap.cc:84:execute$14078 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$14095 [95:64] = operator_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14078 [191:160] : \$auto$bmuxmap.cc:84:execute$14078 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$14095 [127:96] = operator_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14078 [255:224] : \$auto$bmuxmap.cc:84:execute$14078 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$14095 [159:128] = operator_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14078 [319:288] : \$auto$bmuxmap.cc:84:execute$14078 [287:256];
  assign \$auto$bmuxmap.cc:84:execute$14095 [191:160] = operator_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14078 [383:352] : \$auto$bmuxmap.cc:84:execute$14078 [351:320];
  assign \$auto$bmuxmap.cc:84:execute$14095 [223:192] = operator_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14078 [447:416] : \$auto$bmuxmap.cc:84:execute$14078 [415:384];
  assign \$auto$bmuxmap.cc:84:execute$14095 [255:224] = operator_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14078 [511:480] : \$auto$bmuxmap.cc:84:execute$14078 [479:448];
  assign \$auto$bmuxmap.cc:84:execute$14104 [31:0] = operator_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14095 [63:32] : \$auto$bmuxmap.cc:84:execute$14095 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14104 [63:32] = operator_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14095 [127:96] : \$auto$bmuxmap.cc:84:execute$14095 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$14104 [95:64] = operator_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14095 [191:160] : \$auto$bmuxmap.cc:84:execute$14095 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$14104 [127:96] = operator_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14095 [255:224] : \$auto$bmuxmap.cc:84:execute$14095 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$14109 [31:0] = operator_i[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14104 [63:32] : \$auto$bmuxmap.cc:84:execute$14104 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14109 [63:32] = operator_i[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14104 [127:96] : \$auto$bmuxmap.cc:84:execute$14104 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$14112  = operator_i[6] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1078.5-1150.12" *) \$auto$bmuxmap.cc:84:execute$14109 [63:32] : \$auto$bmuxmap.cc:84:execute$14109 [31:0];
  assign is_greater_vec[0] = { \$verific$n1934$6151 , operand_b_i[7:0] } < (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:379.34-381.103" *) { \$verific$n1935$6152 , operand_a_i[7:0] };
  assign is_greater_vec[1] = { \$verific$n1940$6155 , operand_b_i[15:8] } < (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:379.34-381.103" *) { \$verific$n1941$6156 , operand_a_i[15:8] };
  assign is_greater_vec[2] = { \$verific$n1946$6159 , operand_b_i[23:16] } < (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:379.34-381.103" *) { \$verific$n1947$6160 , operand_a_i[23:16] };
  assign is_greater_vec[3] = { \$verific$n1952$6163 , operand_b_i[31:24] } < (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:379.34-381.103" *) { \$verific$n1953$6164 , operand_a_i[31:24] };
  assign adder_result_expanded = { adder_op_a[31], adder_op_a[31:24], adder_in_a[27], adder_op_a[23:16], adder_in_a[18], adder_op_a[15:8], adder_in_a[9], adder_op_a[7:0], 1'h1 } + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:173.34-173.75" *) { adder_op_b[31], adder_op_b[31:24], adder_in_b[27], adder_op_b[23:16], adder_in_b[18], adder_op_b[15:8], adder_in_b[9], adder_op_b[7:0], adder_in_b[0] };
  assign adder_round_result = { adder_result_expanded[35:28], adder_result_expanded[26:19], adder_result_expanded[17:10], adder_result_expanded[8:1] } + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:187.31-187.63" *) { 1'h0, adder_round_value[30:0] };
  assign div_shift = \int_div.div_shift_int  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1035.26-1035.73" *) { 5'h00, \$verific$n4655$6256  };
  assign \$verific$n2096$6329  = is_equal & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:438.39-438.59" *) \$verific$n2091$6328 ;
  assign \$verific$n2116$6332  = \$verific$n2106$6331  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:439.39-439.64" *) \$verific$n2091$6328 ;
  assign \$verific$n2141$6336  = \$verific$n2131$6335  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:440.39-440.77" *) \$verific$n2091$6328 ;
  assign bclr_result = operand_a_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:951.24-951.47" *) bmask_inv;
  assign \$verific$n4714$6426  = operand_a_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1080.28-1080.53" *) operand_b_i;
  assign { \$verific$n4081$6415 , \$verific$n4114$6416  } = { bmask, bextins_and } & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:949.27-949.49" *) { shift_result, bmask_inv };
  assign \$verific$n517$6056  = vector_mode_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:145.9-145.19" *) 2'h2;
  assign \$verific$n518$6057  = vector_mode_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:149.9-149.18" *) 2'h3;
  assign \$verific$n647$6060  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:184.32-184.56" *) 7'h1c;
  assign \$verific$n650$6062  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:185.32-185.57" *) 7'h1e;
  assign \$verific$n991$6065  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-242.46" *) 7'h27;
  assign \$verific$n992$6066  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.50-242.74" *) 7'h2a;
  assign \$verific$n994$6068  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:243.23-243.46" *) 7'h37;
  assign \$verific$n996$6070  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:243.50-243.73" *) 7'h35;
  assign \$verific$n998$6072  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:244.23-244.46" *) 7'h31;
  assign \$verific$n1000$6074  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:244.50-244.74" *) 7'h30;
  assign \$verific$n1002$6076  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:245.23-245.46" *) 7'h33;
  assign \$verific$n1004$6078  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:245.50-245.74" *) 7'h32;
  assign \$verific$n1006$6080  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:246.23-246.47" *) 7'h49;
  assign \$verific$n1009$6082  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:248.28-248.51" *) 7'h18;
  assign \$verific$n1016$6086  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:250.28-250.52" *) 7'h1a;
  assign \$verific$n1025$6091  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:253.29-253.52" *) 7'h24;
  assign extract_is_signed = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:253.57-253.81" *) 7'h28;
  assign \$verific$n1318$6098  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.49" *) 7'h26;
  assign \$verific$n1834$6135  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:334.8-334.31" *) 7'h17;
  assign is_equal_clip = operand_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:339.26-339.53" *) operand_b_eq;
  assign \$verific$n1911$6137  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h08;
  assign \$verific$n1912$6138  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h0a;
  assign \$verific$n1913$6139  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) operator_i;
  assign \$verific$n1914$6140  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h04;
  assign \$verific$n1915$6141  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h02;
  assign \$verific$n1916$6142  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h06;
  assign \$verific$n1917$6143  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h10;
  assign \$verific$n1918$6144  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h12;
  assign \$verific$n1922$6145  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h45;
  assign \$verific$n1923$6146  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h44;
  assign \$verific$n1924$6147  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h46;
  assign \$verific$n1925$6148  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:346.7-346.14" *) 7'h47;
  assign is_equal_vec[0] = operand_a_i[7:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:378.34-378.84" *) operand_b_i[7:0];
  assign is_equal_vec[1] = operand_a_i[15:8] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:378.34-378.84" *) operand_b_i[15:8];
  assign is_equal_vec[2] = operand_a_i[23:16] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:378.34-378.84" *) operand_b_i[23:16];
  assign is_equal_vec[3] = operand_a_i[31:24] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:378.34-378.84" *) operand_b_i[31:24];
  assign \$verific$n2151$6183  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:429.7-429.13" *) 7'h0c;
  assign \$verific$n2152$6184  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:430.7-430.13" *) 7'h0d;
  assign \$verific$n2154$6185  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:431.7-431.14" *) 7'h09;
  assign \$verific$n2156$6186  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:432.7-432.14" *) 7'h0b;
  assign \$verific$n2159$6187  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:433.7-433.14" *) 7'h01;
  assign \$verific$n2160$6188  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:433.7-433.14" *) 7'h03;
  assign \$verific$n2162$6189  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:435.7-435.16" *) 7'h07;
  assign \$verific$n2164$6190  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:435.7-435.16" *) 7'h05;
  assign \$verific$n2165$6191  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:438.7-438.14" *) 7'h43;
  assign \$verific$n2243$6193  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:459.49-459.73" *) 7'h11;
  assign \$verific$n2754$6203  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:612.13-612.35" *) 7'h3e;
  assign \$verific$n2753$6202  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:611.7-611.14" *) 7'h3f;
  assign \$verific$n2755$6204  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:624.7-624.16" *) 7'h38;
  assign \$verific$n2756$6205  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:635.7-635.16" *) 7'h39;
  assign \$verific$n2757$6206  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:646.7-646.16" *) 7'h3b;
  assign \$verific$n2758$6207  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:665.7-665.14" *) 7'h2d;
  assign \$verific$n2851$6214  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:767.7-767.16" *) 7'h3a;
  assign \$verific$n3638$6248  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:871.7-871.14" *) 7'h36;
  assign \$verific$n3768$6250  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:906.7-906.14" *) 7'h34;
  assign \$verific$n200$6044  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:110.30-110.53" *) 7'h19;
  assign \$verific$n201$6045  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:110.57-110.81" *) 7'h1d;
  assign \$verific$n203$6047  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:111.30-111.54" *) 7'h1b;
  assign \$verific$n205$6049  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:111.58-111.83" *) 7'h1f;
  assign \$verific$n209$6052  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:114.23-114.46" *) 7'h14;
  assign \$verific$n4680$6261  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1051.26-1051.43" *) cnt_result;
  assign \$verific$n514$6053  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:140.56-140.78" *) 7'h16;
  assign \$verific$n516$6055  = adder_op_b_negate | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:140.9-140.79" *) \$verific$n515$6054 ;
  assign \$verific$n649$6061  = \$verific$n647$6060  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:184.32-184.84" *) \$verific$n201$6045 ;
  assign \$verific$n651$6063  = \$verific$n649$6061  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:184.32-185.57" *) \$verific$n650$6062 ;
  assign \$verific$n653$6064  = \$verific$n651$6063  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:184.31-185.87" *) \$verific$n205$6049 ;
  assign \$verific$n993$6067  = \$verific$n991$6065  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-242.74" *) \$verific$n992$6066 ;
  assign \$verific$n995$6069  = \$verific$n993$6067  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-243.46" *) \$verific$n994$6068 ;
  assign \$verific$n997$6071  = \$verific$n995$6069  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-243.73" *) \$verific$n996$6070 ;
  assign \$verific$n999$6073  = \$verific$n997$6071  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-244.46" *) \$verific$n998$6072 ;
  assign \$verific$n1001$6075  = \$verific$n999$6073  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-244.74" *) \$verific$n1000$6074 ;
  assign \$verific$n1003$6077  = \$verific$n1001$6075  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-245.46" *) \$verific$n1002$6076 ;
  assign \$verific$n1005$6079  = \$verific$n1003$6077  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-245.74" *) \$verific$n1004$6078 ;
  assign shift_left = \$verific$n1005$6079  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:242.23-246.47" *) \$verific$n1006$6080 ;
  assign \$verific$n1011$6083  = \$verific$n1009$6082  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:248.28-248.80" *) \$verific$n200$6044 ;
  assign \$verific$n1013$6084  = \$verific$n1011$6083  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:248.28-249.52" *) \$verific$n647$6060 ;
  assign \$verific$n1015$6085  = \$verific$n1013$6084  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:248.28-249.81" *) \$verific$n201$6045 ;
  assign \$verific$n1017$6087  = \$verific$n1015$6085  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:248.28-250.52" *) \$verific$n1016$6086 ;
  assign \$verific$n1019$6088  = \$verific$n1017$6087  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:248.28-250.81" *) \$verific$n203$6047 ;
  assign \$verific$n1021$6089  = \$verific$n1019$6088  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:248.28-251.53" *) \$verific$n650$6062 ;
  assign shift_use_round = \$verific$n1021$6089  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:248.28-251.82" *) \$verific$n205$6049 ;
  assign \$verific$n1027$6093  = \$verific$n1025$6091  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:253.29-253.81" *) extract_is_signed;
  assign \$verific$n1029$6094  = \$verific$n1027$6093  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:253.29-254.52" *) \$verific$n1009$6082 ;
  assign \$verific$n1031$6095  = \$verific$n1029$6094  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:253.29-254.80" *) \$verific$n200$6044 ;
  assign \$verific$n1033$6096  = \$verific$n1031$6095  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:253.29-255.53" *) \$verific$n647$6060 ;
  assign shift_arithmetic = \$verific$n1033$6096  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:253.29-255.81" *) \$verific$n201$6045 ;
  assign \$verific$n1319$6099  = shift_arithmetic & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.93-270.126" *) shift_op_a[31];
  assign shift_op_a_32[63] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[31] : \$verific$n1319$6099 ;
  assign shift_op_a_32[62] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[30] : \$verific$n1319$6099 ;
  assign shift_op_a_32[61] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[29] : \$verific$n1319$6099 ;
  assign shift_op_a_32[60] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[28] : \$verific$n1319$6099 ;
  assign shift_op_a_32[59] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[27] : \$verific$n1319$6099 ;
  assign shift_op_a_32[58] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[26] : \$verific$n1319$6099 ;
  assign shift_op_a_32[57] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[25] : \$verific$n1319$6099 ;
  assign shift_op_a_32[56] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[24] : \$verific$n1319$6099 ;
  assign shift_op_a_32[55] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[23] : \$verific$n1319$6099 ;
  assign shift_op_a_32[54] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[22] : \$verific$n1319$6099 ;
  assign shift_op_a_32[53] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[21] : \$verific$n1319$6099 ;
  assign shift_op_a_32[52] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[20] : \$verific$n1319$6099 ;
  assign shift_op_a_32[51] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[19] : \$verific$n1319$6099 ;
  assign shift_op_a_32[50] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[18] : \$verific$n1319$6099 ;
  assign shift_op_a_32[49] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[17] : \$verific$n1319$6099 ;
  assign shift_op_a_32[48] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[16] : \$verific$n1319$6099 ;
  assign shift_op_a_32[47] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[15] : \$verific$n1319$6099 ;
  assign shift_op_a_32[46] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[14] : \$verific$n1319$6099 ;
  assign shift_op_a_32[45] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[13] : \$verific$n1319$6099 ;
  assign shift_op_a_32[44] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[12] : \$verific$n1319$6099 ;
  assign shift_op_a_32[43] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[11] : \$verific$n1319$6099 ;
  assign shift_op_a_32[42] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[10] : \$verific$n1319$6099 ;
  assign shift_op_a_32[41] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[9] : \$verific$n1319$6099 ;
  assign shift_op_a_32[40] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[8] : \$verific$n1319$6099 ;
  assign shift_op_a_32[39] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[7] : \$verific$n1319$6099 ;
  assign shift_op_a_32[38] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[6] : \$verific$n1319$6099 ;
  assign shift_op_a_32[37] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[5] : \$verific$n1319$6099 ;
  assign shift_op_a_32[36] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[4] : \$verific$n1319$6099 ;
  assign shift_op_a_32[35] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[3] : \$verific$n1319$6099 ;
  assign shift_op_a_32[34] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[2] : \$verific$n1319$6099 ;
  assign shift_op_a_32[33] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[1] : \$verific$n1319$6099 ;
  assign shift_op_a_32[32] = \$verific$n1318$6098  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:270.26-270.142" *) shift_op_a[0] : \$verific$n1319$6099 ;
  assign \$verific$n1453$6132  = shift_arithmetic & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:278.49-278.82" *) shift_op_a[15];
  assign \$verific$n1509$6133  = shift_arithmetic & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:284.49-284.82" *) shift_op_a[23];
  assign \$verific$n1549$6134  = shift_arithmetic & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:286.49-286.82" *) shift_op_a[7];
  assign \$verific$n1934$6151  = operand_a_i[7] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:379.43-379.77" *) cmp_signed[0];
  assign \$verific$n1935$6152  = operand_b_i[7] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:381.43-381.77" *) cmp_signed[0];
  assign \$verific$n1940$6155  = operand_a_i[15] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:379.43-379.77" *) cmp_signed[1];
  assign \$verific$n1941$6156  = operand_b_i[15] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:381.43-381.77" *) cmp_signed[1];
  assign \$verific$n1946$6159  = operand_a_i[23] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:379.43-379.77" *) cmp_signed[2];
  assign \$verific$n1947$6160  = operand_b_i[23] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:381.43-381.77" *) cmp_signed[2];
  assign \$verific$n1952$6163  = operand_a_i[31] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:379.43-379.77" *) cmp_signed[3];
  assign \$verific$n1953$6164  = operand_b_i[31] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:381.43-381.77" *) cmp_signed[3];
  assign \$verific$n1956$6166  = is_equal_vec[3] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:390.26-390.59" *) is_equal_vec[2];
  assign \$verific$n1957$6167  = \$verific$n1956$6166  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:390.26-390.77" *) is_equal_vec[1];
  assign \$verific$n1958$6168  = \$verific$n1957$6167  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:390.26-390.95" *) is_equal_vec[0];
  assign \$verific$n1964$6169  = is_equal_vec[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:393.48-393.87" *) is_greater_vec[0];
  assign \$verific$n1965$6170  = is_greater_vec[1] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:392.66-393.88" *) \$verific$n1964$6169 ;
  assign \$verific$n1966$6171  = is_equal_vec[2] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:392.47-393.89" *) \$verific$n1965$6170 ;
  assign \$verific$n1967$6172  = is_greater_vec[2] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:391.65-393.90" *) \$verific$n1966$6171 ;
  assign \$verific$n1968$6173  = is_equal_vec[3] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:391.46-393.91" *) \$verific$n1967$6172 ;
  assign \$verific$n1969$6174  = is_greater_vec[3] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:391.26-393.91" *) \$verific$n1968$6173 ;
  assign \$verific$n1975$6175  = is_equal_vec[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:398.30-398.65" *) is_equal_vec[1];
  assign \$verific$n1988$6176  = is_equal_vec[3] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:401.50-401.87" *) is_greater_vec[2];
  assign \$verific$n1989$6177  = is_greater_vec[3] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:401.30-401.87" *) \$verific$n1988$6176 ;
  assign \$verific$n2016$6178  = operand_a_i[31] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:416.50-416.83" *) operand_b_i[31];
  assign \$verific$n2017$6179  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:416.86-416.98" *) is_equal[3];
  assign \$verific$n2018$6180  = \$verific$n2016$6178  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:416.49-416.99" *) \$verific$n2017$6179 ;
  assign f_is_greater[3] = is_greater[3] ^ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:416.33-416.99" *) \$verific$n2018$6180 ;
  assign f_is_nan[3] = 1'h0 | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:427.21-427.44" *) 1'h0;
  assign \$verific$n2244$6194  = \$verific$n1917$6143  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:459.21-459.73" *) \$verific$n2243$6193 ;
  assign \$verific$n2246$6195  = \$verific$n2244$6194  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:459.21-460.45" *) \$verific$n514$6053 ;
  assign \$verific$n2248$6196  = \$verific$n2246$6195  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:459.21-460.74" *) \$verific$n1834$6135 ;
  assign do_min = \$verific$n2248$6196  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:459.21-461.45" *) \$verific$n1925$6148 ;
  assign \$verific$n2254$6198  = \$verific$n1925$6148  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:463.34-463.84" *) \$verific$n1924$6147 ;
  assign \$verific$n2482$6199  = operand_a_i[31] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:566.10-566.42" *) is_equal_clip;
  assign \$verific$n2549$6200  = adder_result_expanded[36] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:573.10-573.52" *) is_equal_clip;
  assign \$verific$n2736$6201  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:687.34-687.52" *) imm_vec_ext_i[0];
  assign \$verific$n2863$6216  = shuffle_reg0_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:800.27-800.97" *) operand_a_i[15] : operand_a_i[7];
  assign \$verific$n2864$6217  = shuffle_reg0_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:800.27-800.97" *) operand_a_i[14] : operand_a_i[6];
  assign \$verific$n2865$6218  = shuffle_reg0_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:800.27-800.97" *) operand_a_i[13] : operand_a_i[5];
  assign \$verific$n2866$6219  = shuffle_reg0_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:800.27-800.97" *) operand_a_i[12] : operand_a_i[4];
  assign \$verific$n2867$6220  = shuffle_reg0_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:800.27-800.97" *) operand_a_i[11] : operand_a_i[3];
  assign \$verific$n2868$6221  = shuffle_reg0_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:800.27-800.97" *) operand_a_i[10] : operand_a_i[2];
  assign \$verific$n2869$6222  = shuffle_reg0_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:800.27-800.97" *) operand_a_i[9] : operand_a_i[1];
  assign \$verific$n2870$6223  = shuffle_reg0_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:800.27-800.97" *) operand_a_i[8] : operand_a_i[0];
  assign shuffle_r0_in[31] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[31] : \$verific$n2863$6216 ;
  assign shuffle_r0_in[30] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[30] : \$verific$n2864$6217 ;
  assign shuffle_r0_in[29] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[29] : \$verific$n2865$6218 ;
  assign shuffle_r0_in[28] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[28] : \$verific$n2866$6219 ;
  assign shuffle_r0_in[27] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[27] : \$verific$n2867$6220 ;
  assign shuffle_r0_in[26] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[26] : \$verific$n2868$6221 ;
  assign shuffle_r0_in[25] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[25] : \$verific$n2869$6222 ;
  assign shuffle_r0_in[24] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[24] : \$verific$n2870$6223 ;
  assign shuffle_r0_in[23] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[23] : operand_a_i[7];
  assign shuffle_r0_in[22] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[22] : operand_a_i[6];
  assign shuffle_r0_in[21] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[21] : operand_a_i[5];
  assign shuffle_r0_in[20] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[20] : operand_a_i[4];
  assign shuffle_r0_in[19] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[19] : operand_a_i[3];
  assign shuffle_r0_in[18] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[18] : operand_a_i[2];
  assign shuffle_r0_in[17] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[17] : operand_a_i[1];
  assign shuffle_r0_in[16] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[16] : operand_a_i[0];
  assign shuffle_r0_in[15] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[15] : \$verific$n2863$6216 ;
  assign shuffle_r0_in[14] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[14] : \$verific$n2864$6217 ;
  assign shuffle_r0_in[13] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[13] : \$verific$n2865$6218 ;
  assign shuffle_r0_in[12] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[12] : \$verific$n2866$6219 ;
  assign shuffle_r0_in[11] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[11] : \$verific$n2867$6220 ;
  assign shuffle_r0_in[10] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[10] : \$verific$n2868$6221 ;
  assign shuffle_r0_in[9] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[9] : \$verific$n2869$6222 ;
  assign shuffle_r0_in[8] = shuffle_reg0_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:798.26-800.97" *) operand_a_i[8] : \$verific$n2870$6223 ;
  assign extract_sign = extract_is_signed & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:947.25-947.68" *) \$verific$n4078$6252 ;
  assign \$verific$n202$6046  = \$verific$n200$6044  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:110.30-110.81" *) \$verific$n201$6045 ;
  assign \$verific$n204$6048  = \$verific$n202$6046  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:110.30-111.54" *) \$verific$n203$6047 ;
  assign \$verific$n206$6050  = \$verific$n204$6048  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:110.30-111.83" *) \$verific$n205$6049 ;
  assign \int_div.div_op_a_signed  = operand_a_i[31] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1031.32-1031.60" *) operator_i[0];
  assign adder_op_b_negate = \$verific$n206$6050  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:110.30-111.98" *) is_subrot_i;
  assign \$verific$n4673$6257  = \$verific$n998$6072  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1037.38-1037.89" *) \$verific$n1000$6074 ;
  assign \$verific$n4675$6258  = \$verific$n4673$6257  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1037.38-1038.49" *) \$verific$n1002$6076 ;
  assign \$verific$n4677$6259  = \$verific$n4675$6258  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1037.37-1038.78" *) \$verific$n1004$6078 ;
  assign div_valid = enable_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1037.26-1038.78" *) \$verific$n4677$6259 ;
  assign \$verific$n5456$6450 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:627.9-632.12" *) \$verific$n518$6057 ;
  assign \$verific$n4655$6256  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1035.42-1035.73" *) \int_div.div_op_a_signed ;
  assign \$verific$n515$6054  = \$verific$n209$6052  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:140.30-140.79" *) \$verific$n514$6053 ;
  assign operand_a_neg = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:65.26-65.38" *) operand_a_i;
  assign \$verific$n2041$6319  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:430.39-430.48" *) is_equal;
  assign \$verific$n2071$6324  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:434.39-434.63" *) \$verific$n2056$6322 ;
  assign \$verific$n2081$6326  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:437.39-437.50" *) is_greater;
  assign \$verific$n2091$6328  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:438.50-438.59" *) { f_is_nan[3], f_is_nan[3], f_is_nan[3], f_is_nan[3] };
  assign \$verific$n2106$6331  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:439.39-439.52" *) { f_is_greater[3], f_is_greater[3], f_is_greater[3], f_is_greater[3] };
  assign \$verific$n2131$6335  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:440.39-440.65" *) \$verific$n2126$6334 ;
  assign operand_b_neg = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:87.26-87.38" *) operand_b_i;
  assign \$verific$n3844$6411  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:941.24-941.38" *) bmask_first;
  assign bmask_inv = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:942.24-942.30" *) bmask;
  assign \$verific$n309$6273  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:117.59-117.99" *) { operand_a_i[15:0], operand_b_i[31:16] };
  assign { \$verific$n5473$6451 [7:3], \$verific$n5473$6451 [1] } = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:649.34-649.50" *) { operand_b_i[26], operand_b_i[18], operand_b_i[10], operand_b_i[2], operand_b_i[17], operand_b_i[1] };
  assign adder_round_value[30:0] = \$verific$n653$6064  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:184.31-186.57" *) bmask[31:1] : 31'h00000000;
  assign shift_amt = div_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:214.22-214.57" *) { 26'h0000000, div_shift } : operand_b_i;
  assign \$verific$n1037$6287  = shift_use_round ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:259.27-259.79" *) adder_round_result : operand_a_i;
  assign shift_op_a = shift_left ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:258.26-259.79" *) { operand_a_i[0], operand_a_i[1], operand_a_i[2], operand_a_i[3], operand_a_i[4], operand_a_i[5], operand_a_i[6], operand_a_i[7], operand_a_i[8], operand_a_i[9], operand_a_i[10], operand_a_i[11], operand_a_i[12], operand_a_i[13], operand_a_i[14], operand_a_i[15], operand_a_i[16], operand_a_i[17], operand_a_i[18], operand_a_i[19], operand_a_i[20], operand_a_i[21], operand_a_i[22], operand_a_i[23], operand_a_i[24], operand_a_i[25], operand_a_i[26], operand_a_i[27], operand_a_i[28], operand_a_i[29], operand_a_i[30], operand_a_i[31] } : \$verific$n1037$6287 ;
  assign \$verific$n1136$6289  = shift_left ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:261.27-261.68" *) shift_amt_left : shift_amt;
  assign shift_amt_int = shift_use_round ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:260.26-261.68" *) shift_amt_norm : \$verific$n1136$6289 ;
  assign shift_amt_norm = is_clpx_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:263.27-263.93" *) { 14'h0000, clpx_shift_i, 14'h0000, clpx_shift_i } : { 3'h0, bmask_b_i, 3'h0, bmask_b_i, 3'h0, bmask_b_i, 3'h0, bmask_b_i };
  assign shift_result = shift_left ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:305.25-305.76" *) { shift_right_result[0], shift_right_result[1], shift_right_result[2], shift_right_result[3], shift_right_result[4], shift_right_result[5], shift_right_result[6], shift_right_result[7], shift_right_result[8], shift_right_result[9], shift_right_result[10], shift_right_result[11], shift_right_result[12], shift_right_result[13], shift_right_result[14], shift_right_result[15], shift_right_result[16], shift_right_result[17], shift_right_result[18], shift_right_result[19], shift_right_result[20], shift_right_result[21], shift_right_result[22], shift_right_result[23], shift_right_result[24], shift_right_result[25], shift_right_result[26], shift_right_result[27], shift_right_result[28], shift_right_result[29], shift_right_result[30], shift_right_result[31] } : shift_right_result;
  assign operand_b_eq = \$verific$n1834$6135  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:334.5-337.36" *) 32'd0 : operand_b_neg;
  assign minmax_b = \$verific$n209$6052  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:457.21-457.73" *) { adder_result_expanded[35:28], adder_result_expanded[26:19], adder_result_expanded[17:10], adder_result_expanded[8:1] } : operand_b_i;
  assign \$verific$n2255$6339  = \$verific$n2254$6198  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:463.33-463.113" *) { f_is_greater[3], f_is_greater[3], f_is_greater[3], f_is_greater[3] } : is_greater;
  assign result_minmax[31:24] = sel_minmax[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:465.33-465.95" *) operand_a_i[31:24] : minmax_b[31:24];
  assign result_minmax[23:16] = sel_minmax[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:466.33-466.95" *) operand_a_i[23:16] : minmax_b[23:16];
  assign result_minmax[15:8] = sel_minmax[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:467.33-467.95" *) operand_a_i[15:8] : minmax_b[15:8];
  assign result_minmax[7:0] = sel_minmax[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:468.33-468.95" *) operand_a_i[7:0] : minmax_b[7:0];
  assign \$verific$n2516$6346  = \$verific$n2482$6199  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:566.7-570.10" *) 32'd0 : result_minmax;
  assign \$verific$n2616$6349  = \$verific$n2549$6200  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:573.7-577.10" *) operand_b_neg : result_minmax;
  assign clip_result = \$verific$n1834$6135  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:565.5-578.8" *) \$verific$n2516$6346  : \$verific$n2616$6349 ;
  assign \$verific$n2936$6362  = shuffle_reg1_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:804.34-804.83" *) operand_c_i : operand_b_i;
  assign shuffle_r1_in = shuffle_reg1_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:802.26-804.83" *) { operand_a_i[31], operand_a_i[31], operand_a_i[31], operand_a_i[31], operand_a_i[31], operand_a_i[31], operand_a_i[31], operand_a_i[31], operand_a_i[23], operand_a_i[23], operand_a_i[23], operand_a_i[23], operand_a_i[23], operand_a_i[23], operand_a_i[23], operand_a_i[23], operand_a_i[15], operand_a_i[15], operand_a_i[15], operand_a_i[15], operand_a_i[15], operand_a_i[15], operand_a_i[15], operand_a_i[15], operand_a_i[7], operand_a_i[7], operand_a_i[7], operand_a_i[7], operand_a_i[7], operand_a_i[7], operand_a_i[7], operand_a_i[7] } : \$verific$n2936$6362 ;
  assign shuffle_r0[31:24] = \shuffle_byte_sel[3] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:806.30-808.101" *) \$verific$n3035$6364  : \$verific$n3044$6365 ;
  assign shuffle_r0[23:16] = \shuffle_byte_sel[2] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:809.30-811.101" *) \$verific$n3071$6367  : \$verific$n3080$6368 ;
  assign shuffle_r0[15:8] = \shuffle_byte_sel[1] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:812.30-814.101" *) \$verific$n3107$6370  : \$verific$n3116$6371 ;
  assign shuffle_r0[7:0] = \shuffle_byte_sel[0] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:815.30-817.101" *) \$verific$n3143$6373  : \$verific$n3152$6374 ;
  assign shuffle_r1[31:24] = \shuffle_byte_sel[3] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:819.30-821.101" *) \$verific$n3179$6376  : \$verific$n3188$6377 ;
  assign shuffle_r1[23:16] = \shuffle_byte_sel[2] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:822.30-824.101" *) \$verific$n3215$6379  : \$verific$n3224$6380 ;
  assign shuffle_r1[15:8] = \shuffle_byte_sel[1] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:825.30-827.101" *) \$verific$n3251$6382  : \$verific$n3260$6383 ;
  assign shuffle_r1[7:0] = \shuffle_byte_sel[0] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:828.30-830.101" *) \$verific$n3287$6385  : \$verific$n3296$6386 ;
  assign shuffle_result[31:24] = shuffle_reg_sel[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:832.34-832.92" *) shuffle_r1[31:24] : shuffle_r0[31:24];
  assign shuffle_result[23:16] = shuffle_reg_sel[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:833.34-833.92" *) shuffle_r1[23:16] : shuffle_r0[23:16];
  assign shuffle_result[15:8] = shuffle_reg_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:834.34-834.92" *) shuffle_r1[15:8] : shuffle_r0[15:8];
  assign shuffle_result[7:0] = shuffle_reg_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:835.34-835.92" *) shuffle_r1[7:0] : shuffle_r0[7:0];
  assign pack_result[31:24] = shuffle_through[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:837.31-837.94" *) shuffle_result[31:24] : operand_c_i[31:24];
  assign pack_result[23:16] = shuffle_through[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:838.31-838.94" *) shuffle_result[23:16] : operand_c_i[23:16];
  assign pack_result[15:8] = shuffle_through[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:839.31-839.94" *) shuffle_result[15:8] : operand_c_i[15:8];
  assign pack_result[7:0] = shuffle_through[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:840.31-840.94" *) shuffle_result[7:0] : operand_c_i[7:0];
  assign \$verific$n3605$6400  = operand_a_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:880.9-883.36" *) { operand_a_neg[0], operand_a_neg[1], operand_a_neg[2], operand_a_neg[3], operand_a_neg[4], operand_a_neg[5], operand_a_neg[6], operand_a_neg[7], operand_a_neg[8], operand_a_neg[9], operand_a_neg[10], operand_a_neg[11], operand_a_neg[12], operand_a_neg[13], operand_a_neg[14], operand_a_neg[15], operand_a_neg[16], operand_a_neg[17], operand_a_neg[18], operand_a_neg[19], operand_a_neg[20], operand_a_neg[21], operand_a_neg[22], operand_a_neg[23], operand_a_neg[24], operand_a_neg[25], operand_a_neg[26], operand_a_neg[27], operand_a_neg[28], operand_a_neg[29], operand_a_neg[30], operand_a_neg[31] } : { operand_a_i[0], operand_a_i[1], operand_a_i[2], operand_a_i[3], operand_a_i[4], operand_a_i[5], operand_a_i[6], operand_a_i[7], operand_a_i[8], operand_a_i[9], operand_a_i[10], operand_a_i[11], operand_a_i[12], operand_a_i[13], operand_a_i[14], operand_a_i[15], operand_a_i[16], operand_a_i[17], operand_a_i[18], operand_a_i[19], operand_a_i[20], operand_a_i[21], operand_a_i[22], operand_a_i[23], operand_a_i[24], operand_a_i[25], operand_a_i[26], operand_a_i[27], operand_a_i[28], operand_a_i[29], operand_a_i[30], operand_a_i[31] };
  assign \$verific$n3711$6403  = ff_no_one ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:904.31-904.69" *) 6'h20 : { 1'h0, ff1_result };
  assign \$verific$n3725$6405  = ff_no_one ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:905.31-905.69" *) 6'h20 : { 1'h0, fl1_result };
  assign \$verific$n3759$6409  = ff_no_one ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:908.9-915.12" *) { 1'h0, operand_a_i[31], operand_a_i[31], operand_a_i[31], operand_a_i[31], operand_a_i[31] } : clb_result;
  assign bextins_and = \$verific$n992$6066  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:944.24-944.83" *) operand_c_i : { extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign, extract_sign };
  assign \int_div.div_shift_int  = ff_no_one ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1034.30-1034.60" *) 6'h1f : clb_result;
  assign \$verific$n210$6271  = is_subrot_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:114.65-114.136" *) { operand_b_i[15:0], operand_a_i[31:16] } : operand_a_i;
  assign \$verific$n5110$6438  = 1'h0 ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1112.28-1112.83" *) 32'd0 : result_minmax;
  assign \$verific$n5176$6440  = is_clpx_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1115.28-1115.96" *) { adder_result_expanded[35:28], adder_result_expanded[26:19], operand_a_i[15:0] } : result_minmax;
  assign adder_op_a = \$verific$n209$6052  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:114.23-114.136" *) operand_a_neg : \$verific$n210$6271 ;
  assign { adder_in_a[27], adder_in_a[18], adder_in_a[9] } = \$verific$n516$6055  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:140.5-169.8" *) 3'h7 : { \$verific$n5456$6450 [0], \$verific$n519$6058 , \$verific$n5456$6450 [0] };
  assign { adder_in_b[27], adder_in_b[18], adder_in_b[9], adder_in_b[0] } = \$verific$n516$6055  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:140.5-169.8" *) { \$verific$n518$6057 , \$auto$rtlil.cc:2465:ReduceOr$6488 , \$verific$n518$6057 , 1'h1 } : 4'h0;
  assign \$verific$n342$6274  = is_subrot_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:117.43-117.117" *) \$verific$n309$6273  : operand_b_neg;
  assign adder_op_b = adder_op_b_negate ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:117.23-117.131" *) \$verific$n342$6274  : operand_b_i;
  assign { \$verific$n3188$6377 , \$verific$n3179$6376  } = \shuffle_byte_sel[3] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:821.31-821.101" *) { shuffle_r1_in[15:8], shuffle_r1_in[31:24] } : { shuffle_r1_in[7:0], shuffle_r1_in[23:16] };
  assign { \$verific$n3224$6380 , \$verific$n3215$6379  } = \shuffle_byte_sel[2] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:824.31-824.101" *) { shuffle_r1_in[15:8], shuffle_r1_in[31:24] } : { shuffle_r1_in[7:0], shuffle_r1_in[23:16] };
  assign { \$verific$n3260$6383 , \$verific$n3251$6382  } = \shuffle_byte_sel[1] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:827.31-827.101" *) { shuffle_r1_in[15:8], shuffle_r1_in[31:24] } : { shuffle_r1_in[7:0], shuffle_r1_in[23:16] };
  assign { \$verific$n3296$6386 , \$verific$n3287$6385  } = \shuffle_byte_sel[0] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:830.31-830.101" *) { shuffle_r1_in[15:8], shuffle_r1_in[31:24] } : { shuffle_r1_in[7:0], shuffle_r1_in[23:16] };
  assign { \$verific$n3044$6365 , \$verific$n3035$6364  } = \shuffle_byte_sel[3] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:808.31-808.101" *) { shuffle_r0_in[15:8], shuffle_r0_in[31:24] } : { operand_a_i[7:0], shuffle_r0_in[23:16] };
  assign { \$verific$n3080$6368 , \$verific$n3071$6367  } = \shuffle_byte_sel[2] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:811.31-811.101" *) { shuffle_r0_in[15:8], shuffle_r0_in[31:24] } : { operand_a_i[7:0], shuffle_r0_in[23:16] };
  assign { \$verific$n3116$6371 , \$verific$n3107$6370  } = \shuffle_byte_sel[1] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:814.31-814.101" *) { shuffle_r0_in[15:8], shuffle_r0_in[31:24] } : { operand_a_i[7:0], shuffle_r0_in[23:16] };
  assign { \$verific$n3152$6374 , \$verific$n3143$6373  } = \shuffle_byte_sel[0] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:817.31-817.101" *) { shuffle_r0_in[15:8], shuffle_r0_in[31:24] } : { operand_a_i[7:0], shuffle_r0_in[23:16] };
  assign \$verific$n2056$6322  = is_greater | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:432.39-432.60" *) is_equal;
  assign \$verific$n2126$6334  = { f_is_greater[3], f_is_greater[3], f_is_greater[3], f_is_greater[3] } | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:440.40-440.65" *) is_equal;
  assign bextins_result = \$verific$n4081$6415  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:949.27-949.77" *) \$verific$n4114$6416 ;
  assign bset_result = operand_a_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:952.24-952.43" *) bmask;
  assign \$verific$n4780$6428  = operand_a_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1081.28-1081.53" *) operand_b_i;
  assign \$verific$n519$6058  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:144.7-154.14" *) \$auto$rtlil.cc:2465:ReduceOr$6488 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$6488  = | { \$verific$n517$6056 , \$verific$n518$6057  };
  assign \$verific$n1926$6149  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:345.5-369.12" *) \$auto$rtlil.cc:2465:ReduceOr$6631 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$6631  = | { \$verific$n1911$6137 , \$verific$n1912$6138 , \$verific$n1913$6139 , \$verific$n1914$6140 , \$verific$n1915$6141 , \$verific$n1916$6142 , \$verific$n1917$6143 , \$verific$n1918$6144 , \$verific$n209$6052 , \$verific$n514$6053 , \$verific$n1834$6135 , \$verific$n1922$6145 , \$verific$n1923$6146 , \$verific$n1924$6147 , \$verific$n1925$6148  };
  assign \$verific$n2168$6192  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:428.5-443.12" *) \$auto$rtlil.cc:2465:ReduceOr$6697 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$6697  = | { \$verific$n2151$6183 , \$verific$n2152$6184 , \$verific$n1911$6137 , \$verific$n2154$6185 , \$verific$n1912$6138 , \$verific$n2156$6186 , \$verific$n1913$6139 , \$verific$n1915$6141 , \$verific$n2159$6187 , \$verific$n2160$6188 , \$verific$n1916$6142 , \$verific$n2162$6189 , \$verific$n1914$6140 , \$verific$n2164$6190 , \$verific$n2165$6191 , \$verific$n1922$6145 , \$verific$n1923$6146  };
  assign \$verific$n2759$6208  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:610.5-697.12" *) \$auto$rtlil.cc:2465:ReduceOr$6745 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$6745  = | { \$verific$n2753$6202 , \$verific$n2754$6203 , \$verific$n2755$6204 , \$verific$n2756$6205 , \$verific$n2757$6206 , \$verific$n2758$6207  };
  assign \$verific$n2853$6215  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:705.5-795.12" *) \$auto$rtlil.cc:2465:ReduceOr$6765 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$6765  = | { \$verific$n2754$6203 , \$verific$n2753$6202 , \$verific$n2755$6204 , \$verific$n2756$6205 , \$verific$n2757$6206 , \$verific$n2851$6214 , \$verific$n2758$6207  };
  assign \$verific$n3645$6249  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:870.5-885.12" *) \$auto$rtlil.cc:2465:ReduceOr$6875 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$6875  = | { \$verific$n3638$6248 , \$verific$n1000$6074 , \$verific$n1004$6078 , \$verific$n994$6068 , \$verific$n998$6072 , \$verific$n1002$6076 , \$verific$n996$6070  };
  assign \$verific$n3770$6251  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:903.5-918.12" *) \$auto$rtlil.cc:2465:ReduceOr$6928 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$6928  = | { \$verific$n3638$6248 , \$verific$n994$6068 , \$verific$n3768$6250 , \$verific$n996$6070  };
  function [31:0] \$verific$select_146$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:238$6508 ;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:219.5-238.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_146$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:238$6508  = b[31:0];
      3'b?1?:
        \$verific$select_146$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:238$6508  = b[63:32];
      3'b1??:
        \$verific$select_146$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:238$6508  = b[95:64];
      default:
        \$verific$select_146$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:238$6508  = a;
    endcase
  endfunction
  assign shift_amt_left = \$verific$select_146$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:238$6508 (32'd0, { shift_amt[15:0], shift_amt[31:16], shift_amt[7:0], shift_amt[15:8], shift_amt[23:16], shift_amt[31:24], shift_amt }, { \$verific$n517$6056 , \$verific$n518$6057 , \$verific$n519$6058  });
  function [31:0] \$verific$select_260$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:293$6607 ;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:274.5-293.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_260$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:293$6607  = b[31:0];
      3'b?1?:
        \$verific$select_260$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:293$6607  = b[63:32];
      3'b1??:
        \$verific$select_260$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:293$6607  = b[95:64];
      default:
        \$verific$select_260$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:293$6607  = a;
    endcase
  endfunction
  assign shift_right_result = \$verific$select_260$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:293$6607 (32'd0, { \$verific$n1418$6292 [15:0], \$verific$n1454$6294 [15:0], \$verific$n1490$6296 [7:0], \$verific$n1510$6298 [7:0], \$verific$n1530$6300 [7:0], \$verific$n1550$6302 [7:0], \$verific$n1569$6304 [31:0] }, { \$verific$n517$6056 , \$verific$n518$6057 , \$verific$n519$6058  });
  function [3:0] \$verific$select_304$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:365$6616 ;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:361.9-365.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_304$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:365$6616  = b[3:0];
      3'b?1?:
        \$verific$select_304$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:365$6616  = b[7:4];
      3'b1??:
        \$verific$select_304$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:365$6616  = b[11:8];
      default:
        \$verific$select_304$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:365$6616  = a;
    endcase
  endfunction
  assign \$verific$n1906$6308  = \$verific$select_304$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:365$6616 (4'h0, 12'hfa8, { \$verific$n518$6057 , \$verific$n517$6056 , \$verific$n519$6058  });
  function [3:0] \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632 ;
    input [3:0] a;
    input [63:0] b;
    input [15:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:345.5-369.12" *)
    (* parallel_case *)
    casez (s)
      16'b???????????????1:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[3:0];
      16'b??????????????1?:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[7:4];
      16'b?????????????1??:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[11:8];
      16'b????????????1???:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[15:12];
      16'b???????????1????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[19:16];
      16'b??????????1?????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[23:20];
      16'b?????????1??????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[27:24];
      16'b????????1???????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[31:28];
      16'b???????1????????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[35:32];
      16'b??????1?????????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[39:36];
      16'b?????1??????????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[43:40];
      16'b????1???????????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[47:44];
      16'b???1????????????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[51:48];
      16'b??1?????????????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[55:52];
      16'b?1??????????????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[59:56];
      16'b1???????????????:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = b[63:60];
      default:
        \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632  = a;
    endcase
  endfunction
  assign cmp_signed = \$verific$select_321$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:369$6632 (4'h0, { \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , \$verific$n1906$6308 , 4'h0 }, { \$verific$n1911$6137 , \$verific$n1912$6138 , \$verific$n1913$6139 , \$verific$n1914$6140 , \$verific$n1915$6141 , \$verific$n1916$6142 , \$verific$n1917$6143 , \$verific$n1918$6144 , \$verific$n209$6052 , \$verific$n514$6053 , \$verific$n1834$6135 , \$verific$n1922$6145 , \$verific$n1923$6146 , \$verific$n1924$6147 , \$verific$n1925$6148 , \$verific$n1926$6149  });
  function [3:0] \$verific$select_372$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6665 ;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:395.5-411.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_372$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6665  = b[3:0];
      3'b?1?:
        \$verific$select_372$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6665  = b[7:4];
      3'b1??:
        \$verific$select_372$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6665  = b[11:8];
      default:
        \$verific$select_372$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6665  = a;
    endcase
  endfunction
  assign is_equal = \$verific$select_372$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6665 (4'h0, { \$verific$n1956$6166 , \$verific$n1956$6166 , \$verific$n1975$6175 , \$verific$n1975$6175 , is_equal_vec, \$verific$n1958$6168 , \$verific$n1958$6168 , \$verific$n1958$6168 , \$verific$n1958$6168  }, { \$verific$n517$6056 , \$verific$n518$6057 , \$verific$n519$6058  });
  function [3:0] \$verific$select_373$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6666 ;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:395.5-411.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_373$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6666  = b[3:0];
      3'b?1?:
        \$verific$select_373$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6666  = b[7:4];
      3'b1??:
        \$verific$select_373$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6666  = b[11:8];
      default:
        \$verific$select_373$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6666  = a;
    endcase
  endfunction
  assign is_greater = \$verific$select_373$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:411$6666 (4'h0, { \$verific$n1989$6177 , \$verific$n1989$6177 , \$verific$n1965$6170 , \$verific$n1965$6170 , is_greater_vec, \$verific$n1969$6174 , \$verific$n1969$6174 , \$verific$n1969$6174 , \$verific$n1969$6174  }, { \$verific$n517$6056 , \$verific$n518$6057 , \$verific$n519$6058  });
  function [3:0] \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698 ;
    input [3:0] a;
    input [71:0] b;
    input [17:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:428.5-443.12" *)
    (* parallel_case *)
    casez (s)
      18'b?????????????????1:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[3:0];
      18'b????????????????1?:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[7:4];
      18'b???????????????1??:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[11:8];
      18'b??????????????1???:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[15:12];
      18'b?????????????1????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[19:16];
      18'b????????????1?????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[23:20];
      18'b???????????1??????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[27:24];
      18'b??????????1???????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[31:28];
      18'b?????????1????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[35:32];
      18'b????????1?????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[39:36];
      18'b???????1??????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[43:40];
      18'b??????1???????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[47:44];
      18'b?????1????????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[51:48];
      18'b????1?????????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[55:52];
      18'b???1??????????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[59:56];
      18'b??1???????????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[63:60];
      18'b?1????????????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[67:64];
      18'b1?????????????????:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = b[71:68];
      default:
        \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698  = a;
    endcase
  endfunction
  assign cmp_result = \$verific$select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:443$6698 (4'h0, { is_equal, \$verific$n2041$6319 , is_greater, is_greater, \$verific$n2056$6322 , \$verific$n2056$6322 , \$verific$n2071$6324 , \$verific$n2071$6324 , \$verific$n2071$6324 , \$verific$n2071$6324 , \$verific$n2081$6326 , \$verific$n2081$6326 , \$verific$n2081$6326 , \$verific$n2081$6326 , \$verific$n2096$6329 , \$verific$n2116$6332 , \$verific$n2141$6336 , is_equal }, { \$verific$n2151$6183 , \$verific$n2152$6184 , \$verific$n1911$6137 , \$verific$n2154$6185 , \$verific$n1912$6138 , \$verific$n2156$6186 , \$verific$n1913$6139 , \$verific$n1915$6141 , \$verific$n2159$6187 , \$verific$n2160$6188 , \$verific$n1916$6142 , \$verific$n2162$6189 , \$verific$n1914$6140 , \$verific$n2164$6190 , \$verific$n2165$6191 , \$verific$n1922$6145 , \$verific$n1923$6146 , \$verific$n2168$6192  });
  function [1:0] \$verific$select_512$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:693$6737 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:666.9-693.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_512$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:693$6737  = b[1:0];
      3'b?1?:
        \$verific$select_512$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:693$6737  = b[3:2];
      3'b1??:
        \$verific$select_512$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:693$6737  = b[5:4];
      default:
        \$verific$select_512$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:693$6737  = a;
    endcase
  endfunction
  assign \$verific$n2745$6352  = \$verific$select_512$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:693$6737 (2'h0, 6'h06, { \$verific$n518$6057 , \$verific$n517$6056 , \$verific$n519$6058  });
  function [1:0] \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746 ;
    input [1:0] a;
    input [13:0] b;
    input [6:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:610.5-697.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746  = b[1:0];
      7'b?????1?:
        \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746  = b[3:2];
      7'b????1??:
        \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746  = b[5:4];
      7'b???1???:
        \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746  = b[7:6];
      7'b??1????:
        \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746  = b[9:8];
      7'b?1?????:
        \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746  = b[11:10];
      7'b1??????:
        \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746  = b[13:12];
      default:
        \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746  = a;
    endcase
  endfunction
  assign shuffle_reg1_sel = \$verific$select_521$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6746 (2'h0, { \$verific$n2754$6203 , 1'h1, \$verific$n2754$6203 , 11'h415 }, { \$verific$n2753$6202 , \$verific$n2754$6203 , \$verific$n2755$6204 , \$verific$n2756$6205 , \$verific$n2757$6206 , \$verific$n2758$6207 , \$verific$n2759$6208  });
  function [3:0] \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747 ;
    input [3:0] a;
    input [27:0] b;
    input [6:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:610.5-697.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747  = b[3:0];
      7'b?????1?:
        \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747  = b[7:4];
      7'b????1??:
        \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747  = b[11:8];
      7'b???1???:
        \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747  = b[15:12];
      7'b??1????:
        \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747  = b[19:16];
      7'b?1?????:
        \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747  = b[23:20];
      7'b1??????:
        \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747  = b[27:24];
      default:
        \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747  = a;
    endcase
  endfunction
  assign shuffle_reg_sel = \$verific$select_522$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6747 (4'h0, { 2'h3, \$verific$n518$6057 , 3'h3, \$verific$n518$6057 , 3'h0, \$verific$n5456$6450 [0], 2'h2, \$verific$n518$6057 , \$verific$n5456$6450 [0], \$verific$n5456$6450 [0], \$verific$n2726$6350 , \$verific$n2748$6353 , 4'h0 }, { \$verific$n2753$6202 , \$verific$n2754$6203 , \$verific$n2755$6204 , \$verific$n2756$6205 , \$verific$n2757$6206 , \$verific$n2758$6207 , \$verific$n2759$6208  });
  function [3:0] \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748 ;
    input [3:0] a;
    input [27:0] b;
    input [6:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:610.5-697.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748  = b[3:0];
      7'b?????1?:
        \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748  = b[7:4];
      7'b????1??:
        \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748  = b[11:8];
      7'b???1???:
        \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748  = b[15:12];
      7'b??1????:
        \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748  = b[19:16];
      7'b?1?????:
        \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748  = b[23:20];
      7'b1??????:
        \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748  = b[27:24];
      default:
        \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748  = a;
    endcase
  endfunction
  assign shuffle_through = \$verific$select_523$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6748 (4'h0, { 8'hff, \$verific$n5456$6450 [0], \$verific$n5456$6450 [0], 4'hf, \$verific$n5456$6450 [0], \$verific$n5456$6450 [0], 12'hfff }, { \$verific$n2753$6202 , \$verific$n2754$6203 , \$verific$n2755$6204 , \$verific$n2756$6205 , \$verific$n2757$6206 , \$verific$n2758$6207 , \$verific$n2759$6208  });
  function [1:0] \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749 ;
    input [1:0] a;
    input [13:0] b;
    input [6:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:610.5-697.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749  = b[1:0];
      7'b?????1?:
        \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749  = b[3:2];
      7'b????1??:
        \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749  = b[5:4];
      7'b???1???:
        \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749  = b[7:6];
      7'b??1????:
        \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749  = b[9:8];
      7'b?1?????:
        \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749  = b[11:10];
      7'b1??????:
        \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749  = b[13:12];
      default:
        \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749  = a;
    endcase
  endfunction
  assign shuffle_reg0_sel = \$verific$select_524$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:697$6749 (2'h0, { 10'h2aa, \$verific$n2745$6352 , 2'h2 }, { \$verific$n2753$6202 , \$verific$n2754$6203 , \$verific$n2755$6204 , \$verific$n2756$6205 , \$verific$n2757$6206 , \$verific$n2758$6207 , \$verific$n2759$6208  });
  function [7:0] \$verific$select_536$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6752 ;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:708.9-724.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_536$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6752  = b[7:0];
      3'b?1?:
        \$verific$select_536$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6752  = b[15:8];
      3'b1??:
        \$verific$select_536$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6752  = b[23:16];
      default:
        \$verific$select_536$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6752  = a;
    endcase
  endfunction
  assign { \$verific$select_536$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6753 , \$verific$n2795$6356 [5:0] } = \$verific$select_536$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6752 (8'h00, { imm_vec_ext_i, imm_vec_ext_i, imm_vec_ext_i, imm_vec_ext_i, imm_vec_ext_i[0], 1'h1, imm_vec_ext_i[0], 1'h1, imm_vec_ext_i[0], 1'h1, imm_vec_ext_i[0], 9'h000 }, { \$verific$n518$6057 , \$verific$n517$6056 , \$verific$n519$6058  });
  function [7:0] \$verific$select_562$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:784$6760 ;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:769.9-784.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_562$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:784$6760  = b[7:0];
      3'b?1?:
        \$verific$select_562$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:784$6760  = b[15:8];
      3'b1??:
        \$verific$select_562$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:784$6760  = b[23:16];
      default:
        \$verific$select_562$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:784$6760  = a;
    endcase
  endfunction
  assign { \$verific$select_562$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:784$6761 , \$verific$n2837$6361 [5:0] } = \$verific$select_562$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:784$6760 (8'h00, { operand_b_i[25:24], operand_b_i[17:16], operand_b_i[9:8], operand_b_i[1:0], operand_b_i[16], 1'h1, operand_b_i[16], 1'h0, operand_b_i[0], 1'h1, operand_b_i[0], 9'h000 }, { \$verific$n518$6057 , \$verific$n517$6056 , \$verific$n519$6058  });
  function [7:0] \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766 ;
    input [7:0] a;
    input [63:0] b;
    input [7:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:705.5-795.12" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = b[7:0];
      8'b??????1?:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = b[15:8];
      8'b?????1??:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = b[23:16];
      8'b????1???:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = b[31:24];
      8'b???1????:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = b[39:32];
      8'b??1?????:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = b[47:40];
      8'b?1??????:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = b[55:48];
      8'b1???????:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = b[63:56];
      default:
        \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766  = a;
    endcase
  endfunction
  assign { \shuffle_byte_sel[3] , \shuffle_byte_sel[2] , \shuffle_byte_sel[1] , \shuffle_byte_sel[0]  } = \$verific$select_571$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:795$6766 (8'h00, { \$verific$n2795$6356 , \$verific$n2795$6356 , 1'h0, \$verific$n517$6056 , 3'h0, \$verific$n517$6056 , 2'h0, \$verific$n517$6056 , \$verific$n517$6056 , \$verific$n517$6056 , 1'h0, \$verific$n517$6056 , \$verific$n517$6056 , \$verific$n517$6056 , 1'h0, \$verific$n2837$6361 , \$verific$n2837$6361 , 16'he400 }, { \$verific$n2754$6203 , \$verific$n2753$6202 , \$verific$n2755$6204 , \$verific$n2756$6205 , \$verific$n2757$6206 , \$verific$n2851$6214 , \$verific$n2758$6207 , \$verific$n2853$6215  });
  function [31:0] \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876 ;
    input [31:0] a;
    input [255:0] b;
    input [7:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:870.5-885.12" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = b[31:0];
      8'b??????1?:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = b[63:32];
      8'b?????1??:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = b[95:64];
      8'b????1???:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = b[127:96];
      8'b???1????:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = b[159:128];
      8'b??1?????:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = b[191:160];
      8'b?1??????:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = b[223:192];
      8'b1???????:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = b[255:224];
      default:
        \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876  = a;
    endcase
  endfunction
  assign ff_input = \$verific$select_677$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:885$6876 (32'd0, { operand_a_i, operand_a_i[0], operand_a_i[1], operand_a_i[2], operand_a_i[3], operand_a_i[4], operand_a_i[5], operand_a_i[6], operand_a_i[7], operand_a_i[8], operand_a_i[9], operand_a_i[10], operand_a_i[11], operand_a_i[12], operand_a_i[13], operand_a_i[14], operand_a_i[15], operand_a_i[16], operand_a_i[17], operand_a_i[18], operand_a_i[19], operand_a_i[20], operand_a_i[21], operand_a_i[22], operand_a_i[23], operand_a_i[24], operand_a_i[25], operand_a_i[26], operand_a_i[27], operand_a_i[28], operand_a_i[29], operand_a_i[30], operand_a_i[31], operand_a_i[0], operand_a_i[1], operand_a_i[2], operand_a_i[3], operand_a_i[4], operand_a_i[5], operand_a_i[6], operand_a_i[7], operand_a_i[8], operand_a_i[9], operand_a_i[10], operand_a_i[11], operand_a_i[12], operand_a_i[13], operand_a_i[14], operand_a_i[15], operand_a_i[16], operand_a_i[17], operand_a_i[18], operand_a_i[19], operand_a_i[20], operand_a_i[21], operand_a_i[22], operand_a_i[23], operand_a_i[24], operand_a_i[25], operand_a_i[26], operand_a_i[27], operand_a_i[28], operand_a_i[29], operand_a_i[30], operand_a_i[31], operand_a_i[0], operand_a_i[1], operand_a_i[2], operand_a_i[3], operand_a_i[4], operand_a_i[5], operand_a_i[6], operand_a_i[7], operand_a_i[8], operand_a_i[9], operand_a_i[10], operand_a_i[11], operand_a_i[12], operand_a_i[13], operand_a_i[14], operand_a_i[15], operand_a_i[16], operand_a_i[17], operand_a_i[18], operand_a_i[19], operand_a_i[20], operand_a_i[21], operand_a_i[22], operand_a_i[23], operand_a_i[24], operand_a_i[25], operand_a_i[26], operand_a_i[27], operand_a_i[28], operand_a_i[29], operand_a_i[30], operand_a_i[31], \$verific$n3605$6400 , \$verific$n3605$6400 , \$verific$n3605$6400 , 32'h00000000 }, { \$verific$n3638$6248 , \$verific$n1000$6074 , \$verific$n1004$6078 , \$verific$n994$6068 , \$verific$n998$6072 , \$verific$n1002$6076 , \$verific$n996$6070 , \$verific$n3645$6249  });
  function [5:0] \$verific$select_695$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:918$6929 ;
    input [5:0] a;
    input [29:0] b;
    input [4:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:903.5-918.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        \$verific$select_695$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:918$6929  = b[5:0];
      5'b???1?:
        \$verific$select_695$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:918$6929  = b[11:6];
      5'b??1??:
        \$verific$select_695$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:918$6929  = b[17:12];
      5'b?1???:
        \$verific$select_695$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:918$6929  = b[23:18];
      5'b1????:
        \$verific$select_695$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:918$6929  = b[29:24];
      default:
        \$verific$select_695$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:918$6929  = a;
    endcase
  endfunction
  assign bitop_result = \$verific$select_695$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:918$6929 (6'h00, { \$verific$n3711$6403 , \$verific$n3725$6405 , cnt_result, \$verific$n3759$6409 , 6'h00 }, { \$verific$n3638$6248 , \$verific$n994$6068 , \$verific$n3768$6250 , \$verific$n996$6070 , \$verific$n3770$6251  });
  function [3:0] \$verific$select_894$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6490 ;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:708.9-724.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_894$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6490  = b[3:0];
      3'b?1?:
        \$verific$select_894$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6490  = b[7:4];
      3'b1??:
        \$verific$select_894$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6490  = b[11:8];
      default:
        \$verific$select_894$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6490  = a;
    endcase
  endfunction
  assign { \$verific$n2795$6356 [7:6], \$verific$n2837$6361 [7:6] } = \$verific$select_894$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:724$6490 (4'h0, { imm_vec_ext_i, operand_b_i[25:24], imm_vec_ext_i[0], 1'h1, operand_b_i[16], 5'h10 }, { \$verific$n518$6057 , \$verific$n517$6056 , \$verific$n519$6058  });
  function [7:0] \$verific$select_896$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:662$6727 ;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:647.9-662.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_896$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:662$6727  = b[7:0];
      3'b?1?:
        \$verific$select_896$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:662$6727  = b[15:8];
      3'b1??:
        \$verific$select_896$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:662$6727  = b[23:16];
      default:
        \$verific$select_896$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:662$6727  = a;
    endcase
  endfunction
  assign { \$verific$n2726$6350 , \$verific$n2748$6353  } = \$verific$select_896$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:662$6727 (8'h00, { \$verific$n5473$6451 [7:4], \$verific$n2731$6351 , \$verific$n5473$6451 [3], \$verific$n5473$6451 [3], \$verific$n5473$6451 [1], \$verific$n5473$6451 [1], \$verific$n2736$6201 , \$verific$n2736$6201 , imm_vec_ext_i[0], imm_vec_ext_i[0], 8'h00 }, { \$verific$n518$6057 , \$verific$n517$6056 , \$verific$n519$6058  });
  assign bmask_first = 32'd4294967294 << (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:940.24-940.51" *) bmask_a_i;
  assign bmask = \$verific$n3844$6411  << (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:941.24-941.51" *) bmask_b_i;
  assign { \$verific$shift_right_238$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:277$6590 , \$verific$n1418$6292 [15:0] } = $signed({ \$verific$n1319$6099 , shift_op_a[31:16] }) >>> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:277.39-277.129" *) shift_amt_int[19:16];
  assign { \$verific$shift_right_241$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:278$6594 , \$verific$n1454$6294 [15:0] } = $signed({ \$verific$n1453$6132 , shift_op_a[15:0] }) >>> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:278.39-278.129" *) shift_amt_int[3:0];
  assign { \$verific$shift_right_244$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:283$6596 , \$verific$n1490$6296 [7:0] } = $signed({ \$verific$n1319$6099 , shift_op_a[31:24] }) >>> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:283.39-283.129" *) shift_amt_int[26:24];
  assign { \$verific$shift_right_247$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:284$6599 , \$verific$n1510$6298 [7:0] } = $signed({ \$verific$n1509$6133 , shift_op_a[23:16] }) >>> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:284.39-284.129" *) shift_amt_int[18:16];
  assign { \$verific$shift_right_250$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:285$6601 , \$verific$n1530$6300 [7:0] } = $signed({ \$verific$n1453$6132 , shift_op_a[15:8] }) >>> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:285.39-285.129" *) shift_amt_int[10:8];
  assign { \$verific$shift_right_253$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:286$6604 , \$verific$n1550$6302 [7:0] } = $signed({ \$verific$n1549$6134 , shift_op_a[7:0] }) >>> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:286.39-286.129" *) shift_amt_int[2:0];
  assign { \$verific$shift_right_255$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:291$6606 , \$verific$n1569$6304 [31:0] } = { shift_op_a_32[63:32], shift_op_a } >> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:291.32-291.67" *) shift_amt_int[4:0];
  assign fl1_result = 5'h1f - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:897.24-897.42" *) ff1_result;
  assign clb_result = { 1'h0, ff1_result } - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:898.24-898.41" *) 6'h01;
  assign sel_minmax = \$verific$n2255$6339  ^ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:463.33-463.127" *) { do_min, do_min, do_min, do_min };
  assign \$verific$n4846$6430  = operand_a_i ^ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu.sv:1082.28-1082.53" *) operand_b_i;
  alu_ff_default alu_ff_i (
    .first_one_o(ff1_result),
    .in_i(ff_input),
    .no_ones_o(ff_no_one)
  );
  alu_popcnt alu_popcnt_i (
    .in_i(operand_a_i),
    .result_o(cnt_result)
  );
  riscv_alu_div_default \int_div.div_i  (
    .Clk_CI(clk),
    .InVld_SI(div_valid),
    .OpA_DI(operand_b_i),
    .OpBIsZero_SI(\$verific$n4680$6261 ),
    .OpBShift_DI(div_shift),
    .OpBSign_SI(\int_div.div_op_a_signed ),
    .OpB_DI({ shift_right_result[0], shift_right_result[1], shift_right_result[2], shift_right_result[3], shift_right_result[4], shift_right_result[5], shift_right_result[6], shift_right_result[7], shift_right_result[8], shift_right_result[9], shift_right_result[10], shift_right_result[11], shift_right_result[12], shift_right_result[13], shift_right_result[14], shift_right_result[15], shift_right_result[16], shift_right_result[17], shift_right_result[18], shift_right_result[19], shift_right_result[20], shift_right_result[21], shift_right_result[22], shift_right_result[23], shift_right_result[24], shift_right_result[25], shift_right_result[26], shift_right_result[27], shift_right_result[28], shift_right_result[29], shift_right_result[30], shift_right_result[31] }),
    .OpCode_SI(operator_i[1:0]),
    .OutRdy_SI(ex_ready_i),
    .OutVld_SO(div_ready),
    .Res_DO(result_div),
    .Rst_RBI(rst_n)
  );
  assign shuffle_r0_in[7:0] = operand_a_i[7:0];
  assign f_sign_inject_result = 32'd0;
  assign fclass_result = 32'd0;
  assign fp_canonical_nan = 32'd0;
  assign f_is_nan[2:0] = { f_is_nan[3], f_is_nan[3], f_is_nan[3] };
  assign f_is_greater[2:0] = { f_is_greater[3], f_is_greater[3], f_is_greater[3] };
  assign shift_op_a_32[31:0] = shift_op_a;
  assign clpx_shift_ex = { 14'h0000, clpx_shift_i };
  assign shift_left_result = { shift_right_result[0], shift_right_result[1], shift_right_result[2], shift_right_result[3], shift_right_result[4], shift_right_result[5], shift_right_result[6], shift_right_result[7], shift_right_result[8], shift_right_result[9], shift_right_result[10], shift_right_result[11], shift_right_result[12], shift_right_result[13], shift_right_result[14], shift_right_result[15], shift_right_result[16], shift_right_result[17], shift_right_result[18], shift_right_result[19], shift_right_result[20], shift_right_result[21], shift_right_result[22], shift_right_result[23], shift_right_result[24], shift_right_result[25], shift_right_result[26], shift_right_result[27], shift_right_result[28], shift_right_result[29], shift_right_result[30], shift_right_result[31] };
  assign adder_round_value[31] = 1'h0;
  assign adder_result = { adder_result_expanded[35:28], adder_result_expanded[26:19], adder_result_expanded[17:10], adder_result_expanded[8:1] };
  assign { adder_in_b[35:28], adder_in_b[26:19], adder_in_b[17:10], adder_in_b[8:1] } = adder_op_b;
  assign { adder_in_a[35:28], adder_in_a[26:19], adder_in_a[17:10], adder_in_a[8:0] } = { adder_op_a, 1'h1 };
  assign operand_a_neg_rev = { operand_a_neg[0], operand_a_neg[1], operand_a_neg[2], operand_a_neg[3], operand_a_neg[4], operand_a_neg[5], operand_a_neg[6], operand_a_neg[7], operand_a_neg[8], operand_a_neg[9], operand_a_neg[10], operand_a_neg[11], operand_a_neg[12], operand_a_neg[13], operand_a_neg[14], operand_a_neg[15], operand_a_neg[16], operand_a_neg[17], operand_a_neg[18], operand_a_neg[19], operand_a_neg[20], operand_a_neg[21], operand_a_neg[22], operand_a_neg[23], operand_a_neg[24], operand_a_neg[25], operand_a_neg[26], operand_a_neg[27], operand_a_neg[28], operand_a_neg[29], operand_a_neg[30], operand_a_neg[31] };
  assign operand_a_rev = { operand_a_i[0], operand_a_i[1], operand_a_i[2], operand_a_i[3], operand_a_i[4], operand_a_i[5], operand_a_i[6], operand_a_i[7], operand_a_i[8], operand_a_i[9], operand_a_i[10], operand_a_i[11], operand_a_i[12], operand_a_i[13], operand_a_i[14], operand_a_i[15], operand_a_i[16], operand_a_i[17], operand_a_i[18], operand_a_i[19], operand_a_i[20], operand_a_i[21], operand_a_i[22], operand_a_i[23], operand_a_i[24], operand_a_i[25], operand_a_i[26], operand_a_i[27], operand_a_i[28], operand_a_i[29], operand_a_i[30], operand_a_i[31] };
  assign { \$verific$n5473$6451 [2], \$verific$n5473$6451 [0] } = { \$verific$n5473$6451 [3], \$verific$n5473$6451 [1] };
  assign radix_mux_sel = bmask_a_i[1:0];
  assign radix_8_rev = { 2'h0, shift_result[4:2], shift_result[7:5], shift_result[10:8], shift_result[13:11], shift_result[16:14], shift_result[19:17], shift_result[22:20], shift_result[25:23], shift_result[28:26], shift_result[31:29] };
  assign radix_4_rev = { shift_result[1:0], shift_result[3:2], shift_result[5:4], shift_result[7:6], shift_result[9:8], shift_result[11:10], shift_result[13:12], shift_result[15:14], shift_result[17:16], shift_result[19:18], shift_result[21:20], shift_result[23:22], shift_result[25:24], shift_result[27:26], shift_result[29:28], shift_result[31:30] };
  assign radix_2_rev = { shift_result[0], shift_result[1], shift_result[2], shift_result[3], shift_result[4], shift_result[5], shift_result[6], shift_result[7], shift_result[8], shift_result[9], shift_result[10], shift_result[11], shift_result[12], shift_result[13], shift_result[14], shift_result[15], shift_result[16], shift_result[17], shift_result[18], shift_result[19], shift_result[20], shift_result[21], shift_result[22], shift_result[23], shift_result[24], shift_result[25], shift_result[26], shift_result[27], shift_result[28], shift_result[29], shift_result[30], shift_result[31] };
  assign \int_div.div_signed  = operator_i[0];
  assign minmax_is_fp_special = 1'h0;
  assign f_is_snan = 1'h0;
  assign f_is_qnan = 1'h0;
  assign ready_o = div_ready;
  assign comparison_result_o = cmp_result[3];
  assign \$verific$n4078$6252  = \$auto$bmuxmap.cc:84:execute$13968 ;
  assign \$verific$n2731$6351  = \$auto$bmuxmap.cc:84:execute$13973 ;
  assign reverse_result = \$auto$bmuxmap.cc:84:execute$13978 ;
  assign result_o = \$auto$bmuxmap.cc:84:execute$14112 ;
endmodule

(* hdlname = "riscv_alu_div" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:26.8-26.21" *)
module riscv_alu_div_default(Clk_CI, Rst_RBI, OpBIsZero_SI, OpBSign_SI, InVld_SI, OutRdy_SI, OutVld_SO, OpA_DI, OpB_DI, OpBShift_DI, OpCode_SI, Res_DO);
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14114 ;
  wire \$auto$bmuxmap.cc:84:execute$14117 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14119 ;
  wire \$auto$bmuxmap.cc:84:execute$14122 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14124 ;
  wire \$auto$bmuxmap.cc:84:execute$14127 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14129 ;
  wire \$auto$bmuxmap.cc:84:execute$14132 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14134 ;
  wire \$auto$bmuxmap.cc:84:execute$14137 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14139 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14142 ;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25" *)
  wire [25:0] \$verific$mux_66$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:114$7442 ;
  wire [31:0] \$verific$n239$7384 ;
  wire \$verific$n338$7358 ;
  wire \$verific$n339$7359 ;
  wire \$verific$n340$7360 ;
  wire \$verific$n341$7361 ;
  wire \$verific$n342$7362 ;
  wire \$verific$n343$7363 ;
  wire \$verific$n4$7354 ;
  wire [31:0] \$verific$n413$7387 ;
  wire [31:0] \$verific$n446$7388 ;
  wire \$verific$n5$7355 ;
  wire [6:0] \$verific$n546$7390 ;
  wire [31:0] \$verific$n554$7391 ;
  wire \$verific$n6$7356 ;
  wire \$verific$n627$7365 ;
  wire \$verific$n633$7367 ;
  wire [1:0] \$verific$n637$7394 ;
  wire [1:0] \$verific$n641$7395 ;
  wire [1:0] \$verific$n644$7396 ;
  wire \$verific$n659$7371 ;
  wire \$verific$n660$7372 ;
  wire \$verific$n661$7373 ;
  wire \$verific$n663$7374 ;
  wire [31:0] \$verific$n798$7399 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:72.41-72.49" *)
  wire ABComp_S;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:72.9-72.17" *)
  wire ARegEn_S;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:56.32-56.39" *)
  wire [31:0] AReg_DN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:56.23-56.30" *)
  reg [31:0] AReg_DP;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:63.23-63.31" *)
  wire [31:0] AddMux_D;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:64.23-64.31" *)
  wire [31:0] AddOut_D;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:65.23-65.31" *)
  wire [31:0] AddTmp_D;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:66.23-66.29" *)
  wire [31:0] BMux_D;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:72.19-72.27" *)
  wire BRegEn_S;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:57.32-57.39" *)
  wire [31:0] BReg_DN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:57.23-57.30" *)
  reg [31:0] BReg_DP;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:32.37-32.43" *)
  input Clk_CI;
  wire Clk_CI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:70.9-70.18" *)
  wire CntZero_S;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:69.35-69.41" *)
  wire [5:0] Cnt_DN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:69.27-69.33" *)
  reg [5:0] Cnt_DP;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:60.9-60.19" *)
  wire CompInv_SN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:60.21-60.31" *)
  reg CompInv_SP;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:43.37-43.45" *)
  input InVld_SI;
  wire InVld_SI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:72.60-72.68" *)
  wire LoadEn_S;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:35.37-35.43" *)
  input [31:0] OpA_DI;
  wire [31:0] OpA_DI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:38.37-38.49" *)
  input OpBIsZero_SI;
  wire OpBIsZero_SI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:37.37-37.48" *)
  input [5:0] OpBShift_DI;
  wire [5:0] OpBShift_DI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:40.37-40.47" *)
  input OpBSign_SI;
  wire OpBSign_SI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:36.37-36.43" *)
  input [31:0] OpB_DI;
  wire [31:0] OpB_DI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:41.37-41.46" *)
  input [1:0] OpCode_SI;
  wire [1:0] OpCode_SI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:67.23-67.31" *)
  wire [31:0] OutMux_D;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:45.37-45.46" *)
  input OutRdy_SI;
  wire OutRdy_SI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:46.37-46.46" *)
  output OutVld_SO;
  wire OutVld_SO;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:72.51-72.58" *)
  wire PmSel_S;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:59.9-59.18" *)
  wire RemSel_SN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:59.20-59.29" *)
  reg RemSel_SP;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:61.9-61.18" *)
  wire ResInv_SN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:61.20-61.29" *)
  reg ResInv_SP;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:72.29-72.39" *)
  wire ResRegEn_S;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:54.34-54.43" *)
  wire [31:0] ResReg_DN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:54.23-54.32" *)
  reg [31:0] ResReg_DP;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:55.23-55.36" *)
  wire [31:0] ResReg_DP_rev;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:47.37-47.43" *)
  output [31:0] Res_DO;
  wire [31:0] Res_DO;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:33.37-33.44" *)
  input Rst_RBI;
  wire Rst_RBI;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:74.43-74.51" *)
  wire [1:0] State_SN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:74.53-74.61" *)
  reg [1:0] State_SP;
  assign \$auto$bmuxmap.cc:84:execute$14114 [0] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h0 : \$verific$n633$7367 ;
  assign \$auto$bmuxmap.cc:84:execute$14114 [1] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14117  = State_SP[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) \$auto$bmuxmap.cc:84:execute$14114 [1] : \$auto$bmuxmap.cc:84:execute$14114 [0];
  assign \$auto$bmuxmap.cc:84:execute$14119 [0] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) ABComp_S : InVld_SI;
  assign \$auto$bmuxmap.cc:84:execute$14119 [1] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14122  = State_SP[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) \$auto$bmuxmap.cc:84:execute$14119 [1] : \$auto$bmuxmap.cc:84:execute$14119 [0];
  assign \$auto$bmuxmap.cc:84:execute$14124 [0] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h1 : InVld_SI;
  assign \$auto$bmuxmap.cc:84:execute$14124 [1] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14127  = State_SP[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) \$auto$bmuxmap.cc:84:execute$14124 [1] : \$auto$bmuxmap.cc:84:execute$14124 [0];
  assign \$auto$bmuxmap.cc:84:execute$14129 [0] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14129 [1] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14132  = State_SP[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) \$auto$bmuxmap.cc:84:execute$14129 [1] : \$auto$bmuxmap.cc:84:execute$14129 [0];
  assign \$auto$bmuxmap.cc:84:execute$14134 [0] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h0 : InVld_SI;
  assign \$auto$bmuxmap.cc:84:execute$14134 [1] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14137  = State_SP[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) \$auto$bmuxmap.cc:84:execute$14134 [1] : \$auto$bmuxmap.cc:84:execute$14134 [0];
  assign \$auto$bmuxmap.cc:84:execute$14139 [1:0] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) \$verific$n641$7395  : \$verific$n637$7394 ;
  assign \$auto$bmuxmap.cc:84:execute$14139 [3:2] = State_SP[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) State_SP : \$verific$n644$7396 ;
  assign \$auto$bmuxmap.cc:84:execute$14142  = State_SP[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:135.5-172.12" *) \$auto$bmuxmap.cc:84:execute$14139 [3:2] : \$auto$bmuxmap.cc:84:execute$14139 [1:0];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:191.5-209.8" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) AReg_DP <= 32'd0;
    else AReg_DP <= AReg_DN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:191.5-209.8" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) BReg_DP <= 32'd0;
    else BReg_DP <= BReg_DN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:191.5-209.8" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Cnt_DP <= 6'h00;
    else Cnt_DP <= Cnt_DN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:191.5-209.8" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) CompInv_SP <= 1'h0;
    else CompInv_SP <= CompInv_SN;
  assign \$verific$n339$7359  = BReg_DP < (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:103.49-103.68" *) AReg_DP;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:191.5-209.8" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) RemSel_SP <= 1'h0;
    else RemSel_SP <= RemSel_SN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:191.5-209.8" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) ResInv_SP <= 1'h0;
    else ResInv_SP <= ResInv_SN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:191.5-209.8" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) ResReg_DP <= 32'd0;
    else ResReg_DP <= ResReg_DN;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:191.5-209.8" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) State_SP <= 2'h0;
    else State_SP <= State_SN;
  assign \$verific$n413$7387  = AddTmp_D + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:107.37-107.56" *) AddMux_D;
  assign \$verific$n338$7358  = AReg_DP == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:103.25-103.45" *) BReg_DP;
  assign \$verific$n633$7367  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:140.9-146.12" *) InVld_SI;
  assign \$verific$n4$7354  = OpA_DI[31] ^ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:81.52-81.88" *) OpBSign_SI;
  assign \$verific$n5$7355  = OpCode_SI[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:81.36-81.89" *) \$verific$n4$7354 ;
  assign \$verific$n340$7360  = \$verific$n339$7359  ^ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:103.48-103.82" *) CompInv_SP;
  assign \$verific$n341$7361  = \$verific$n338$7358  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:103.24-103.83" *) \$verific$n340$7360 ;
  assign \$verific$n343$7363  = \$verific$n342$7362  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:103.86-103.113" *) OpBIsZero_SI;
  assign ABComp_S = \$verific$n341$7361  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:103.24-103.113" *) \$verific$n343$7363 ;
  assign \$verific$n6$7356  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:81.35-81.89" *) \$verific$n5$7355 ;
  assign PmSel_S = LoadEn_S & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:81.24-81.89" *) \$verific$n6$7356 ;
  assign CntZero_S = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:116.24-116.34" *) \$verific$n627$7365 ;
  assign RemSel_SN = LoadEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:181.23-181.60" *) OpCode_SI[1] : RemSel_SP;
  assign CompInv_SN = LoadEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:182.23-182.61" *) OpBSign_SI : CompInv_SP;
  assign \$verific$n659$7371  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:183.37-183.50" *) OpBIsZero_SI;
  assign \$verific$n660$7372  = \$verific$n659$7371  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:183.36-183.66" *) OpCode_SI[1];
  assign \$verific$n661$7373  = \$verific$n660$7372  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:183.36-183.81" *) OpCode_SI[0];
  assign \$verific$n663$7374  = \$verific$n661$7373  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:183.36-183.120" *) \$verific$n4$7354 ;
  assign ResInv_SN = LoadEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:183.23-183.132" *) \$verific$n663$7374  : ResInv_SP;
  assign BMux_D = LoadEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:87.24-87.87" *) OpB_DI : { CompInv_SP, BReg_DP[31:1] };
  assign \$verific$n798$7399  = ResRegEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:188.22-188.90" *) { ABComp_S, ResReg_DP[31:1] } : ResReg_DP;
  assign ResReg_DN = LoadEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:187.22-188.90" *) 32'd0 : \$verific$n798$7399 ;
  assign OutMux_D = RemSel_SP ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:97.24-97.61" *) AReg_DP : { ResReg_DP[0], ResReg_DP[1], ResReg_DP[2], ResReg_DP[3], ResReg_DP[4], ResReg_DP[5], ResReg_DP[6], ResReg_DP[7], ResReg_DP[8], ResReg_DP[9], ResReg_DP[10], ResReg_DP[11], ResReg_DP[12], ResReg_DP[13], ResReg_DP[14], ResReg_DP[15], ResReg_DP[16], ResReg_DP[17], ResReg_DP[18], ResReg_DP[19], ResReg_DP[20], ResReg_DP[21], ResReg_DP[22], ResReg_DP[23], ResReg_DP[24], ResReg_DP[25], ResReg_DP[26], ResReg_DP[27], ResReg_DP[28], ResReg_DP[29], ResReg_DP[30], ResReg_DP[31] };
  assign Res_DO = ResInv_SP ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:100.24-100.67" *) \$verific$n239$7384  : OutMux_D;
  assign AddTmp_D = LoadEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:106.24-106.48" *) 32'd0 : AReg_DP;
  assign AddOut_D = PmSel_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:107.24-107.87" *) \$verific$n413$7387  : \$verific$n446$7388 ;
  assign \$verific$n554$7391  = CntZero_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:114.24-114.59" *) { 26'h0000000, Cnt_DP } : { \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390 [6], \$verific$n546$7390  };
  assign { \$verific$mux_66$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:114$7442 , Cnt_DN } = LoadEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:113.24-114.59" *) { 26'h0000000, OpBShift_DI } : \$verific$n554$7391 ;
  assign \$verific$n637$7394  = InVld_SI ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:140.9-146.12" *) 2'h1 : State_SP;
  assign \$verific$n641$7395  = CntZero_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:157.9-159.12" *) 2'h2 : State_SP;
  assign \$verific$n644$7396  = OutRdy_SI ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:165.9-167.12" *) 2'h0 : State_SP;
  assign AddMux_D = LoadEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:84.24-84.54" *) OpA_DI : BReg_DP;
  assign AReg_DN = ARegEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:185.22-185.55" *) AddOut_D : AReg_DP;
  assign BReg_DN = BRegEn_S ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:186.22-186.55" *) BMux_D : BReg_DP;
  assign \$verific$n342$7362  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:103.87-103.97" *) AReg_DP;
  assign \$verific$n627$7365  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:116.25-116.34" *) Cnt_DP;
  assign \$verific$n446$7388  = AddTmp_D - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:107.59-107.87" *) AddMux_D;
  assign \$verific$n546$7390  = { 1'h0, Cnt_DP } - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:114.39-114.49" *) 7'h01;
  assign \$verific$n239$7384  = - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_alu_div.sv:100.38-100.56" *) OutMux_D;
  assign ResReg_DP_rev = { ResReg_DP[0], ResReg_DP[1], ResReg_DP[2], ResReg_DP[3], ResReg_DP[4], ResReg_DP[5], ResReg_DP[6], ResReg_DP[7], ResReg_DP[8], ResReg_DP[9], ResReg_DP[10], ResReg_DP[11], ResReg_DP[12], ResReg_DP[13], ResReg_DP[14], ResReg_DP[15], ResReg_DP[16], ResReg_DP[17], ResReg_DP[18], ResReg_DP[19], ResReg_DP[20], ResReg_DP[21], ResReg_DP[22], ResReg_DP[23], ResReg_DP[24], ResReg_DP[25], ResReg_DP[26], ResReg_DP[27], ResReg_DP[28], ResReg_DP[29], ResReg_DP[30], ResReg_DP[31] };
  assign OutVld_SO = \$auto$bmuxmap.cc:84:execute$14117 ;
  assign ARegEn_S = \$auto$bmuxmap.cc:84:execute$14122 ;
  assign BRegEn_S = \$auto$bmuxmap.cc:84:execute$14127 ;
  assign ResRegEn_S = \$auto$bmuxmap.cc:84:execute$14132 ;
  assign LoadEn_S = \$auto$bmuxmap.cc:84:execute$14137 ;
  assign State_SN = \$auto$bmuxmap.cc:84:execute$14142 ;
endmodule

(* hdlname = "riscv_compressed_decoder" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:30.8-30.32" *)
module riscv_compressed_decoder(is_compressed_o, illegal_instr_o, instr_o, instr_i);
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14144 ;
  wire \$auto$bmuxmap.cc:84:execute$14147 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14149 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14154 ;
  wire \$auto$bmuxmap.cc:84:execute$14157 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14159 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14164 ;
  wire \$auto$bmuxmap.cc:84:execute$14167 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14169 ;
  wire \$auto$bmuxmap.cc:84:execute$14172 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14174 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14179 ;
  wire \$auto$bmuxmap.cc:84:execute$14182 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$14184 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$14189 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$14192 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$14194 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$14197 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$14199 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$14202 ;
  wire [383:0] \$auto$bmuxmap.cc:84:execute$14204 ;
  wire [191:0] \$auto$bmuxmap.cc:84:execute$14209 ;
  wire [95:0] \$auto$bmuxmap.cc:84:execute$14212 ;
  wire \$verific$n135$11990 ;
  wire \$verific$n16$11987 ;
  wire \$verific$n161$11991 ;
  wire [31:0] \$verific$n172$12008 ;
  wire \$verific$n205$11992 ;
  wire \$verific$n206$11993 ;
  wire \$verific$n207$11994 ;
  wire \$verific$n222$11995 ;
  wire \$verific$n223$11996 ;
  wire [31:0] \$verific$n279$12009 ;
  wire \$verific$n312$11997 ;
  wire [31:0] \$verific$n313$12010 ;
  wire [31:0] \$verific$n362$12011 ;
  wire \$verific$n39$11988 ;
  wire \$verific$n395$11998 ;
  wire [31:0] \$verific$n40$12007 ;
  wire \$verific$n415$11999 ;
  wire \$verific$n416$12000 ;
  wire [24:0] \$verific$n447$12012 ;
  wire \$verific$n489$12002 ;
  wire [24:0] \$verific$n491$12013 ;
  wire [24:0] \$verific$n523$12014 ;
  wire \$verific$n549$12003 ;
  wire [24:0] \$verific$n550$12015 ;
  wire [24:0] \$verific$n576$12016 ;
  wire \$verific$n602$12004 ;
  wire \$verific$n614$12005 ;
  wire [31:0] \$verific$n615$12017 ;
  wire [145:0] \$verific$n718$12019 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:38.23-38.38" *)
  output illegal_instr_o;
  wire illegal_instr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:35.23-35.30" *)
  input [31:0] instr_i;
  wire [31:0] instr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:36.23-36.30" *)
  output [31:0] instr_o;
  wire [31:0] instr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:37.23-37.38" *)
  output is_compressed_o;
  wire is_compressed_o;
  assign \$auto$bmuxmap.cc:84:execute$14144 [0] = instr_i[10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:151.13-198.20" *) \$verific$n223$11996  : \$verific$n223$11996 ;
  assign \$auto$bmuxmap.cc:84:execute$14144 [1] = instr_i[10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:151.13-198.20" *) instr_i[12] : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14147  = instr_i[11] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:151.13-198.20" *) \$auto$bmuxmap.cc:84:execute$14144 [1] : \$auto$bmuxmap.cc:84:execute$14144 [0];
  assign \$auto$bmuxmap.cc:84:execute$14149 [0] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:117.9-206.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14149 [1] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:117.9-206.16" *) \$verific$n207$11994  : \$verific$n135$11990 ;
  assign \$auto$bmuxmap.cc:84:execute$14149 [2] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:117.9-206.16" *) 1'h0 : \$verific$n312$11997 ;
  assign \$auto$bmuxmap.cc:84:execute$14149 [3] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:117.9-206.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14154 [0] = instr_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:117.9-206.16" *) \$auto$bmuxmap.cc:84:execute$14149 [1] : \$auto$bmuxmap.cc:84:execute$14149 [0];
  assign \$auto$bmuxmap.cc:84:execute$14154 [1] = instr_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:117.9-206.16" *) \$auto$bmuxmap.cc:84:execute$14149 [3] : \$auto$bmuxmap.cc:84:execute$14149 [2];
  assign \$auto$bmuxmap.cc:84:execute$14157  = instr_i[15] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:117.9-206.16" *) \$auto$bmuxmap.cc:84:execute$14154 [1] : \$auto$bmuxmap.cc:84:execute$14154 [0];
  assign \$auto$bmuxmap.cc:84:execute$14159 [0] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) 1'h1 : \$verific$n416$12000 ;
  assign \$auto$bmuxmap.cc:84:execute$14159 [1] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) 1'h1 : \$verific$n135$11990 ;
  assign \$auto$bmuxmap.cc:84:execute$14159 [2] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) 1'h1 : \$verific$n602$12004 ;
  assign \$auto$bmuxmap.cc:84:execute$14159 [3] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14164 [0] = instr_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) \$auto$bmuxmap.cc:84:execute$14159 [1] : \$auto$bmuxmap.cc:84:execute$14159 [0];
  assign \$auto$bmuxmap.cc:84:execute$14164 [1] = instr_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) \$auto$bmuxmap.cc:84:execute$14159 [3] : \$auto$bmuxmap.cc:84:execute$14159 [2];
  assign \$auto$bmuxmap.cc:84:execute$14167  = instr_i[15] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) \$auto$bmuxmap.cc:84:execute$14164 [1] : \$auto$bmuxmap.cc:84:execute$14164 [0];
  assign \$auto$bmuxmap.cc:84:execute$14169 [0] = instr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:57.5-293.12" *) \$verific$n395$11998  : \$verific$n39$11988 ;
  assign \$auto$bmuxmap.cc:84:execute$14169 [1] = instr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:57.5-293.12" *) 1'h0 : \$verific$n614$12005 ;
  assign \$auto$bmuxmap.cc:84:execute$14172  = instr_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:57.5-293.12" *) \$auto$bmuxmap.cc:84:execute$14169 [1] : \$auto$bmuxmap.cc:84:execute$14169 [0];
  assign \$auto$bmuxmap.cc:84:execute$14174 [0] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:60.9-111.16" *) 1'h1 : \$verific$n16$11987 ;
  assign \$auto$bmuxmap.cc:84:execute$14174 [1] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:60.9-111.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14174 [2] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:60.9-111.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14174 [3] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:60.9-111.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14179 [0] = instr_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:60.9-111.16" *) \$auto$bmuxmap.cc:84:execute$14174 [1] : \$auto$bmuxmap.cc:84:execute$14174 [0];
  assign \$auto$bmuxmap.cc:84:execute$14179 [1] = instr_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:60.9-111.16" *) \$auto$bmuxmap.cc:84:execute$14174 [3] : \$auto$bmuxmap.cc:84:execute$14174 [2];
  assign \$auto$bmuxmap.cc:84:execute$14182  = instr_i[15] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:60.9-111.16" *) \$auto$bmuxmap.cc:84:execute$14179 [1] : \$auto$bmuxmap.cc:84:execute$14179 [0];
  assign \$auto$bmuxmap.cc:84:execute$14184 [31:0] = instr_i[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:167.17-196.24" *) { 9'h001, instr_i[4:2], 2'h1, instr_i[9:7], 5'h11, instr_i[9:7], 7'h33 } : { 9'h081, instr_i[4:2], 2'h1, instr_i[9:7], 5'h01, instr_i[9:7], 7'h33 };
  assign \$auto$bmuxmap.cc:84:execute$14184 [63:32] = instr_i[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:167.17-196.24" *) { 9'h001, instr_i[4:2], 2'h1, instr_i[9:7], 5'h1d, instr_i[9:7], 7'h33 } : { 9'h001, instr_i[4:2], 2'h1, instr_i[9:7], 5'h19, instr_i[9:7], 7'h33 };
  assign \$auto$bmuxmap.cc:84:execute$14184 [95:64] = instr_i[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:167.17-196.24" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$14184 [127:96] = instr_i[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:167.17-196.24" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$14189 [31:0] = instr_i[6] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:167.17-196.24" *) \$auto$bmuxmap.cc:84:execute$14184 [63:32] : \$auto$bmuxmap.cc:84:execute$14184 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14189 [63:32] = instr_i[6] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:167.17-196.24" *) \$auto$bmuxmap.cc:84:execute$14184 [127:96] : \$auto$bmuxmap.cc:84:execute$14184 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$14192  = instr_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:167.17-196.24" *) \$auto$bmuxmap.cc:84:execute$14189 [63:32] : \$auto$bmuxmap.cc:84:execute$14189 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14194 [31:0] = instr_i[10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:151.13-198.20" *) { 1'h0, instr_i[10], 5'h00, instr_i[6:2], 2'h1, instr_i[9:7], 5'h15, instr_i[9:7], 7'h13 } : { 1'h0, instr_i[10], 5'h00, instr_i[6:2], 2'h1, instr_i[9:7], 5'h15, instr_i[9:7], 7'h13 };
  assign \$auto$bmuxmap.cc:84:execute$14194 [63:32] = instr_i[10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:151.13-198.20" *) \$verific$n279$12009  : { instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:2], 2'h1, instr_i[9:7], 5'h1d, instr_i[9:7], 7'h13 };
  assign \$auto$bmuxmap.cc:84:execute$14197  = instr_i[11] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:151.13-198.20" *) \$auto$bmuxmap.cc:84:execute$14194 [63:32] : \$auto$bmuxmap.cc:84:execute$14194 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14199 [31:0] = instr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:57.5-293.12" *) \$verific$n362$12011  : \$verific$n40$12007 ;
  assign \$auto$bmuxmap.cc:84:execute$14199 [63:32] = instr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:57.5-293.12" *) instr_i : \$verific$n615$12017 ;
  assign \$auto$bmuxmap.cc:84:execute$14202  = instr_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:57.5-293.12" *) \$auto$bmuxmap.cc:84:execute$14199 [63:32] : \$auto$bmuxmap.cc:84:execute$14199 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$14204 [95:0] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) { 32'h00000000, instr_i[12], instr_i[8], instr_i[10:9], instr_i[6], instr_i[7], instr_i[2], instr_i[11], instr_i[5:3], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], 4'h0, \$verific$n718$12019 [87], 39'h6f00000000 } : { 7'h00, instr_i[6:2], instr_i[11:7], 3'h1, instr_i[11:7], 7'h13, instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:2], instr_i[11:7], 3'h0, instr_i[11:7], 9'h04c, instr_i[10:7], instr_i[12:11], instr_i[5], instr_i[6], 12'h041, instr_i[4:2], 7'h13 };
  assign \$auto$bmuxmap.cc:84:execute$14204 [191:96] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) { 32'h00000000, \$verific$n172$12008 , 32'h00000000 } : { 4'h0, instr_i[3:2], instr_i[12], instr_i[6:4], 10'h012, instr_i[11:7], 7'h03, instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:2], 8'h00, instr_i[11:7], 12'h260, instr_i[5], instr_i[12:10], instr_i[6], 4'h1, instr_i[9:7], 5'h09, instr_i[4:2], 7'h03 };
  assign \$auto$bmuxmap.cc:84:execute$14204 [287:192] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) { 32'h00000000, instr_i[12], instr_i[8], instr_i[10:9], instr_i[6], instr_i[7], instr_i[2], instr_i[11], instr_i[5:3], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], 4'h0, \$verific$n718$12019 [87], 39'h6f00000000 } : { 7'h00, \$verific$n576$12016 , \$verific$n313$12010 , 32'h00000000 };
  assign \$auto$bmuxmap.cc:84:execute$14204 [383:288] = instr_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) { 32'h00000000, instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:5], instr_i[2], 7'h01, instr_i[9:7], 2'h0, instr_i[13], instr_i[11:10], instr_i[4:3], instr_i[12], 39'h6300000000 } : { 4'h0, instr_i[8:7], instr_i[12], instr_i[6:2], 8'h12, instr_i[11:9], 9'h023, instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:5], instr_i[2], 7'h01, instr_i[9:7], 2'h0, instr_i[13], instr_i[11:10], instr_i[4:3], instr_i[12], 12'hc60, instr_i[5], instr_i[12], 2'h1, instr_i[4:2], 2'h1, instr_i[9:7], 3'h2, instr_i[11:10], instr_i[6], 9'h023 };
  assign \$auto$bmuxmap.cc:84:execute$14209 [95:0] = instr_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) \$auto$bmuxmap.cc:84:execute$14204 [191:96] : \$auto$bmuxmap.cc:84:execute$14204 [95:0];
  assign \$auto$bmuxmap.cc:84:execute$14209 [191:96] = instr_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) \$auto$bmuxmap.cc:84:execute$14204 [383:288] : \$auto$bmuxmap.cc:84:execute$14204 [287:192];
  assign \$auto$bmuxmap.cc:84:execute$14212  = instr_i[15] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:211.9-286.16" *) \$auto$bmuxmap.cc:84:execute$14209 [191:96] : \$auto$bmuxmap.cc:84:execute$14209 [95:0];
  assign \$verific$n135$11990  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:133.17-133.38" *) instr_i[11:7];
  assign \$verific$n161$11991  = instr_i[11:7] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:140.17-140.39" *) 5'h02;
  assign \$verific$n16$11987  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:64.17-64.38" *) instr_i[12:5];
  assign \$verific$n206$11993  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:147.17-147.52" *) { instr_i[12], instr_i[6:2] };
  assign \$verific$n222$11995  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:158.21-158.41" *) instr_i[6:2];
  assign \$verific$n205$11992  = \$verific$n161$11991  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:140.13-145.16" *) 1'h0 : \$verific$n135$11990 ;
  assign \$verific$n207$11994  = \$verific$n206$11993  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:147.13-147.77" *) 1'h1 : \$verific$n205$11992 ;
  assign \$verific$n223$11996  = \$verific$n222$11995  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:158.17-158.66" *) 1'h1 : instr_i[12];
  assign \$verific$n415$11999  = instr_i[12] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:216.17-216.60" *) \$verific$n222$11995 ;
  assign \$verific$n416$12000  = \$verific$n415$11999  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:216.13-216.86" *) 1'h1 : \$verific$n135$11990 ;
  assign \$verific$n549$12003  = \$verific$n135$11990  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:254.15-263.18" *) \$verific$n489$12002  : 1'h0;
  assign \$verific$n602$12004  = instr_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:242.13-264.16" *) \$verific$n549$12003  : 1'h0;
  assign \$verific$n718$12019 [87] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:127.152-127.164" *) instr_i[15];
  assign \$verific$n172$12008  = \$verific$n161$11991  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:140.13-145.16" *) { instr_i[12], instr_i[12], instr_i[12], instr_i[4:3], instr_i[5], instr_i[2], instr_i[6], 24'h010113 } : { instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:2], instr_i[11:7], 7'h37 };
  assign \$verific$n447$12012  = \$verific$n222$11995  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:246.15-249.18" *) { 5'h00, instr_i[11:7], 15'h0067 } : { instr_i[6:2], 8'h00, instr_i[11:7], 7'h33 };
  assign \$verific$n491$12013  = \$verific$n489$12002  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:256.17-259.48" *) { instr_i[6:2], instr_i[11:7], 3'h0, instr_i[11:7], 7'h33 } : 25'h0100073;
  assign \$verific$n523$12014  = \$verific$n222$11995  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:260.24-263.18" *) { 5'h00, instr_i[11:7], 15'h00e7 } : { instr_i[6:2], instr_i[11:7], 3'h0, instr_i[11:7], 7'h33 };
  assign \$verific$n550$12015  = \$verific$n135$11990  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:254.15-263.18" *) \$verific$n491$12013  : \$verific$n523$12014 ;
  assign \$verific$n576$12016  = instr_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:242.13-264.16" *) \$verific$n550$12015  : \$verific$n447$12012 ;
  assign \$verific$n489$12002  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:256.21-256.41" *) instr_i[6:2];
  assign is_compressed_o = instr_i[1:0] != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_compressed_decoder.sv:298.28-298.51" *) 2'h3;
  assign { \$verific$n718$12019 [145:88], \$verific$n718$12019 [86:0] } = { instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:5], instr_i[2], instr_i[9:7], instr_i[13], instr_i[11:10], instr_i[4:3], instr_i[12], instr_i[8:7], instr_i[12], instr_i[6:2], instr_i[11:9], instr_i[5], instr_i[12], instr_i[4:2], instr_i[9:7], instr_i[11:10], instr_i[6], instr_i[12], instr_i[8], instr_i[10:9], instr_i[6], instr_i[7], instr_i[2], instr_i[11], instr_i[5:3], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[3:2], instr_i[12], instr_i[6:4], instr_i[11:7], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:2], instr_i[11:7], instr_i[5], instr_i[12:10], instr_i[6], instr_i[9:7], instr_i[4:2], instr_i[6:2], instr_i[11:7], instr_i[11:7], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[12], instr_i[6:2], instr_i[11:7], instr_i[11:7], instr_i[10:7], instr_i[12:11], instr_i[5], instr_i[6], instr_i[4:2] };
  assign \$verific$n312$11997  = \$auto$bmuxmap.cc:84:execute$14147 ;
  assign \$verific$n395$11998  = \$auto$bmuxmap.cc:84:execute$14157 ;
  assign \$verific$n614$12005  = \$auto$bmuxmap.cc:84:execute$14167 ;
  assign illegal_instr_o = \$auto$bmuxmap.cc:84:execute$14172 ;
  assign \$verific$n39$11988  = \$auto$bmuxmap.cc:84:execute$14182 ;
  assign \$verific$n279$12009  = \$auto$bmuxmap.cc:84:execute$14192 ;
  assign \$verific$n313$12010  = \$auto$bmuxmap.cc:84:execute$14197 ;
  assign instr_o = \$auto$bmuxmap.cc:84:execute$14202 ;
  assign { \$verific$n615$12017 , \$verific$n362$12011 , \$verific$n40$12007  } = \$auto$bmuxmap.cc:84:execute$14212 ;
endmodule

(* keep =  1  *)
(* hdlname = "riscv_controller" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:33.8-33.24" *)
module riscv_controller(clk, rst_n, fetch_enable_i, ctrl_busy_o, first_fetch_o, is_decoding_o, is_fetch_failed_i, deassert_we_o, illegal_insn_i, ecall_insn_i, mret_insn_i, uret_insn_i, dret_insn_i, mret_dec_i, uret_dec_i, dret_dec_i, pipe_flush_i, ebrk_insn_i, fencei_insn_i, csr_status_i, instr_multicycle_i
, hwloop_mask_o, instr_valid_i, instr_req_o, pc_set_o, data_req_ex_i, data_we_ex_i, data_misaligned_i, data_load_event_i, data_err_i, data_err_ack_o, mult_multicycle_i, apu_en_i, apu_read_dep_i, apu_write_dep_i, apu_stall_o, branch_taken_ex_i, irq_pending_i, irq_req_ctrl_i, irq_sec_ctrl_i, m_IE_i, u_IE_i
, irq_ack_o, exc_ack_o, exc_kill_o, debug_mode_o, debug_csr_save_o, debug_req_i, debug_single_step_i, debug_ebreakm_i, debug_ebreaku_i, csr_save_if_o, csr_save_id_o, csr_save_ex_o, csr_irq_sec_o, csr_restore_mret_id_o, csr_restore_uret_id_o, csr_restore_dret_id_o, csr_save_cause_o, regfile_we_id_i, regfile_we_ex_i, regfile_we_wb_i, regfile_alu_we_fw_i
, reg_d_ex_is_reg_a_i, reg_d_ex_is_reg_b_i, reg_d_ex_is_reg_c_i, reg_d_wb_is_reg_a_i, reg_d_wb_is_reg_b_i, reg_d_wb_is_reg_c_i, reg_d_alu_is_reg_a_i, reg_d_alu_is_reg_b_i, reg_d_alu_is_reg_c_i, halt_if_o, halt_id_o, misaligned_stall_o, jr_stall_o, load_stall_o, id_ready_i, ex_valid_i, wb_ready_i, perf_jump_o, perf_jr_stall_o, perf_ld_stall_o, perf_pipeline_stall_o
, ___extnets_0, ___extnets_2, ___extnets_4, ___extnets_6, ___extnets_8, irq_id_o, pc_mux_o, exc_pc_mux_o, exc_cause_o, trap_addr_mux_o, current_priv_lvl_i, csr_cause_o, debug_cause_o, jump_in_id_i, jump_in_dec_i, irq_id_ctrl_i, regfile_alu_waddr_id_i, regfile_waddr_ex_i, operand_a_fw_mux_sel_o, operand_b_fw_mux_sel_o, operand_c_fw_mux_sel_o
);
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14214 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14231 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14240 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14245 ;
  wire \$auto$bmuxmap.cc:84:execute$14248 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14250 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14267 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14276 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14281 ;
  wire \$auto$bmuxmap.cc:84:execute$14284 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14286 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14303 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14312 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14317 ;
  wire \$auto$bmuxmap.cc:84:execute$14320 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14322 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14339 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14348 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14353 ;
  wire \$auto$bmuxmap.cc:84:execute$14356 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14358 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14375 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14384 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14389 ;
  wire \$auto$bmuxmap.cc:84:execute$14392 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14394 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14411 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14420 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14425 ;
  wire \$auto$bmuxmap.cc:84:execute$14428 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14430 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14447 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14456 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14461 ;
  wire \$auto$bmuxmap.cc:84:execute$14464 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14466 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14483 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14492 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14497 ;
  wire \$auto$bmuxmap.cc:84:execute$14500 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14502 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14519 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14528 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14533 ;
  wire \$auto$bmuxmap.cc:84:execute$14536 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14538 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14555 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14564 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14569 ;
  wire \$auto$bmuxmap.cc:84:execute$14572 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14574 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14591 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14600 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14605 ;
  wire \$auto$bmuxmap.cc:84:execute$14608 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14610 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14627 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14636 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14641 ;
  wire \$auto$bmuxmap.cc:84:execute$14644 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14646 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14663 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14672 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14677 ;
  wire \$auto$bmuxmap.cc:84:execute$14680 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14682 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14699 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14708 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14713 ;
  wire \$auto$bmuxmap.cc:84:execute$14716 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14718 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14735 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14744 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14749 ;
  wire \$auto$bmuxmap.cc:84:execute$14752 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14754 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14771 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14780 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14785 ;
  wire \$auto$bmuxmap.cc:84:execute$14788 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14790 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14807 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14816 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14821 ;
  wire \$auto$bmuxmap.cc:84:execute$14824 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14826 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14843 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14852 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14857 ;
  wire \$auto$bmuxmap.cc:84:execute$14860 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14862 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14879 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14888 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14893 ;
  wire \$auto$bmuxmap.cc:84:execute$14896 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14898 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14915 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14924 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14929 ;
  wire \$auto$bmuxmap.cc:84:execute$14932 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14934 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14951 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14960 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14965 ;
  wire \$auto$bmuxmap.cc:84:execute$14968 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$14970 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$14979 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$14984 ;
  wire \$auto$bmuxmap.cc:84:execute$14987 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$14989 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15006 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15015 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15020 ;
  wire \$auto$bmuxmap.cc:84:execute$15023 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15025 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15042 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15051 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15056 ;
  wire \$auto$bmuxmap.cc:84:execute$15059 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15061 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15078 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15087 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15092 ;
  wire \$auto$bmuxmap.cc:84:execute$15095 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15097 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15106 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15111 ;
  wire \$auto$bmuxmap.cc:84:execute$15114 ;
  wire [79:0] \$auto$bmuxmap.cc:84:execute$15116 ;
  wire [39:0] \$auto$bmuxmap.cc:84:execute$15133 ;
  wire [19:0] \$auto$bmuxmap.cc:84:execute$15142 ;
  wire [9:0] \$auto$bmuxmap.cc:84:execute$15147 ;
  wire [4:0] \$auto$bmuxmap.cc:84:execute$15150 ;
  wire [47:0] \$auto$bmuxmap.cc:84:execute$15152 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$15169 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$15178 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$15183 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$15186 ;
  wire [111:0] \$auto$bmuxmap.cc:84:execute$15188 ;
  wire [55:0] \$auto$bmuxmap.cc:84:execute$15205 ;
  wire [27:0] \$auto$bmuxmap.cc:84:execute$15214 ;
  wire [13:0] \$auto$bmuxmap.cc:84:execute$15219 ;
  wire [6:0] \$auto$bmuxmap.cc:84:execute$15222 ;
  wire [47:0] \$auto$bmuxmap.cc:84:execute$15224 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$15241 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$15250 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$15255 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$15258 ;
  wire [47:0] \$auto$bmuxmap.cc:84:execute$15260 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$15277 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$15286 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$15291 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$15294 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15296 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15313 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15322 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15327 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15330 ;
  wire [95:0] \$auto$bmuxmap.cc:84:execute$15332 ;
  wire [47:0] \$auto$bmuxmap.cc:84:execute$15349 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$15358 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$15363 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$15366 ;
  wire [1:0] \$verific$n1011$9960 ;
  wire [1:0] \$verific$n1012$9946 ;
  wire [1:0] \$verific$n1013$9945 ;
  (* unused_bits = "1" *)
  wire [1:0] \$verific$n108$9886 ;
  wire [4:0] \$verific$n111$9887 ;
  wire \$verific$n117$9659 ;
  wire [1:0] \$verific$n119$9888 ;
  wire \$verific$n126$9660 ;
  wire \$verific$n128$9661 ;
  wire \$verific$n129$9662 ;
  (* unused_bits = "0 1 3" *)
  wire [3:0] \$verific$n130$9889 ;
  wire \$verific$n156$9663 ;
  wire \$verific$n157$9664 ;
  wire \$verific$n158$9665 ;
  wire \$verific$n159$9666 ;
  wire \$verific$n160$9667 ;
  wire \$verific$n161$9668 ;
  wire \$verific$n162$9669 ;
  wire \$verific$n163$9670 ;
  wire \$verific$n164$9671 ;
  wire \$verific$n165$9672 ;
  wire \$verific$n166$9673 ;
  wire \$verific$n167$9674 ;
  wire \$verific$n168$9675 ;
  wire \$verific$n169$9676 ;
  wire \$verific$n17$9628 ;
  wire \$verific$n170$9677 ;
  wire \$verific$n171$9678 ;
  wire \$verific$n172$9679 ;
  wire \$verific$n173$9680 ;
  wire \$verific$n174$9681 ;
  wire \$verific$n175$9682 ;
  wire \$verific$n176$9683 ;
  wire \$verific$n177$9684 ;
  wire \$verific$n179$9685 ;
  wire \$verific$n18$9629 ;
  wire \$verific$n181$9686 ;
  wire \$verific$n182$9687 ;
  wire \$verific$n184$9688 ;
  wire \$verific$n185$9689 ;
  wire \$verific$n187$9690 ;
  wire [4:0] \$verific$n188$9890 ;
  wire \$verific$n194$9691 ;
  wire \$verific$n195$9692 ;
  wire \$verific$n203$9693 ;
  wire \$verific$n204$9694 ;
  wire \$verific$n205$9695 ;
  wire [3:0] \$verific$n207$9891 ;
  wire [4:0] \$verific$n212$9892 ;
  wire \$verific$n218$9696 ;
  wire [1:0] \$verific$n219$9893 ;
  wire \$verific$n222$9697 ;
  wire \$verific$n223$9698 ;
  wire \$verific$n226$9699 ;
  wire \$verific$n227$9700 ;
  wire \$verific$n228$9701 ;
  wire \$verific$n23$9632 ;
  wire \$verific$n234$9702 ;
  wire \$verific$n235$9703 ;
  wire \$verific$n236$9704 ;
  wire \$verific$n237$9705 ;
  wire \$verific$n238$9706 ;
  wire \$verific$n239$9707 ;
  wire \$verific$n24$9633 ;
  wire \$verific$n240$9708 ;
  wire \$verific$n241$9709 ;
  wire \$verific$n242$9710 ;
  wire \$verific$n243$9711 ;
  wire [4:0] \$verific$n244$9894 ;
  wire \$verific$n25$9634 ;
  wire [4:0] \$verific$n250$9895 ;
  wire \$verific$n256$9712 ;
  wire [4:0] \$verific$n257$9896 ;
  wire \$verific$n26$9635 ;
  wire \$verific$n265$9713 ;
  wire \$verific$n266$9714 ;
  wire \$verific$n267$9715 ;
  wire \$verific$n268$9716 ;
  wire \$verific$n269$9717 ;
  wire \$verific$n27$9636 ;
  wire \$verific$n270$9718 ;
  wire [4:0] \$verific$n271$9897 ;
  wire \$verific$n278$9719 ;
  wire \$verific$n279$9720 ;
  wire \$verific$n285$9721 ;
  wire \$verific$n288$9722 ;
  wire \$verific$n289$9723 ;
  wire \$verific$n292$9725 ;
  wire \$verific$n293$9726 ;
  wire [4:0] \$verific$n294$9898 ;
  wire \$verific$n300$9727 ;
  wire \$verific$n301$9728 ;
  wire \$verific$n302$9729 ;
  wire [3:0] \$verific$n304$9899 ;
  wire \$verific$n309$9730 ;
  wire \$verific$n31$9638 ;
  wire [1:0] \$verific$n310$9900 ;
  wire \$verific$n313$9731 ;
  wire \$verific$n314$9732 ;
  wire \$verific$n315$9733 ;
  wire \$verific$n316$9734 ;
  wire \$verific$n317$9735 ;
  wire \$verific$n318$9736 ;
  wire \$verific$n320$9737 ;
  wire [3:0] \$verific$n321$9901 ;
  wire [4:0] \$verific$n326$9902 ;
  wire \$verific$n33$9639 ;
  wire \$verific$n332$9738 ;
  wire \$verific$n333$9739 ;
  wire \$verific$n334$9740 ;
  wire \$verific$n335$9741 ;
  wire [1:0] \$verific$n336$9903 ;
  wire \$verific$n339$9742 ;
  wire \$verific$n340$9743 ;
  wire \$verific$n341$9744 ;
  wire \$verific$n342$9745 ;
  wire \$verific$n343$9746 ;
  wire \$verific$n344$9747 ;
  wire \$verific$n346$9748 ;
  wire [3:0] \$verific$n348$9904 ;
  wire [4:0] \$verific$n353$9905 ;
  wire \$verific$n359$9749 ;
  wire \$verific$n360$9750 ;
  wire \$verific$n361$9751 ;
  wire \$verific$n362$9752 ;
  wire \$verific$n363$9753 ;
  wire [1:0] \$verific$n364$9906 ;
  wire \$verific$n367$9754 ;
  wire \$verific$n368$9755 ;
  wire \$verific$n369$9756 ;
  wire \$verific$n370$9757 ;
  wire [1:0] \$verific$n371$9907 ;
  wire \$verific$n374$9758 ;
  wire \$verific$n375$9759 ;
  wire \$verific$n376$9760 ;
  wire \$verific$n377$9761 ;
  wire \$verific$n378$9762 ;
  wire [3:0] \$verific$n380$9908 ;
  wire [4:0] \$verific$n385$9909 ;
  wire [4:0] \$verific$n39$9881 ;
  wire \$verific$n391$9763 ;
  wire \$verific$n392$9764 ;
  wire \$verific$n393$9765 ;
  wire \$verific$n394$9766 ;
  wire \$verific$n395$9767 ;
  wire \$verific$n396$9768 ;
  wire \$verific$n397$9769 ;
  wire [4:0] \$verific$n403$9910 ;
  wire [2:0] \$verific$n412$9911 ;
  wire [4:0] \$verific$n416$9912 ;
  wire \$verific$n422$9770 ;
  (* unused_bits = "1" *)
  wire [1:0] \$verific$n429$9913 ;
  wire [2:0] \$verific$n437$9914 ;
  wire [3:0] \$verific$n441$9915 ;
  wire \$verific$n446$9771 ;
  wire \$verific$n45$9643 ;
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] \$verific$n456$9916 ;
  wire \$verific$n46$9644 ;
  wire [4:0] \$verific$n462$9917 ;
  wire [4:0] \$verific$n468$9918 ;
  wire \$verific$n47$9645 ;
  wire [4:0] \$verific$n48$9882 ;
  wire [1:0] \$verific$n488$9920 ;
  wire \$verific$n494$9774 ;
  wire [1:0] \$verific$n496$9921 ;
  wire [1:0] \$verific$n518$9924 ;
  wire \$verific$n524$9776 ;
  wire [1:0] \$verific$n526$9925 ;
  (* unused_bits = "0" *)
  wire [1:0] \$verific$n535$9926 ;
  wire [4:0] \$verific$n55$9883 ;
  wire \$verific$n569$9777 ;
  wire \$verific$n570$9778 ;
  wire \$verific$n571$9779 ;
  wire \$verific$n572$9780 ;
  wire \$verific$n573$9781 ;
  wire \$verific$n574$9782 ;
  wire \$verific$n575$9783 ;
  wire \$verific$n576$9784 ;
  wire \$verific$n577$9785 ;
  wire \$verific$n578$9786 ;
  wire \$verific$n579$9787 ;
  wire \$verific$n580$9788 ;
  wire \$verific$n581$9789 ;
  wire \$verific$n582$9790 ;
  wire \$verific$n583$9791 ;
  wire \$verific$n584$9792 ;
  wire \$verific$n585$9793 ;
  wire \$verific$n586$9794 ;
  wire \$verific$n587$9795 ;
  wire \$verific$n588$9796 ;
  wire \$verific$n589$9797 ;
  wire \$verific$n590$9798 ;
  wire \$verific$n592$9799 ;
  wire \$verific$n595$9800 ;
  wire \$verific$n598$9801 ;
  wire \$verific$n599$9802 ;
  wire \$verific$n600$9803 ;
  wire \$verific$n601$9804 ;
  wire \$verific$n602$9805 ;
  wire \$verific$n606$9806 ;
  wire \$verific$n607$9807 ;
  wire \$verific$n61$9646 ;
  wire [2:0] \$verific$n614$9927 ;
  wire \$verific$n618$9808 ;
  wire \$verific$n619$9809 ;
  wire [4:0] \$verific$n62$9884 ;
  wire \$verific$n620$9810 ;
  wire [3:0] \$verific$n621$9928 ;
  wire [3:0] \$verific$n626$9929 ;
  wire \$verific$n631$9811 ;
  wire \$verific$n632$9812 ;
  wire \$verific$n633$9813 ;
  wire [2:0] \$verific$n634$9930 ;
  wire \$verific$n638$9814 ;
  wire \$verific$n639$9815 ;
  wire [3:0] \$verific$n640$9931 ;
  wire \$verific$n645$9816 ;
  wire [3:0] \$verific$n646$9932 ;
  wire \$verific$n651$9817 ;
  wire \$verific$n652$9818 ;
  wire \$verific$n653$9819 ;
  wire [2:0] \$verific$n654$9933 ;
  wire \$verific$n658$9820 ;
  wire \$verific$n659$9821 ;
  wire [3:0] \$verific$n660$9934 ;
  wire \$verific$n665$9822 ;
  wire [3:0] \$verific$n666$9935 ;
  wire \$verific$n671$9823 ;
  wire \$verific$n672$9824 ;
  wire \$verific$n673$9825 ;
  wire \$verific$n677$9826 ;
  wire \$verific$n678$9827 ;
  wire \$verific$n679$9828 ;
  wire \$verific$n680$9829 ;
  wire \$verific$n681$9830 ;
  wire \$verific$n682$9831 ;
  wire \$verific$n683$9832 ;
  wire [2:0] \$verific$n684$9936 ;
  wire \$verific$n689$9833 ;
  wire [1:0] \$verific$n697$9937 ;
  wire \$verific$n70$9647 ;
  wire \$verific$n703$9834 ;
  wire \$verific$n705$9835 ;
  wire \$verific$n706$9836 ;
  wire [1:0] \$verific$n710$9938 ;
  wire [1:0] \$verific$n716$9939 ;
  (* unused_bits = "1 2" *)
  wire [2:0] \$verific$n719$9940 ;
  wire [4:0] \$verific$n72$9885 ;
  wire [2:0] \$verific$n723$9941 ;
  wire [2:0] \$verific$n727$9942 ;
  wire \$verific$n738$9837 ;
  wire \$verific$n739$9838 ;
  wire [2:0] \$verific$n743$9943 ;
  wire [1:0] \$verific$n747$9944 ;
  wire \$verific$n78$9649 ;
  wire \$verific$n814$9839 ;
  wire \$verific$n815$9840 ;
  wire \$verific$n818$9841 ;
  wire \$verific$n819$9842 ;
  wire \$verific$n821$9843 ;
  wire \$verific$n822$9844 ;
  wire \$verific$n825$9845 ;
  wire \$verific$n827$9846 ;
  wire \$verific$n828$9847 ;
  wire \$verific$n829$9848 ;
  wire \$verific$n830$9849 ;
  wire \$verific$n831$9850 ;
  wire \$verific$n833$9851 ;
  wire \$verific$n838$9852 ;
  wire \$verific$n841$9853 ;
  wire \$verific$n842$9854 ;
  wire \$verific$n845$9855 ;
  wire \$verific$n846$9856 ;
  wire \$verific$n85$9650 ;
  wire \$verific$n851$9857 ;
  wire \$verific$n852$9858 ;
  wire [1:0] \$verific$n868$9947 ;
  wire \$verific$n87$9651 ;
  wire [1:0] \$verific$n871$9948 ;
  wire [1:0] \$verific$n874$9949 ;
  wire [1:0] \$verific$n879$9950 ;
  wire \$verific$n88$9652 ;
  wire [1:0] \$verific$n883$9951 ;
  wire [1:0] \$verific$n887$9952 ;
  wire [1:0] \$verific$n890$9953 ;
  wire [1:0] \$verific$n893$9954 ;
  wire [1:0] \$verific$n896$9955 ;
  wire [1:0] \$verific$n899$9956 ;
  wire \$verific$n90$9653 ;
  wire \$verific$n937$9866 ;
  wire \$verific$n95$9655 ;
  wire \$verific$n955$9872 ;
  wire \$verific$n956$9873 ;
  wire \$verific$n96$9656 ;
  wire [1:0] \$verific$n969$9959 ;
  wire \$verific$n97$9657 ;
  wire [3:0] \$verific$n979$9964 ;
  wire \$verific$n99$9658 ;
  output ___extnets_0;
  wire ___extnets_0;
  output ___extnets_2;
  wire ___extnets_2;
  output ___extnets_4;
  wire ___extnets_4;
  output ___extnets_6;
  wire ___extnets_6;
  output ___extnets_8;
  wire ___extnets_8;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:93.23-93.31" *)
  input apu_en_i;
  wire apu_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:94.23-94.37" *)
  input apu_read_dep_i;
  wire apu_read_dep_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:97.23-97.34" *)
  output apu_stall_o;
  wire apu_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:95.23-95.38" *)
  input apu_write_dep_i;
  wire apu_write_dep_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:197.46-197.58" *)
  wire branch_in_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:100.23-100.40" *)
  input branch_taken_ex_i;
  wire branch_taken_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:38.23-38.26" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:133.23-133.34" *)
  output [6:0] csr_cause_o;
  wire [6:0] csr_cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:134.23-134.36" *)
  output csr_irq_sec_o;
  wire csr_irq_sec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:138.23-138.44" *)
  output csr_restore_dret_id_o;
  wire csr_restore_dret_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:135.23-135.44" *)
  output csr_restore_mret_id_o;
  wire csr_restore_mret_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:136.23-136.44" *)
  output csr_restore_uret_id_o;
  wire csr_restore_uret_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:140.23-140.39" *)
  output csr_save_cause_o;
  wire csr_save_cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:132.23-132.36" *)
  output csr_save_ex_o;
  wire csr_save_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:131.23-131.36" *)
  output csr_save_id_o;
  wire csr_save_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:130.23-130.36" *)
  output csr_save_if_o;
  wire csr_save_if_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:64.23-64.35" *)
  input csr_status_i;
  wire csr_status_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:42.23-42.34" *)
  output ctrl_busy_o;
  wire ctrl_busy_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:195.80-195.91" *)
  reg [4:0] ctrl_fsm_cs;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:195.93-195.104" *)
  wire [4:0] ctrl_fsm_ns;
  (* enum_value_00 = "\\PRIV_LVL_U" *)
  (* enum_value_01 = "\\PRIV_LVL_S" *)
  (* enum_value_10 = "\\PRIV_LVL_H" *)
  (* enum_value_11 = "\\PRIV_LVL_M" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:111.23-111.41" *)
  (* wiretype = "\\PrivLvl_t" *)
  input [1:0] current_priv_lvl_i;
  wire [1:0] current_priv_lvl_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:87.23-87.37" *)
  output data_err_ack_o;
  wire data_err_ack_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:86.23-86.33" *)
  input data_err_i;
  wire data_err_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:200.9-200.19" *)
  reg data_err_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:85.23-85.40" *)
  input data_load_event_i;
  wire data_load_event_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:84.23-84.40" *)
  input data_misaligned_i;
  wire data_misaligned_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:82.23-82.36" *)
  input data_req_ex_i;
  wire data_req_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:83.23-83.35" *)
  input data_we_ex_i;
  wire data_we_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:48.23-48.36" *)
  output deassert_we_o;
  wire deassert_we_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:122.24-122.37" *)
  output [2:0] debug_cause_o;
  wire [2:0] debug_cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:123.24-123.40" *)
  output debug_csr_save_o;
  wire debug_csr_save_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:126.24-126.39" *)
  input debug_ebreakm_i;
  wire debug_ebreakm_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:127.24-127.39" *)
  input debug_ebreaku_i;
  wire debug_ebreaku_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:202.23-202.35" *)
  wire debug_mode_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:121.24-121.36" *)
  output debug_mode_o;
  wire debug_mode_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:202.9-202.21" *)
  reg debug_mode_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:124.24-124.35" *)
  input debug_req_i;
  wire debug_req_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:125.24-125.43" *)
  input debug_single_step_i;
  wire debug_single_step_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:59.23-59.33" *)
  input dret_dec_i;
  wire dret_dec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:55.23-55.34" *)
  input dret_insn_i;
  wire dret_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:203.9-203.30" *)
  wire ebrk_force_debug_mode;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:62.23-62.34" *)
  input ebrk_insn_i;
  wire ebrk_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:51.23-51.35" *)
  input ecall_insn_i;
  wire ecall_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:179.23-179.33" *)
  input ex_valid_i;
  wire ex_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:117.23-117.32" *)
  output exc_ack_o;
  wire exc_ack_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:116.23-116.34" *)
  output [5:0] exc_cause_o;
  wire [5:0] exc_cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:118.23-118.33" *)
  output exc_kill_o;
  wire exc_kill_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:78.23-78.35" *)
  output [2:0] exc_pc_mux_o;
  wire [2:0] exc_pc_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:63.23-63.36" *)
  input fencei_insn_i;
  wire fencei_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:41.23-41.37" *)
  input fetch_enable_i;
  wire fetch_enable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:43.23-43.36" *)
  output first_fetch_o;
  wire first_fetch_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:171.23-171.32" *)
  output halt_id_o;
  wire halt_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:170.23-170.32" *)
  output halt_if_o;
  wire halt_if_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:67.23-67.36" *)
  output hwloop_mask_o;
  wire hwloop_mask_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:177.23-177.33" *)
  input id_ready_i;
  wire id_ready_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:50.23-50.37" *)
  input illegal_insn_i;
  wire illegal_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:205.25-205.39" *)
  wire illegal_insn_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:205.9-205.23" *)
  reg illegal_insn_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:65.23-65.41" *)
  input instr_multicycle_i;
  wire instr_multicycle_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:73.23-73.34" *)
  output instr_req_o;
  wire instr_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:70.23-70.36" *)
  input instr_valid_i;
  wire instr_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:207.9-207.32" *)
  wire instr_valid_irq_flush_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:207.34-207.57" *)
  reg instr_valid_irq_flush_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:113.23-113.32" *)
  output irq_ack_o;
  wire irq_ack_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:199.9-199.23" *)
  wire irq_enable_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:108.23-108.36" *)
  input [5:0] irq_id_ctrl_i;
  wire [5:0] irq_id_ctrl_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:114.23-114.31" *)
  output [4:0] irq_id_o;
  wire [4:0] irq_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:105.23-105.36" *)
  input irq_pending_i;
  wire irq_pending_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:106.23-106.37" *)
  input irq_req_ctrl_i;
  wire irq_req_ctrl_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:107.23-107.37" *)
  input irq_sec_ctrl_i;
  wire irq_sec_ctrl_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:44.23-44.36" *)
  output is_decoding_o;
  wire is_decoding_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:45.23-45.40" *)
  input is_fetch_failed_i;
  wire is_fetch_failed_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:174.23-174.33" *)
  output jr_stall_o;
  wire jr_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:197.9-197.18" *)
  wire jump_done;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:197.20-197.31" *)
  reg jump_done_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:197.33-197.44" *)
  wire jump_in_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:102.23-102.36" *)
  input [1:0] jump_in_dec_i;
  wire [1:0] jump_in_dec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:101.23-101.35" *)
  input [1:0] jump_in_id_i;
  wire [1:0] jump_in_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:175.23-175.35" *)
  output load_stall_o;
  wire load_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:109.23-109.29" *)
  input m_IE_i;
  wire m_IE_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:173.23-173.41" *)
  output misaligned_stall_o;
  wire misaligned_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:57.23-57.33" *)
  input mret_dec_i;
  wire mret_dec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:52.23-52.34" *)
  input mret_insn_i;
  wire mret_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:90.23-90.40" *)
  input mult_multicycle_i;
  wire mult_multicycle_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:154.23-154.45" *)
  output [1:0] operand_a_fw_mux_sel_o;
  wire [1:0] operand_a_fw_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:155.23-155.45" *)
  output [1:0] operand_b_fw_mux_sel_o;
  wire [1:0] operand_b_fw_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:156.23-156.45" *)
  output [1:0] operand_c_fw_mux_sel_o;
  wire [1:0] operand_c_fw_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:77.23-77.31" *)
  output [2:0] pc_mux_o;
  wire [2:0] pc_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:76.23-76.31" *)
  output pc_set_o;
  wire pc_set_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:185.23-185.38" *)
  output perf_jr_stall_o;
  wire perf_jr_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:184.23-184.34" *)
  output perf_jump_o;
  wire perf_jump_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:186.23-186.38" *)
  output perf_ld_stall_o;
  wire perf_ld_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:187.23-187.44" *)
  output perf_pipeline_stall_o;
  wire perf_pipeline_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:61.23-61.35" *)
  input pipe_flush_i;
  wire pipe_flush_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:165.23-165.43" *)
  input reg_d_alu_is_reg_a_i;
  wire reg_d_alu_is_reg_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:166.23-166.43" *)
  input reg_d_alu_is_reg_b_i;
  wire reg_d_alu_is_reg_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:167.23-167.43" *)
  input reg_d_alu_is_reg_c_i;
  wire reg_d_alu_is_reg_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:159.23-159.42" *)
  input reg_d_ex_is_reg_a_i;
  wire reg_d_ex_is_reg_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:160.23-160.42" *)
  input reg_d_ex_is_reg_b_i;
  wire reg_d_ex_is_reg_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:161.23-161.42" *)
  input reg_d_ex_is_reg_c_i;
  wire reg_d_ex_is_reg_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:162.23-162.42" *)
  input reg_d_wb_is_reg_a_i;
  wire reg_d_wb_is_reg_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:163.23-163.42" *)
  input reg_d_wb_is_reg_b_i;
  wire reg_d_wb_is_reg_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:164.23-164.42" *)
  input reg_d_wb_is_reg_c_i;
  wire reg_d_wb_is_reg_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:145.23-145.45" *)
  input [5:0] regfile_alu_waddr_id_i;
  wire [5:0] regfile_alu_waddr_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:151.23-151.42" *)
  input regfile_alu_we_fw_i;
  wire regfile_alu_we_fw_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:149.23-149.41" *)
  input [5:0] regfile_waddr_ex_i;
  wire [5:0] regfile_waddr_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:148.23-148.38" *)
  input regfile_we_ex_i;
  wire regfile_we_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:144.23-144.38" *)
  input regfile_we_id_i;
  wire regfile_we_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:150.23-150.38" *)
  input regfile_we_wb_i;
  wire regfile_we_wb_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:39.23-39.28" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:79.23-79.38" *)
  output [1:0] trap_addr_mux_o;
  wire [1:0] trap_addr_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:110.23-110.29" *)
  input u_IE_i;
  wire u_IE_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:58.23-58.33" *)
  input uret_dec_i;
  wire uret_dec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:53.23-53.34" *)
  input uret_insn_i;
  wire uret_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:181.23-181.33" *)
  input wb_ready_i;
  wire wb_ready_i;
  assign \$auto$bmuxmap.cc:84:execute$14214 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n370$9757  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14214 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14231 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14214 [1] : \$auto$bmuxmap.cc:84:execute$14214 [0];
  assign \$auto$bmuxmap.cc:84:execute$14231 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14214 [3] : \$auto$bmuxmap.cc:84:execute$14214 [2];
  assign \$auto$bmuxmap.cc:84:execute$14231 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14214 [5] : \$auto$bmuxmap.cc:84:execute$14214 [4];
  assign \$auto$bmuxmap.cc:84:execute$14231 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14214 [7] : \$auto$bmuxmap.cc:84:execute$14214 [6];
  assign \$auto$bmuxmap.cc:84:execute$14231 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14214 [9] : \$auto$bmuxmap.cc:84:execute$14214 [8];
  assign \$auto$bmuxmap.cc:84:execute$14231 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14214 [11] : \$auto$bmuxmap.cc:84:execute$14214 [10];
  assign \$auto$bmuxmap.cc:84:execute$14231 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14214 [13] : \$auto$bmuxmap.cc:84:execute$14214 [12];
  assign \$auto$bmuxmap.cc:84:execute$14231 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14214 [15] : \$auto$bmuxmap.cc:84:execute$14214 [14];
  assign \$auto$bmuxmap.cc:84:execute$14240 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14231 [1] : \$auto$bmuxmap.cc:84:execute$14231 [0];
  assign \$auto$bmuxmap.cc:84:execute$14240 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14231 [3] : \$auto$bmuxmap.cc:84:execute$14231 [2];
  assign \$auto$bmuxmap.cc:84:execute$14240 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14231 [5] : \$auto$bmuxmap.cc:84:execute$14231 [4];
  assign \$auto$bmuxmap.cc:84:execute$14240 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14231 [7] : \$auto$bmuxmap.cc:84:execute$14231 [6];
  assign \$auto$bmuxmap.cc:84:execute$14245 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14240 [1] : \$auto$bmuxmap.cc:84:execute$14240 [0];
  assign \$auto$bmuxmap.cc:84:execute$14245 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14240 [3] : \$auto$bmuxmap.cc:84:execute$14240 [2];
  assign \$auto$bmuxmap.cc:84:execute$14248  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14245 [1] : \$auto$bmuxmap.cc:84:execute$14245 [0];
  assign \$auto$bmuxmap.cc:84:execute$14250 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14250 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14250 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14250 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14250 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14250 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14250 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14250 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14250 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14250 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14250 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14250 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14250 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14250 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14250 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14250 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14267 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14250 [1] : \$auto$bmuxmap.cc:84:execute$14250 [0];
  assign \$auto$bmuxmap.cc:84:execute$14267 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14250 [3] : \$auto$bmuxmap.cc:84:execute$14250 [2];
  assign \$auto$bmuxmap.cc:84:execute$14267 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14250 [5] : \$auto$bmuxmap.cc:84:execute$14250 [4];
  assign \$auto$bmuxmap.cc:84:execute$14267 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14250 [7] : \$auto$bmuxmap.cc:84:execute$14250 [6];
  assign \$auto$bmuxmap.cc:84:execute$14267 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14250 [9] : \$auto$bmuxmap.cc:84:execute$14250 [8];
  assign \$auto$bmuxmap.cc:84:execute$14267 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14250 [11] : \$auto$bmuxmap.cc:84:execute$14250 [10];
  assign \$auto$bmuxmap.cc:84:execute$14267 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14250 [13] : \$auto$bmuxmap.cc:84:execute$14250 [12];
  assign \$auto$bmuxmap.cc:84:execute$14267 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14250 [15] : \$auto$bmuxmap.cc:84:execute$14250 [14];
  assign \$auto$bmuxmap.cc:84:execute$14276 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14267 [1] : \$auto$bmuxmap.cc:84:execute$14267 [0];
  assign \$auto$bmuxmap.cc:84:execute$14276 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14267 [3] : \$auto$bmuxmap.cc:84:execute$14267 [2];
  assign \$auto$bmuxmap.cc:84:execute$14276 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14267 [5] : \$auto$bmuxmap.cc:84:execute$14267 [4];
  assign \$auto$bmuxmap.cc:84:execute$14276 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14267 [7] : \$auto$bmuxmap.cc:84:execute$14267 [6];
  assign \$auto$bmuxmap.cc:84:execute$14281 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14276 [1] : \$auto$bmuxmap.cc:84:execute$14276 [0];
  assign \$auto$bmuxmap.cc:84:execute$14281 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14276 [3] : \$auto$bmuxmap.cc:84:execute$14276 [2];
  assign \$auto$bmuxmap.cc:84:execute$14284  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14281 [1] : \$auto$bmuxmap.cc:84:execute$14281 [0];
  assign \$auto$bmuxmap.cc:84:execute$14286 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14286 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n375$9759  : \$verific$n78$9649 ;
  assign \$auto$bmuxmap.cc:84:execute$14286 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14286 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14286 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14286 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14286 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14286 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14303 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14286 [1] : \$auto$bmuxmap.cc:84:execute$14286 [0];
  assign \$auto$bmuxmap.cc:84:execute$14303 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14286 [3] : \$auto$bmuxmap.cc:84:execute$14286 [2];
  assign \$auto$bmuxmap.cc:84:execute$14303 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14286 [5] : \$auto$bmuxmap.cc:84:execute$14286 [4];
  assign \$auto$bmuxmap.cc:84:execute$14303 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14286 [7] : \$auto$bmuxmap.cc:84:execute$14286 [6];
  assign \$auto$bmuxmap.cc:84:execute$14303 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14286 [9] : \$auto$bmuxmap.cc:84:execute$14286 [8];
  assign \$auto$bmuxmap.cc:84:execute$14303 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14286 [11] : \$auto$bmuxmap.cc:84:execute$14286 [10];
  assign \$auto$bmuxmap.cc:84:execute$14303 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14286 [13] : \$auto$bmuxmap.cc:84:execute$14286 [12];
  assign \$auto$bmuxmap.cc:84:execute$14303 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14286 [15] : \$auto$bmuxmap.cc:84:execute$14286 [14];
  assign \$auto$bmuxmap.cc:84:execute$14312 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14303 [1] : \$auto$bmuxmap.cc:84:execute$14303 [0];
  assign \$auto$bmuxmap.cc:84:execute$14312 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14303 [3] : \$auto$bmuxmap.cc:84:execute$14303 [2];
  assign \$auto$bmuxmap.cc:84:execute$14312 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14303 [5] : \$auto$bmuxmap.cc:84:execute$14303 [4];
  assign \$auto$bmuxmap.cc:84:execute$14312 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14303 [7] : \$auto$bmuxmap.cc:84:execute$14303 [6];
  assign \$auto$bmuxmap.cc:84:execute$14317 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14312 [1] : \$auto$bmuxmap.cc:84:execute$14312 [0];
  assign \$auto$bmuxmap.cc:84:execute$14317 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14312 [3] : \$auto$bmuxmap.cc:84:execute$14312 [2];
  assign \$auto$bmuxmap.cc:84:execute$14320  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14317 [1] : \$auto$bmuxmap.cc:84:execute$14317 [0];
  assign \$auto$bmuxmap.cc:84:execute$14322 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n374$9758  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14322 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n682$9831  : \$verific$n658$9820 ;
  assign \$auto$bmuxmap.cc:84:execute$14322 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14322 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) branch_taken_ex_i : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14322 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14339 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14322 [1] : \$auto$bmuxmap.cc:84:execute$14322 [0];
  assign \$auto$bmuxmap.cc:84:execute$14339 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14322 [3] : \$auto$bmuxmap.cc:84:execute$14322 [2];
  assign \$auto$bmuxmap.cc:84:execute$14339 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14322 [5] : \$auto$bmuxmap.cc:84:execute$14322 [4];
  assign \$auto$bmuxmap.cc:84:execute$14339 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14322 [7] : \$auto$bmuxmap.cc:84:execute$14322 [6];
  assign \$auto$bmuxmap.cc:84:execute$14339 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14322 [9] : \$auto$bmuxmap.cc:84:execute$14322 [8];
  assign \$auto$bmuxmap.cc:84:execute$14339 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14322 [11] : \$auto$bmuxmap.cc:84:execute$14322 [10];
  assign \$auto$bmuxmap.cc:84:execute$14339 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14322 [13] : \$auto$bmuxmap.cc:84:execute$14322 [12];
  assign \$auto$bmuxmap.cc:84:execute$14339 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14322 [15] : \$auto$bmuxmap.cc:84:execute$14322 [14];
  assign \$auto$bmuxmap.cc:84:execute$14348 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14339 [1] : \$auto$bmuxmap.cc:84:execute$14339 [0];
  assign \$auto$bmuxmap.cc:84:execute$14348 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14339 [3] : \$auto$bmuxmap.cc:84:execute$14339 [2];
  assign \$auto$bmuxmap.cc:84:execute$14348 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14339 [5] : \$auto$bmuxmap.cc:84:execute$14339 [4];
  assign \$auto$bmuxmap.cc:84:execute$14348 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14339 [7] : \$auto$bmuxmap.cc:84:execute$14339 [6];
  assign \$auto$bmuxmap.cc:84:execute$14353 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14348 [1] : \$auto$bmuxmap.cc:84:execute$14348 [0];
  assign \$auto$bmuxmap.cc:84:execute$14353 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14348 [3] : \$auto$bmuxmap.cc:84:execute$14348 [2];
  assign \$auto$bmuxmap.cc:84:execute$14356  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14353 [1] : \$auto$bmuxmap.cc:84:execute$14353 [0];
  assign \$auto$bmuxmap.cc:84:execute$14358 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14358 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n376$9760  : \$verific$n78$9649 ;
  assign \$auto$bmuxmap.cc:84:execute$14358 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14358 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14358 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14358 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14358 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14358 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14375 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14358 [1] : \$auto$bmuxmap.cc:84:execute$14358 [0];
  assign \$auto$bmuxmap.cc:84:execute$14375 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14358 [3] : \$auto$bmuxmap.cc:84:execute$14358 [2];
  assign \$auto$bmuxmap.cc:84:execute$14375 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14358 [5] : \$auto$bmuxmap.cc:84:execute$14358 [4];
  assign \$auto$bmuxmap.cc:84:execute$14375 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14358 [7] : \$auto$bmuxmap.cc:84:execute$14358 [6];
  assign \$auto$bmuxmap.cc:84:execute$14375 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14358 [9] : \$auto$bmuxmap.cc:84:execute$14358 [8];
  assign \$auto$bmuxmap.cc:84:execute$14375 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14358 [11] : \$auto$bmuxmap.cc:84:execute$14358 [10];
  assign \$auto$bmuxmap.cc:84:execute$14375 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14358 [13] : \$auto$bmuxmap.cc:84:execute$14358 [12];
  assign \$auto$bmuxmap.cc:84:execute$14375 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14358 [15] : \$auto$bmuxmap.cc:84:execute$14358 [14];
  assign \$auto$bmuxmap.cc:84:execute$14384 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14375 [1] : \$auto$bmuxmap.cc:84:execute$14375 [0];
  assign \$auto$bmuxmap.cc:84:execute$14384 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14375 [3] : \$auto$bmuxmap.cc:84:execute$14375 [2];
  assign \$auto$bmuxmap.cc:84:execute$14384 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14375 [5] : \$auto$bmuxmap.cc:84:execute$14375 [4];
  assign \$auto$bmuxmap.cc:84:execute$14384 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14375 [7] : \$auto$bmuxmap.cc:84:execute$14375 [6];
  assign \$auto$bmuxmap.cc:84:execute$14389 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14384 [1] : \$auto$bmuxmap.cc:84:execute$14384 [0];
  assign \$auto$bmuxmap.cc:84:execute$14389 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14384 [3] : \$auto$bmuxmap.cc:84:execute$14384 [2];
  assign \$auto$bmuxmap.cc:84:execute$14392  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14389 [1] : \$auto$bmuxmap.cc:84:execute$14389 [0];
  assign \$auto$bmuxmap.cc:84:execute$14394 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n397$9769  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) data_load_event_i : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : data_load_event_i;
  assign \$auto$bmuxmap.cc:84:execute$14394 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : data_load_event_i;
  assign \$auto$bmuxmap.cc:84:execute$14394 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14394 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14411 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14394 [1] : \$auto$bmuxmap.cc:84:execute$14394 [0];
  assign \$auto$bmuxmap.cc:84:execute$14411 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14394 [3] : \$auto$bmuxmap.cc:84:execute$14394 [2];
  assign \$auto$bmuxmap.cc:84:execute$14411 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14394 [5] : \$auto$bmuxmap.cc:84:execute$14394 [4];
  assign \$auto$bmuxmap.cc:84:execute$14411 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14394 [7] : \$auto$bmuxmap.cc:84:execute$14394 [6];
  assign \$auto$bmuxmap.cc:84:execute$14411 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14394 [9] : \$auto$bmuxmap.cc:84:execute$14394 [8];
  assign \$auto$bmuxmap.cc:84:execute$14411 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14394 [11] : \$auto$bmuxmap.cc:84:execute$14394 [10];
  assign \$auto$bmuxmap.cc:84:execute$14411 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14394 [13] : \$auto$bmuxmap.cc:84:execute$14394 [12];
  assign \$auto$bmuxmap.cc:84:execute$14411 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14394 [15] : \$auto$bmuxmap.cc:84:execute$14394 [14];
  assign \$auto$bmuxmap.cc:84:execute$14420 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14411 [1] : \$auto$bmuxmap.cc:84:execute$14411 [0];
  assign \$auto$bmuxmap.cc:84:execute$14420 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14411 [3] : \$auto$bmuxmap.cc:84:execute$14411 [2];
  assign \$auto$bmuxmap.cc:84:execute$14420 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14411 [5] : \$auto$bmuxmap.cc:84:execute$14411 [4];
  assign \$auto$bmuxmap.cc:84:execute$14420 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14411 [7] : \$auto$bmuxmap.cc:84:execute$14411 [6];
  assign \$auto$bmuxmap.cc:84:execute$14425 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14420 [1] : \$auto$bmuxmap.cc:84:execute$14420 [0];
  assign \$auto$bmuxmap.cc:84:execute$14425 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14420 [3] : \$auto$bmuxmap.cc:84:execute$14420 [2];
  assign \$auto$bmuxmap.cc:84:execute$14428  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14425 [1] : \$auto$bmuxmap.cc:84:execute$14425 [0];
  assign \$auto$bmuxmap.cc:84:execute$14430 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n377$9761  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : data_err_i;
  assign \$auto$bmuxmap.cc:84:execute$14430 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) data_err_i : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : data_err_i;
  assign \$auto$bmuxmap.cc:84:execute$14430 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14430 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14447 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14430 [1] : \$auto$bmuxmap.cc:84:execute$14430 [0];
  assign \$auto$bmuxmap.cc:84:execute$14447 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14430 [3] : \$auto$bmuxmap.cc:84:execute$14430 [2];
  assign \$auto$bmuxmap.cc:84:execute$14447 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14430 [5] : \$auto$bmuxmap.cc:84:execute$14430 [4];
  assign \$auto$bmuxmap.cc:84:execute$14447 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14430 [7] : \$auto$bmuxmap.cc:84:execute$14430 [6];
  assign \$auto$bmuxmap.cc:84:execute$14447 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14430 [9] : \$auto$bmuxmap.cc:84:execute$14430 [8];
  assign \$auto$bmuxmap.cc:84:execute$14447 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14430 [11] : \$auto$bmuxmap.cc:84:execute$14430 [10];
  assign \$auto$bmuxmap.cc:84:execute$14447 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14430 [13] : \$auto$bmuxmap.cc:84:execute$14430 [12];
  assign \$auto$bmuxmap.cc:84:execute$14447 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14430 [15] : \$auto$bmuxmap.cc:84:execute$14430 [14];
  assign \$auto$bmuxmap.cc:84:execute$14456 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14447 [1] : \$auto$bmuxmap.cc:84:execute$14447 [0];
  assign \$auto$bmuxmap.cc:84:execute$14456 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14447 [3] : \$auto$bmuxmap.cc:84:execute$14447 [2];
  assign \$auto$bmuxmap.cc:84:execute$14456 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14447 [5] : \$auto$bmuxmap.cc:84:execute$14447 [4];
  assign \$auto$bmuxmap.cc:84:execute$14456 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14447 [7] : \$auto$bmuxmap.cc:84:execute$14447 [6];
  assign \$auto$bmuxmap.cc:84:execute$14461 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14456 [1] : \$auto$bmuxmap.cc:84:execute$14456 [0];
  assign \$auto$bmuxmap.cc:84:execute$14461 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14456 [3] : \$auto$bmuxmap.cc:84:execute$14456 [2];
  assign \$auto$bmuxmap.cc:84:execute$14464  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14461 [1] : \$auto$bmuxmap.cc:84:execute$14461 [0];
  assign \$auto$bmuxmap.cc:84:execute$14466 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n378$9762  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14466 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : data_err_i;
  assign \$auto$bmuxmap.cc:84:execute$14466 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) data_err_i : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : \$verific$n706$9836 ;
  assign \$auto$bmuxmap.cc:84:execute$14466 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : data_err_i;
  assign \$auto$bmuxmap.cc:84:execute$14466 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14466 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14483 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14466 [1] : \$auto$bmuxmap.cc:84:execute$14466 [0];
  assign \$auto$bmuxmap.cc:84:execute$14483 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14466 [3] : \$auto$bmuxmap.cc:84:execute$14466 [2];
  assign \$auto$bmuxmap.cc:84:execute$14483 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14466 [5] : \$auto$bmuxmap.cc:84:execute$14466 [4];
  assign \$auto$bmuxmap.cc:84:execute$14483 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14466 [7] : \$auto$bmuxmap.cc:84:execute$14466 [6];
  assign \$auto$bmuxmap.cc:84:execute$14483 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14466 [9] : \$auto$bmuxmap.cc:84:execute$14466 [8];
  assign \$auto$bmuxmap.cc:84:execute$14483 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14466 [11] : \$auto$bmuxmap.cc:84:execute$14466 [10];
  assign \$auto$bmuxmap.cc:84:execute$14483 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14466 [13] : \$auto$bmuxmap.cc:84:execute$14466 [12];
  assign \$auto$bmuxmap.cc:84:execute$14483 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14466 [15] : \$auto$bmuxmap.cc:84:execute$14466 [14];
  assign \$auto$bmuxmap.cc:84:execute$14492 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14483 [1] : \$auto$bmuxmap.cc:84:execute$14483 [0];
  assign \$auto$bmuxmap.cc:84:execute$14492 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14483 [3] : \$auto$bmuxmap.cc:84:execute$14483 [2];
  assign \$auto$bmuxmap.cc:84:execute$14492 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14483 [5] : \$auto$bmuxmap.cc:84:execute$14483 [4];
  assign \$auto$bmuxmap.cc:84:execute$14492 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14483 [7] : \$auto$bmuxmap.cc:84:execute$14483 [6];
  assign \$auto$bmuxmap.cc:84:execute$14497 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14492 [1] : \$auto$bmuxmap.cc:84:execute$14492 [0];
  assign \$auto$bmuxmap.cc:84:execute$14497 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14492 [3] : \$auto$bmuxmap.cc:84:execute$14492 [2];
  assign \$auto$bmuxmap.cc:84:execute$14500  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14497 [1] : \$auto$bmuxmap.cc:84:execute$14497 [0];
  assign \$auto$bmuxmap.cc:84:execute$14502 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n377$9761  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : data_err_i;
  assign \$auto$bmuxmap.cc:84:execute$14502 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) data_err_i : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : data_err_i;
  assign \$auto$bmuxmap.cc:84:execute$14502 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14502 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14519 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14502 [1] : \$auto$bmuxmap.cc:84:execute$14502 [0];
  assign \$auto$bmuxmap.cc:84:execute$14519 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14502 [3] : \$auto$bmuxmap.cc:84:execute$14502 [2];
  assign \$auto$bmuxmap.cc:84:execute$14519 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14502 [5] : \$auto$bmuxmap.cc:84:execute$14502 [4];
  assign \$auto$bmuxmap.cc:84:execute$14519 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14502 [7] : \$auto$bmuxmap.cc:84:execute$14502 [6];
  assign \$auto$bmuxmap.cc:84:execute$14519 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14502 [9] : \$auto$bmuxmap.cc:84:execute$14502 [8];
  assign \$auto$bmuxmap.cc:84:execute$14519 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14502 [11] : \$auto$bmuxmap.cc:84:execute$14502 [10];
  assign \$auto$bmuxmap.cc:84:execute$14519 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14502 [13] : \$auto$bmuxmap.cc:84:execute$14502 [12];
  assign \$auto$bmuxmap.cc:84:execute$14519 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14502 [15] : \$auto$bmuxmap.cc:84:execute$14502 [14];
  assign \$auto$bmuxmap.cc:84:execute$14528 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14519 [1] : \$auto$bmuxmap.cc:84:execute$14519 [0];
  assign \$auto$bmuxmap.cc:84:execute$14528 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14519 [3] : \$auto$bmuxmap.cc:84:execute$14519 [2];
  assign \$auto$bmuxmap.cc:84:execute$14528 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14519 [5] : \$auto$bmuxmap.cc:84:execute$14519 [4];
  assign \$auto$bmuxmap.cc:84:execute$14528 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14519 [7] : \$auto$bmuxmap.cc:84:execute$14519 [6];
  assign \$auto$bmuxmap.cc:84:execute$14533 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14528 [1] : \$auto$bmuxmap.cc:84:execute$14528 [0];
  assign \$auto$bmuxmap.cc:84:execute$14533 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14528 [3] : \$auto$bmuxmap.cc:84:execute$14528 [2];
  assign \$auto$bmuxmap.cc:84:execute$14536  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14533 [1] : \$auto$bmuxmap.cc:84:execute$14533 [0];
  assign \$auto$bmuxmap.cc:84:execute$14538 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : \$verific$n706$9836 ;
  assign \$auto$bmuxmap.cc:84:execute$14538 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14538 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14555 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14538 [1] : \$auto$bmuxmap.cc:84:execute$14538 [0];
  assign \$auto$bmuxmap.cc:84:execute$14555 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14538 [3] : \$auto$bmuxmap.cc:84:execute$14538 [2];
  assign \$auto$bmuxmap.cc:84:execute$14555 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14538 [5] : \$auto$bmuxmap.cc:84:execute$14538 [4];
  assign \$auto$bmuxmap.cc:84:execute$14555 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14538 [7] : \$auto$bmuxmap.cc:84:execute$14538 [6];
  assign \$auto$bmuxmap.cc:84:execute$14555 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14538 [9] : \$auto$bmuxmap.cc:84:execute$14538 [8];
  assign \$auto$bmuxmap.cc:84:execute$14555 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14538 [11] : \$auto$bmuxmap.cc:84:execute$14538 [10];
  assign \$auto$bmuxmap.cc:84:execute$14555 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14538 [13] : \$auto$bmuxmap.cc:84:execute$14538 [12];
  assign \$auto$bmuxmap.cc:84:execute$14555 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14538 [15] : \$auto$bmuxmap.cc:84:execute$14538 [14];
  assign \$auto$bmuxmap.cc:84:execute$14564 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14555 [1] : \$auto$bmuxmap.cc:84:execute$14555 [0];
  assign \$auto$bmuxmap.cc:84:execute$14564 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14555 [3] : \$auto$bmuxmap.cc:84:execute$14555 [2];
  assign \$auto$bmuxmap.cc:84:execute$14564 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14555 [5] : \$auto$bmuxmap.cc:84:execute$14555 [4];
  assign \$auto$bmuxmap.cc:84:execute$14564 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14555 [7] : \$auto$bmuxmap.cc:84:execute$14555 [6];
  assign \$auto$bmuxmap.cc:84:execute$14569 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14564 [1] : \$auto$bmuxmap.cc:84:execute$14564 [0];
  assign \$auto$bmuxmap.cc:84:execute$14569 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14564 [3] : \$auto$bmuxmap.cc:84:execute$14564 [2];
  assign \$auto$bmuxmap.cc:84:execute$14572  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14569 [1] : \$auto$bmuxmap.cc:84:execute$14569 [0];
  assign \$auto$bmuxmap.cc:84:execute$14574 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n391$9763  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14574 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14591 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14574 [1] : \$auto$bmuxmap.cc:84:execute$14574 [0];
  assign \$auto$bmuxmap.cc:84:execute$14591 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14574 [3] : \$auto$bmuxmap.cc:84:execute$14574 [2];
  assign \$auto$bmuxmap.cc:84:execute$14591 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14574 [5] : \$auto$bmuxmap.cc:84:execute$14574 [4];
  assign \$auto$bmuxmap.cc:84:execute$14591 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14574 [7] : \$auto$bmuxmap.cc:84:execute$14574 [6];
  assign \$auto$bmuxmap.cc:84:execute$14591 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14574 [9] : \$auto$bmuxmap.cc:84:execute$14574 [8];
  assign \$auto$bmuxmap.cc:84:execute$14591 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14574 [11] : \$auto$bmuxmap.cc:84:execute$14574 [10];
  assign \$auto$bmuxmap.cc:84:execute$14591 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14574 [13] : \$auto$bmuxmap.cc:84:execute$14574 [12];
  assign \$auto$bmuxmap.cc:84:execute$14591 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14574 [15] : \$auto$bmuxmap.cc:84:execute$14574 [14];
  assign \$auto$bmuxmap.cc:84:execute$14600 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14591 [1] : \$auto$bmuxmap.cc:84:execute$14591 [0];
  assign \$auto$bmuxmap.cc:84:execute$14600 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14591 [3] : \$auto$bmuxmap.cc:84:execute$14591 [2];
  assign \$auto$bmuxmap.cc:84:execute$14600 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14591 [5] : \$auto$bmuxmap.cc:84:execute$14591 [4];
  assign \$auto$bmuxmap.cc:84:execute$14600 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14591 [7] : \$auto$bmuxmap.cc:84:execute$14591 [6];
  assign \$auto$bmuxmap.cc:84:execute$14605 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14600 [1] : \$auto$bmuxmap.cc:84:execute$14600 [0];
  assign \$auto$bmuxmap.cc:84:execute$14605 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14600 [3] : \$auto$bmuxmap.cc:84:execute$14600 [2];
  assign \$auto$bmuxmap.cc:84:execute$14608  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14605 [1] : \$auto$bmuxmap.cc:84:execute$14605 [0];
  assign \$auto$bmuxmap.cc:84:execute$14610 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n689$9833  : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14610 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14610 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) debug_mode_q : debug_mode_q;
  assign \$auto$bmuxmap.cc:84:execute$14627 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14610 [1] : \$auto$bmuxmap.cc:84:execute$14610 [0];
  assign \$auto$bmuxmap.cc:84:execute$14627 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14610 [3] : \$auto$bmuxmap.cc:84:execute$14610 [2];
  assign \$auto$bmuxmap.cc:84:execute$14627 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14610 [5] : \$auto$bmuxmap.cc:84:execute$14610 [4];
  assign \$auto$bmuxmap.cc:84:execute$14627 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14610 [7] : \$auto$bmuxmap.cc:84:execute$14610 [6];
  assign \$auto$bmuxmap.cc:84:execute$14627 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14610 [9] : \$auto$bmuxmap.cc:84:execute$14610 [8];
  assign \$auto$bmuxmap.cc:84:execute$14627 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14610 [11] : \$auto$bmuxmap.cc:84:execute$14610 [10];
  assign \$auto$bmuxmap.cc:84:execute$14627 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14610 [13] : \$auto$bmuxmap.cc:84:execute$14610 [12];
  assign \$auto$bmuxmap.cc:84:execute$14627 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14610 [15] : \$auto$bmuxmap.cc:84:execute$14610 [14];
  assign \$auto$bmuxmap.cc:84:execute$14636 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14627 [1] : \$auto$bmuxmap.cc:84:execute$14627 [0];
  assign \$auto$bmuxmap.cc:84:execute$14636 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14627 [3] : \$auto$bmuxmap.cc:84:execute$14627 [2];
  assign \$auto$bmuxmap.cc:84:execute$14636 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14627 [5] : \$auto$bmuxmap.cc:84:execute$14627 [4];
  assign \$auto$bmuxmap.cc:84:execute$14636 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14627 [7] : \$auto$bmuxmap.cc:84:execute$14627 [6];
  assign \$auto$bmuxmap.cc:84:execute$14641 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14636 [1] : \$auto$bmuxmap.cc:84:execute$14636 [0];
  assign \$auto$bmuxmap.cc:84:execute$14641 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14636 [3] : \$auto$bmuxmap.cc:84:execute$14636 [2];
  assign \$auto$bmuxmap.cc:84:execute$14644  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14641 [1] : \$auto$bmuxmap.cc:84:execute$14641 [0];
  assign \$auto$bmuxmap.cc:84:execute$14646 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n394$9766  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$14646 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : \$verific$n706$9836 ;
  assign \$auto$bmuxmap.cc:84:execute$14646 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14646 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14663 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14646 [1] : \$auto$bmuxmap.cc:84:execute$14646 [0];
  assign \$auto$bmuxmap.cc:84:execute$14663 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14646 [3] : \$auto$bmuxmap.cc:84:execute$14646 [2];
  assign \$auto$bmuxmap.cc:84:execute$14663 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14646 [5] : \$auto$bmuxmap.cc:84:execute$14646 [4];
  assign \$auto$bmuxmap.cc:84:execute$14663 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14646 [7] : \$auto$bmuxmap.cc:84:execute$14646 [6];
  assign \$auto$bmuxmap.cc:84:execute$14663 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14646 [9] : \$auto$bmuxmap.cc:84:execute$14646 [8];
  assign \$auto$bmuxmap.cc:84:execute$14663 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14646 [11] : \$auto$bmuxmap.cc:84:execute$14646 [10];
  assign \$auto$bmuxmap.cc:84:execute$14663 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14646 [13] : \$auto$bmuxmap.cc:84:execute$14646 [12];
  assign \$auto$bmuxmap.cc:84:execute$14663 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14646 [15] : \$auto$bmuxmap.cc:84:execute$14646 [14];
  assign \$auto$bmuxmap.cc:84:execute$14672 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14663 [1] : \$auto$bmuxmap.cc:84:execute$14663 [0];
  assign \$auto$bmuxmap.cc:84:execute$14672 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14663 [3] : \$auto$bmuxmap.cc:84:execute$14663 [2];
  assign \$auto$bmuxmap.cc:84:execute$14672 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14663 [5] : \$auto$bmuxmap.cc:84:execute$14663 [4];
  assign \$auto$bmuxmap.cc:84:execute$14672 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14663 [7] : \$auto$bmuxmap.cc:84:execute$14663 [6];
  assign \$auto$bmuxmap.cc:84:execute$14677 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14672 [1] : \$auto$bmuxmap.cc:84:execute$14672 [0];
  assign \$auto$bmuxmap.cc:84:execute$14677 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14672 [3] : \$auto$bmuxmap.cc:84:execute$14672 [2];
  assign \$auto$bmuxmap.cc:84:execute$14680  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14677 [1] : \$auto$bmuxmap.cc:84:execute$14677 [0];
  assign \$auto$bmuxmap.cc:84:execute$14682 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n395$9767  : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n422$9770  : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : \$verific$n665$9822 ;
  assign \$auto$bmuxmap.cc:84:execute$14682 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14682 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) illegal_insn_q : illegal_insn_q;
  assign \$auto$bmuxmap.cc:84:execute$14699 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14682 [1] : \$auto$bmuxmap.cc:84:execute$14682 [0];
  assign \$auto$bmuxmap.cc:84:execute$14699 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14682 [3] : \$auto$bmuxmap.cc:84:execute$14682 [2];
  assign \$auto$bmuxmap.cc:84:execute$14699 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14682 [5] : \$auto$bmuxmap.cc:84:execute$14682 [4];
  assign \$auto$bmuxmap.cc:84:execute$14699 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14682 [7] : \$auto$bmuxmap.cc:84:execute$14682 [6];
  assign \$auto$bmuxmap.cc:84:execute$14699 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14682 [9] : \$auto$bmuxmap.cc:84:execute$14682 [8];
  assign \$auto$bmuxmap.cc:84:execute$14699 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14682 [11] : \$auto$bmuxmap.cc:84:execute$14682 [10];
  assign \$auto$bmuxmap.cc:84:execute$14699 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14682 [13] : \$auto$bmuxmap.cc:84:execute$14682 [12];
  assign \$auto$bmuxmap.cc:84:execute$14699 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14682 [15] : \$auto$bmuxmap.cc:84:execute$14682 [14];
  assign \$auto$bmuxmap.cc:84:execute$14708 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14699 [1] : \$auto$bmuxmap.cc:84:execute$14699 [0];
  assign \$auto$bmuxmap.cc:84:execute$14708 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14699 [3] : \$auto$bmuxmap.cc:84:execute$14699 [2];
  assign \$auto$bmuxmap.cc:84:execute$14708 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14699 [5] : \$auto$bmuxmap.cc:84:execute$14699 [4];
  assign \$auto$bmuxmap.cc:84:execute$14708 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14699 [7] : \$auto$bmuxmap.cc:84:execute$14699 [6];
  assign \$auto$bmuxmap.cc:84:execute$14713 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14708 [1] : \$auto$bmuxmap.cc:84:execute$14708 [0];
  assign \$auto$bmuxmap.cc:84:execute$14713 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14708 [3] : \$auto$bmuxmap.cc:84:execute$14708 [2];
  assign \$auto$bmuxmap.cc:84:execute$14716  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14713 [1] : \$auto$bmuxmap.cc:84:execute$14713 [0];
  assign \$auto$bmuxmap.cc:84:execute$14718 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : \$verific$n671$9823 ;
  assign \$auto$bmuxmap.cc:84:execute$14718 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14718 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14735 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14718 [1] : \$auto$bmuxmap.cc:84:execute$14718 [0];
  assign \$auto$bmuxmap.cc:84:execute$14735 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14718 [3] : \$auto$bmuxmap.cc:84:execute$14718 [2];
  assign \$auto$bmuxmap.cc:84:execute$14735 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14718 [5] : \$auto$bmuxmap.cc:84:execute$14718 [4];
  assign \$auto$bmuxmap.cc:84:execute$14735 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14718 [7] : \$auto$bmuxmap.cc:84:execute$14718 [6];
  assign \$auto$bmuxmap.cc:84:execute$14735 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14718 [9] : \$auto$bmuxmap.cc:84:execute$14718 [8];
  assign \$auto$bmuxmap.cc:84:execute$14735 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14718 [11] : \$auto$bmuxmap.cc:84:execute$14718 [10];
  assign \$auto$bmuxmap.cc:84:execute$14735 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14718 [13] : \$auto$bmuxmap.cc:84:execute$14718 [12];
  assign \$auto$bmuxmap.cc:84:execute$14735 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14718 [15] : \$auto$bmuxmap.cc:84:execute$14718 [14];
  assign \$auto$bmuxmap.cc:84:execute$14744 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14735 [1] : \$auto$bmuxmap.cc:84:execute$14735 [0];
  assign \$auto$bmuxmap.cc:84:execute$14744 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14735 [3] : \$auto$bmuxmap.cc:84:execute$14735 [2];
  assign \$auto$bmuxmap.cc:84:execute$14744 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14735 [5] : \$auto$bmuxmap.cc:84:execute$14735 [4];
  assign \$auto$bmuxmap.cc:84:execute$14744 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14735 [7] : \$auto$bmuxmap.cc:84:execute$14735 [6];
  assign \$auto$bmuxmap.cc:84:execute$14749 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14744 [1] : \$auto$bmuxmap.cc:84:execute$14744 [0];
  assign \$auto$bmuxmap.cc:84:execute$14749 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14744 [3] : \$auto$bmuxmap.cc:84:execute$14744 [2];
  assign \$auto$bmuxmap.cc:84:execute$14752  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14749 [1] : \$auto$bmuxmap.cc:84:execute$14749 [0];
  assign \$auto$bmuxmap.cc:84:execute$14754 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : \$verific$n672$9824 ;
  assign \$auto$bmuxmap.cc:84:execute$14754 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14754 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14771 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14754 [1] : \$auto$bmuxmap.cc:84:execute$14754 [0];
  assign \$auto$bmuxmap.cc:84:execute$14771 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14754 [3] : \$auto$bmuxmap.cc:84:execute$14754 [2];
  assign \$auto$bmuxmap.cc:84:execute$14771 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14754 [5] : \$auto$bmuxmap.cc:84:execute$14754 [4];
  assign \$auto$bmuxmap.cc:84:execute$14771 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14754 [7] : \$auto$bmuxmap.cc:84:execute$14754 [6];
  assign \$auto$bmuxmap.cc:84:execute$14771 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14754 [9] : \$auto$bmuxmap.cc:84:execute$14754 [8];
  assign \$auto$bmuxmap.cc:84:execute$14771 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14754 [11] : \$auto$bmuxmap.cc:84:execute$14754 [10];
  assign \$auto$bmuxmap.cc:84:execute$14771 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14754 [13] : \$auto$bmuxmap.cc:84:execute$14754 [12];
  assign \$auto$bmuxmap.cc:84:execute$14771 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14754 [15] : \$auto$bmuxmap.cc:84:execute$14754 [14];
  assign \$auto$bmuxmap.cc:84:execute$14780 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14771 [1] : \$auto$bmuxmap.cc:84:execute$14771 [0];
  assign \$auto$bmuxmap.cc:84:execute$14780 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14771 [3] : \$auto$bmuxmap.cc:84:execute$14771 [2];
  assign \$auto$bmuxmap.cc:84:execute$14780 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14771 [5] : \$auto$bmuxmap.cc:84:execute$14771 [4];
  assign \$auto$bmuxmap.cc:84:execute$14780 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14771 [7] : \$auto$bmuxmap.cc:84:execute$14771 [6];
  assign \$auto$bmuxmap.cc:84:execute$14785 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14780 [1] : \$auto$bmuxmap.cc:84:execute$14780 [0];
  assign \$auto$bmuxmap.cc:84:execute$14785 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14780 [3] : \$auto$bmuxmap.cc:84:execute$14780 [2];
  assign \$auto$bmuxmap.cc:84:execute$14788  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14785 [1] : \$auto$bmuxmap.cc:84:execute$14785 [0];
  assign \$auto$bmuxmap.cc:84:execute$14790 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : \$verific$n673$9825 ;
  assign \$auto$bmuxmap.cc:84:execute$14790 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14790 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14807 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14790 [1] : \$auto$bmuxmap.cc:84:execute$14790 [0];
  assign \$auto$bmuxmap.cc:84:execute$14807 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14790 [3] : \$auto$bmuxmap.cc:84:execute$14790 [2];
  assign \$auto$bmuxmap.cc:84:execute$14807 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14790 [5] : \$auto$bmuxmap.cc:84:execute$14790 [4];
  assign \$auto$bmuxmap.cc:84:execute$14807 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14790 [7] : \$auto$bmuxmap.cc:84:execute$14790 [6];
  assign \$auto$bmuxmap.cc:84:execute$14807 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14790 [9] : \$auto$bmuxmap.cc:84:execute$14790 [8];
  assign \$auto$bmuxmap.cc:84:execute$14807 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14790 [11] : \$auto$bmuxmap.cc:84:execute$14790 [10];
  assign \$auto$bmuxmap.cc:84:execute$14807 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14790 [13] : \$auto$bmuxmap.cc:84:execute$14790 [12];
  assign \$auto$bmuxmap.cc:84:execute$14807 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14790 [15] : \$auto$bmuxmap.cc:84:execute$14790 [14];
  assign \$auto$bmuxmap.cc:84:execute$14816 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14807 [1] : \$auto$bmuxmap.cc:84:execute$14807 [0];
  assign \$auto$bmuxmap.cc:84:execute$14816 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14807 [3] : \$auto$bmuxmap.cc:84:execute$14807 [2];
  assign \$auto$bmuxmap.cc:84:execute$14816 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14807 [5] : \$auto$bmuxmap.cc:84:execute$14807 [4];
  assign \$auto$bmuxmap.cc:84:execute$14816 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14807 [7] : \$auto$bmuxmap.cc:84:execute$14807 [6];
  assign \$auto$bmuxmap.cc:84:execute$14821 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14816 [1] : \$auto$bmuxmap.cc:84:execute$14816 [0];
  assign \$auto$bmuxmap.cc:84:execute$14821 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14816 [3] : \$auto$bmuxmap.cc:84:execute$14816 [2];
  assign \$auto$bmuxmap.cc:84:execute$14824  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14821 [1] : \$auto$bmuxmap.cc:84:execute$14821 [0];
  assign \$auto$bmuxmap.cc:84:execute$14826 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n393$9765  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n429$9913 [0] : \$verific$n446$9771 ;
  assign \$auto$bmuxmap.cc:84:execute$14826 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14826 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14843 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14826 [1] : \$auto$bmuxmap.cc:84:execute$14826 [0];
  assign \$auto$bmuxmap.cc:84:execute$14843 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14826 [3] : \$auto$bmuxmap.cc:84:execute$14826 [2];
  assign \$auto$bmuxmap.cc:84:execute$14843 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14826 [5] : \$auto$bmuxmap.cc:84:execute$14826 [4];
  assign \$auto$bmuxmap.cc:84:execute$14843 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14826 [7] : \$auto$bmuxmap.cc:84:execute$14826 [6];
  assign \$auto$bmuxmap.cc:84:execute$14843 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14826 [9] : \$auto$bmuxmap.cc:84:execute$14826 [8];
  assign \$auto$bmuxmap.cc:84:execute$14843 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14826 [11] : \$auto$bmuxmap.cc:84:execute$14826 [10];
  assign \$auto$bmuxmap.cc:84:execute$14843 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14826 [13] : \$auto$bmuxmap.cc:84:execute$14826 [12];
  assign \$auto$bmuxmap.cc:84:execute$14843 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14826 [15] : \$auto$bmuxmap.cc:84:execute$14826 [14];
  assign \$auto$bmuxmap.cc:84:execute$14852 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14843 [1] : \$auto$bmuxmap.cc:84:execute$14843 [0];
  assign \$auto$bmuxmap.cc:84:execute$14852 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14843 [3] : \$auto$bmuxmap.cc:84:execute$14843 [2];
  assign \$auto$bmuxmap.cc:84:execute$14852 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14843 [5] : \$auto$bmuxmap.cc:84:execute$14843 [4];
  assign \$auto$bmuxmap.cc:84:execute$14852 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14843 [7] : \$auto$bmuxmap.cc:84:execute$14843 [6];
  assign \$auto$bmuxmap.cc:84:execute$14857 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14852 [1] : \$auto$bmuxmap.cc:84:execute$14852 [0];
  assign \$auto$bmuxmap.cc:84:execute$14857 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14852 [3] : \$auto$bmuxmap.cc:84:execute$14852 [2];
  assign \$auto$bmuxmap.cc:84:execute$14860  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14857 [1] : \$auto$bmuxmap.cc:84:execute$14857 [0];
  assign \$auto$bmuxmap.cc:84:execute$14862 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : \$verific$n446$9771 ;
  assign \$auto$bmuxmap.cc:84:execute$14862 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14862 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14879 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14862 [1] : \$auto$bmuxmap.cc:84:execute$14862 [0];
  assign \$auto$bmuxmap.cc:84:execute$14879 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14862 [3] : \$auto$bmuxmap.cc:84:execute$14862 [2];
  assign \$auto$bmuxmap.cc:84:execute$14879 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14862 [5] : \$auto$bmuxmap.cc:84:execute$14862 [4];
  assign \$auto$bmuxmap.cc:84:execute$14879 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14862 [7] : \$auto$bmuxmap.cc:84:execute$14862 [6];
  assign \$auto$bmuxmap.cc:84:execute$14879 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14862 [9] : \$auto$bmuxmap.cc:84:execute$14862 [8];
  assign \$auto$bmuxmap.cc:84:execute$14879 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14862 [11] : \$auto$bmuxmap.cc:84:execute$14862 [10];
  assign \$auto$bmuxmap.cc:84:execute$14879 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14862 [13] : \$auto$bmuxmap.cc:84:execute$14862 [12];
  assign \$auto$bmuxmap.cc:84:execute$14879 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14862 [15] : \$auto$bmuxmap.cc:84:execute$14862 [14];
  assign \$auto$bmuxmap.cc:84:execute$14888 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14879 [1] : \$auto$bmuxmap.cc:84:execute$14879 [0];
  assign \$auto$bmuxmap.cc:84:execute$14888 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14879 [3] : \$auto$bmuxmap.cc:84:execute$14879 [2];
  assign \$auto$bmuxmap.cc:84:execute$14888 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14879 [5] : \$auto$bmuxmap.cc:84:execute$14879 [4];
  assign \$auto$bmuxmap.cc:84:execute$14888 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14879 [7] : \$auto$bmuxmap.cc:84:execute$14879 [6];
  assign \$auto$bmuxmap.cc:84:execute$14893 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14888 [1] : \$auto$bmuxmap.cc:84:execute$14888 [0];
  assign \$auto$bmuxmap.cc:84:execute$14893 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14888 [3] : \$auto$bmuxmap.cc:84:execute$14888 [2];
  assign \$auto$bmuxmap.cc:84:execute$14896  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14893 [1] : \$auto$bmuxmap.cc:84:execute$14893 [0];
  assign \$auto$bmuxmap.cc:84:execute$14898 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) irq_sec_ctrl_i : irq_sec_ctrl_i;
  assign \$auto$bmuxmap.cc:84:execute$14898 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14898 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14915 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14898 [1] : \$auto$bmuxmap.cc:84:execute$14898 [0];
  assign \$auto$bmuxmap.cc:84:execute$14915 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14898 [3] : \$auto$bmuxmap.cc:84:execute$14898 [2];
  assign \$auto$bmuxmap.cc:84:execute$14915 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14898 [5] : \$auto$bmuxmap.cc:84:execute$14898 [4];
  assign \$auto$bmuxmap.cc:84:execute$14915 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14898 [7] : \$auto$bmuxmap.cc:84:execute$14898 [6];
  assign \$auto$bmuxmap.cc:84:execute$14915 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14898 [9] : \$auto$bmuxmap.cc:84:execute$14898 [8];
  assign \$auto$bmuxmap.cc:84:execute$14915 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14898 [11] : \$auto$bmuxmap.cc:84:execute$14898 [10];
  assign \$auto$bmuxmap.cc:84:execute$14915 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14898 [13] : \$auto$bmuxmap.cc:84:execute$14898 [12];
  assign \$auto$bmuxmap.cc:84:execute$14915 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14898 [15] : \$auto$bmuxmap.cc:84:execute$14898 [14];
  assign \$auto$bmuxmap.cc:84:execute$14924 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14915 [1] : \$auto$bmuxmap.cc:84:execute$14915 [0];
  assign \$auto$bmuxmap.cc:84:execute$14924 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14915 [3] : \$auto$bmuxmap.cc:84:execute$14915 [2];
  assign \$auto$bmuxmap.cc:84:execute$14924 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14915 [5] : \$auto$bmuxmap.cc:84:execute$14915 [4];
  assign \$auto$bmuxmap.cc:84:execute$14924 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14915 [7] : \$auto$bmuxmap.cc:84:execute$14915 [6];
  assign \$auto$bmuxmap.cc:84:execute$14929 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14924 [1] : \$auto$bmuxmap.cc:84:execute$14924 [0];
  assign \$auto$bmuxmap.cc:84:execute$14929 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14924 [3] : \$auto$bmuxmap.cc:84:execute$14924 [2];
  assign \$auto$bmuxmap.cc:84:execute$14932  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14929 [1] : \$auto$bmuxmap.cc:84:execute$14929 [0];
  assign \$auto$bmuxmap.cc:84:execute$14934 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) irq_id_ctrl_i[5] : irq_id_ctrl_i[5];
  assign \$auto$bmuxmap.cc:84:execute$14934 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14934 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14951 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14934 [1] : \$auto$bmuxmap.cc:84:execute$14934 [0];
  assign \$auto$bmuxmap.cc:84:execute$14951 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14934 [3] : \$auto$bmuxmap.cc:84:execute$14934 [2];
  assign \$auto$bmuxmap.cc:84:execute$14951 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14934 [5] : \$auto$bmuxmap.cc:84:execute$14934 [4];
  assign \$auto$bmuxmap.cc:84:execute$14951 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14934 [7] : \$auto$bmuxmap.cc:84:execute$14934 [6];
  assign \$auto$bmuxmap.cc:84:execute$14951 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14934 [9] : \$auto$bmuxmap.cc:84:execute$14934 [8];
  assign \$auto$bmuxmap.cc:84:execute$14951 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14934 [11] : \$auto$bmuxmap.cc:84:execute$14934 [10];
  assign \$auto$bmuxmap.cc:84:execute$14951 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14934 [13] : \$auto$bmuxmap.cc:84:execute$14934 [12];
  assign \$auto$bmuxmap.cc:84:execute$14951 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14934 [15] : \$auto$bmuxmap.cc:84:execute$14934 [14];
  assign \$auto$bmuxmap.cc:84:execute$14960 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14951 [1] : \$auto$bmuxmap.cc:84:execute$14951 [0];
  assign \$auto$bmuxmap.cc:84:execute$14960 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14951 [3] : \$auto$bmuxmap.cc:84:execute$14951 [2];
  assign \$auto$bmuxmap.cc:84:execute$14960 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14951 [5] : \$auto$bmuxmap.cc:84:execute$14951 [4];
  assign \$auto$bmuxmap.cc:84:execute$14960 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14951 [7] : \$auto$bmuxmap.cc:84:execute$14951 [6];
  assign \$auto$bmuxmap.cc:84:execute$14965 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14960 [1] : \$auto$bmuxmap.cc:84:execute$14960 [0];
  assign \$auto$bmuxmap.cc:84:execute$14965 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14960 [3] : \$auto$bmuxmap.cc:84:execute$14960 [2];
  assign \$auto$bmuxmap.cc:84:execute$14968  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14965 [1] : \$auto$bmuxmap.cc:84:execute$14965 [0];
  assign \$auto$bmuxmap.cc:84:execute$14970 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14970 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14970 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14970 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14970 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14970 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14970 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14970 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14979 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14970 [1] : \$auto$bmuxmap.cc:84:execute$14970 [0];
  assign \$auto$bmuxmap.cc:84:execute$14979 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14970 [3] : \$auto$bmuxmap.cc:84:execute$14970 [2];
  assign \$auto$bmuxmap.cc:84:execute$14979 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14970 [5] : \$auto$bmuxmap.cc:84:execute$14970 [4];
  assign \$auto$bmuxmap.cc:84:execute$14979 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14970 [7] : \$auto$bmuxmap.cc:84:execute$14970 [6];
  assign \$auto$bmuxmap.cc:84:execute$14984 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14979 [1] : \$auto$bmuxmap.cc:84:execute$14979 [0];
  assign \$auto$bmuxmap.cc:84:execute$14984 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14979 [3] : \$auto$bmuxmap.cc:84:execute$14979 [2];
  assign \$auto$bmuxmap.cc:84:execute$14987  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14984 [1] : \$auto$bmuxmap.cc:84:execute$14984 [0];
  assign \$auto$bmuxmap.cc:84:execute$14989 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n392$9764  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$14989 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15006 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14989 [1] : \$auto$bmuxmap.cc:84:execute$14989 [0];
  assign \$auto$bmuxmap.cc:84:execute$15006 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14989 [3] : \$auto$bmuxmap.cc:84:execute$14989 [2];
  assign \$auto$bmuxmap.cc:84:execute$15006 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14989 [5] : \$auto$bmuxmap.cc:84:execute$14989 [4];
  assign \$auto$bmuxmap.cc:84:execute$15006 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14989 [7] : \$auto$bmuxmap.cc:84:execute$14989 [6];
  assign \$auto$bmuxmap.cc:84:execute$15006 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14989 [9] : \$auto$bmuxmap.cc:84:execute$14989 [8];
  assign \$auto$bmuxmap.cc:84:execute$15006 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14989 [11] : \$auto$bmuxmap.cc:84:execute$14989 [10];
  assign \$auto$bmuxmap.cc:84:execute$15006 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14989 [13] : \$auto$bmuxmap.cc:84:execute$14989 [12];
  assign \$auto$bmuxmap.cc:84:execute$15006 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$14989 [15] : \$auto$bmuxmap.cc:84:execute$14989 [14];
  assign \$auto$bmuxmap.cc:84:execute$15015 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15006 [1] : \$auto$bmuxmap.cc:84:execute$15006 [0];
  assign \$auto$bmuxmap.cc:84:execute$15015 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15006 [3] : \$auto$bmuxmap.cc:84:execute$15006 [2];
  assign \$auto$bmuxmap.cc:84:execute$15015 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15006 [5] : \$auto$bmuxmap.cc:84:execute$15006 [4];
  assign \$auto$bmuxmap.cc:84:execute$15015 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15006 [7] : \$auto$bmuxmap.cc:84:execute$15006 [6];
  assign \$auto$bmuxmap.cc:84:execute$15020 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15015 [1] : \$auto$bmuxmap.cc:84:execute$15015 [0];
  assign \$auto$bmuxmap.cc:84:execute$15020 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15015 [3] : \$auto$bmuxmap.cc:84:execute$15015 [2];
  assign \$auto$bmuxmap.cc:84:execute$15023  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15020 [1] : \$auto$bmuxmap.cc:84:execute$15020 [0];
  assign \$auto$bmuxmap.cc:84:execute$15025 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n396$9768  : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15025 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) jump_done_q : jump_done_q;
  assign \$auto$bmuxmap.cc:84:execute$15042 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15025 [1] : \$auto$bmuxmap.cc:84:execute$15025 [0];
  assign \$auto$bmuxmap.cc:84:execute$15042 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15025 [3] : \$auto$bmuxmap.cc:84:execute$15025 [2];
  assign \$auto$bmuxmap.cc:84:execute$15042 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15025 [5] : \$auto$bmuxmap.cc:84:execute$15025 [4];
  assign \$auto$bmuxmap.cc:84:execute$15042 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15025 [7] : \$auto$bmuxmap.cc:84:execute$15025 [6];
  assign \$auto$bmuxmap.cc:84:execute$15042 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15025 [9] : \$auto$bmuxmap.cc:84:execute$15025 [8];
  assign \$auto$bmuxmap.cc:84:execute$15042 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15025 [11] : \$auto$bmuxmap.cc:84:execute$15025 [10];
  assign \$auto$bmuxmap.cc:84:execute$15042 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15025 [13] : \$auto$bmuxmap.cc:84:execute$15025 [12];
  assign \$auto$bmuxmap.cc:84:execute$15042 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15025 [15] : \$auto$bmuxmap.cc:84:execute$15025 [14];
  assign \$auto$bmuxmap.cc:84:execute$15051 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15042 [1] : \$auto$bmuxmap.cc:84:execute$15042 [0];
  assign \$auto$bmuxmap.cc:84:execute$15051 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15042 [3] : \$auto$bmuxmap.cc:84:execute$15042 [2];
  assign \$auto$bmuxmap.cc:84:execute$15051 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15042 [5] : \$auto$bmuxmap.cc:84:execute$15042 [4];
  assign \$auto$bmuxmap.cc:84:execute$15051 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15042 [7] : \$auto$bmuxmap.cc:84:execute$15042 [6];
  assign \$auto$bmuxmap.cc:84:execute$15056 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15051 [1] : \$auto$bmuxmap.cc:84:execute$15051 [0];
  assign \$auto$bmuxmap.cc:84:execute$15056 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15051 [3] : \$auto$bmuxmap.cc:84:execute$15051 [2];
  assign \$auto$bmuxmap.cc:84:execute$15059  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15056 [1] : \$auto$bmuxmap.cc:84:execute$15056 [0];
  assign \$auto$bmuxmap.cc:84:execute$15061 [0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [1] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15061 [3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [11] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [13] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15061 [15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15078 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15061 [1] : \$auto$bmuxmap.cc:84:execute$15061 [0];
  assign \$auto$bmuxmap.cc:84:execute$15078 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15061 [3] : \$auto$bmuxmap.cc:84:execute$15061 [2];
  assign \$auto$bmuxmap.cc:84:execute$15078 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15061 [5] : \$auto$bmuxmap.cc:84:execute$15061 [4];
  assign \$auto$bmuxmap.cc:84:execute$15078 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15061 [7] : \$auto$bmuxmap.cc:84:execute$15061 [6];
  assign \$auto$bmuxmap.cc:84:execute$15078 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15061 [9] : \$auto$bmuxmap.cc:84:execute$15061 [8];
  assign \$auto$bmuxmap.cc:84:execute$15078 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15061 [11] : \$auto$bmuxmap.cc:84:execute$15061 [10];
  assign \$auto$bmuxmap.cc:84:execute$15078 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15061 [13] : \$auto$bmuxmap.cc:84:execute$15061 [12];
  assign \$auto$bmuxmap.cc:84:execute$15078 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15061 [15] : \$auto$bmuxmap.cc:84:execute$15061 [14];
  assign \$auto$bmuxmap.cc:84:execute$15087 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15078 [1] : \$auto$bmuxmap.cc:84:execute$15078 [0];
  assign \$auto$bmuxmap.cc:84:execute$15087 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15078 [3] : \$auto$bmuxmap.cc:84:execute$15078 [2];
  assign \$auto$bmuxmap.cc:84:execute$15087 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15078 [5] : \$auto$bmuxmap.cc:84:execute$15078 [4];
  assign \$auto$bmuxmap.cc:84:execute$15087 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15078 [7] : \$auto$bmuxmap.cc:84:execute$15078 [6];
  assign \$auto$bmuxmap.cc:84:execute$15092 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15087 [1] : \$auto$bmuxmap.cc:84:execute$15087 [0];
  assign \$auto$bmuxmap.cc:84:execute$15092 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15087 [3] : \$auto$bmuxmap.cc:84:execute$15087 [2];
  assign \$auto$bmuxmap.cc:84:execute$15095  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15092 [1] : \$auto$bmuxmap.cc:84:execute$15092 [0];
  assign \$auto$bmuxmap.cc:84:execute$15097 [0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15097 [1] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15097 [2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15097 [3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15097 [4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15097 [5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15097 [6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15097 [7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15106 [0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15097 [1] : \$auto$bmuxmap.cc:84:execute$15097 [0];
  assign \$auto$bmuxmap.cc:84:execute$15106 [1] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15097 [3] : \$auto$bmuxmap.cc:84:execute$15097 [2];
  assign \$auto$bmuxmap.cc:84:execute$15106 [2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15097 [5] : \$auto$bmuxmap.cc:84:execute$15097 [4];
  assign \$auto$bmuxmap.cc:84:execute$15106 [3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15097 [7] : \$auto$bmuxmap.cc:84:execute$15097 [6];
  assign \$auto$bmuxmap.cc:84:execute$15111 [0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15106 [1] : \$auto$bmuxmap.cc:84:execute$15106 [0];
  assign \$auto$bmuxmap.cc:84:execute$15111 [1] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15106 [3] : \$auto$bmuxmap.cc:84:execute$15106 [2];
  assign \$auto$bmuxmap.cc:84:execute$15114  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15111 [1] : \$auto$bmuxmap.cc:84:execute$15111 [0];
  assign \$auto$bmuxmap.cc:84:execute$15116 [4:0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h04 : \$verific$n39$9881 ;
  assign \$auto$bmuxmap.cc:84:execute$15116 [9:5] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h02 : \$verific$n48$9882 ;
  assign \$auto$bmuxmap.cc:84:execute$15116 [14:10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n385$9909  : \$verific$n72$9885 ;
  assign \$auto$bmuxmap.cc:84:execute$15116 [19:15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h05 : 5'h05;
  assign \$auto$bmuxmap.cc:84:execute$15116 [24:20] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) { 3'h1, \$verific$n1013$9945 [0], \$verific$n429$9913 [0] } : { 1'h0, \$verific$n441$9915  };
  assign \$auto$bmuxmap.cc:84:execute$15116 [29:25] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n416$9912  : \$verific$n468$9918 ;
  assign \$auto$bmuxmap.cc:84:execute$15116 [34:30] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) { 1'h0, \$verific$n1013$9945 [1], 1'h1, \$verific$n1013$9945 [1], 1'h1 } : { 1'h0, \$verific$n666$9935  };
  assign \$auto$bmuxmap.cc:84:execute$15116 [39:35] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h05 : 5'h05;
  assign \$auto$bmuxmap.cc:84:execute$15116 [44:40] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h10 : { 3'h3, \$verific$n747$9944  };
  assign \$auto$bmuxmap.cc:84:execute$15116 [49:45] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$15116 [54:50] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$15116 [59:55] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$15116 [64:60] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$15116 [69:65] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$15116 [74:70] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$15116 [79:75] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$15133 [4:0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15116 [9:5] : \$auto$bmuxmap.cc:84:execute$15116 [4:0];
  assign \$auto$bmuxmap.cc:84:execute$15133 [9:5] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15116 [19:15] : \$auto$bmuxmap.cc:84:execute$15116 [14:10];
  assign \$auto$bmuxmap.cc:84:execute$15133 [14:10] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15116 [29:25] : \$auto$bmuxmap.cc:84:execute$15116 [24:20];
  assign \$auto$bmuxmap.cc:84:execute$15133 [19:15] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15116 [39:35] : \$auto$bmuxmap.cc:84:execute$15116 [34:30];
  assign \$auto$bmuxmap.cc:84:execute$15133 [24:20] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15116 [49:45] : \$auto$bmuxmap.cc:84:execute$15116 [44:40];
  assign \$auto$bmuxmap.cc:84:execute$15133 [29:25] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15116 [59:55] : \$auto$bmuxmap.cc:84:execute$15116 [54:50];
  assign \$auto$bmuxmap.cc:84:execute$15133 [34:30] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15116 [69:65] : \$auto$bmuxmap.cc:84:execute$15116 [64:60];
  assign \$auto$bmuxmap.cc:84:execute$15133 [39:35] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15116 [79:75] : \$auto$bmuxmap.cc:84:execute$15116 [74:70];
  assign \$auto$bmuxmap.cc:84:execute$15142 [4:0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15133 [9:5] : \$auto$bmuxmap.cc:84:execute$15133 [4:0];
  assign \$auto$bmuxmap.cc:84:execute$15142 [9:5] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15133 [19:15] : \$auto$bmuxmap.cc:84:execute$15133 [14:10];
  assign \$auto$bmuxmap.cc:84:execute$15142 [14:10] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15133 [29:25] : \$auto$bmuxmap.cc:84:execute$15133 [24:20];
  assign \$auto$bmuxmap.cc:84:execute$15142 [19:15] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15133 [39:35] : \$auto$bmuxmap.cc:84:execute$15133 [34:30];
  assign \$auto$bmuxmap.cc:84:execute$15147 [4:0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15142 [9:5] : \$auto$bmuxmap.cc:84:execute$15142 [4:0];
  assign \$auto$bmuxmap.cc:84:execute$15147 [9:5] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15142 [19:15] : \$auto$bmuxmap.cc:84:execute$15142 [14:10];
  assign \$auto$bmuxmap.cc:84:execute$15150  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15147 [9:5] : \$auto$bmuxmap.cc:84:execute$15147 [4:0];
  assign \$auto$bmuxmap.cc:84:execute$15152 [2:0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [5:3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [8:6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) { 1'h0, \$verific$n371$9907  } : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [11:9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h4 : 3'h4;
  assign \$auto$bmuxmap.cc:84:execute$15152 [14:12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [17:15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [20:18] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n684$9936  : \$verific$n654$9933 ;
  assign \$auto$bmuxmap.cc:84:execute$15152 [23:21] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h4 : 3'h4;
  assign \$auto$bmuxmap.cc:84:execute$15152 [26:24] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) { 1'h0, \$verific$n697$9937  } : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [29:27] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [32:30] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [35:33] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [38:36] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [41:39] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [44:42] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15152 [47:45] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$15169 [2:0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15152 [5:3] : \$auto$bmuxmap.cc:84:execute$15152 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15169 [5:3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15152 [11:9] : \$auto$bmuxmap.cc:84:execute$15152 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15169 [8:6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15152 [17:15] : \$auto$bmuxmap.cc:84:execute$15152 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$15169 [11:9] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15152 [23:21] : \$auto$bmuxmap.cc:84:execute$15152 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$15169 [14:12] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15152 [29:27] : \$auto$bmuxmap.cc:84:execute$15152 [26:24];
  assign \$auto$bmuxmap.cc:84:execute$15169 [17:15] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15152 [35:33] : \$auto$bmuxmap.cc:84:execute$15152 [32:30];
  assign \$auto$bmuxmap.cc:84:execute$15169 [20:18] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15152 [41:39] : \$auto$bmuxmap.cc:84:execute$15152 [38:36];
  assign \$auto$bmuxmap.cc:84:execute$15169 [23:21] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15152 [47:45] : \$auto$bmuxmap.cc:84:execute$15152 [44:42];
  assign \$auto$bmuxmap.cc:84:execute$15178 [2:0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15169 [5:3] : \$auto$bmuxmap.cc:84:execute$15169 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15178 [5:3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15169 [11:9] : \$auto$bmuxmap.cc:84:execute$15169 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15178 [8:6] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15169 [17:15] : \$auto$bmuxmap.cc:84:execute$15169 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$15178 [11:9] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15169 [23:21] : \$auto$bmuxmap.cc:84:execute$15169 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$15183 [2:0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15178 [5:3] : \$auto$bmuxmap.cc:84:execute$15178 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15183 [5:3] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15178 [11:9] : \$auto$bmuxmap.cc:84:execute$15178 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15186  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15183 [5:3] : \$auto$bmuxmap.cc:84:execute$15183 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15188 [6:0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [13:7] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [20:14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) { 3'h0, \$verific$n380$9908  } : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [27:21] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) { 1'h1, irq_id_ctrl_i } : { 1'h1, irq_id_ctrl_i };
  assign \$auto$bmuxmap.cc:84:execute$15188 [34:28] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : { 4'h0, \$verific$n437$9914  };
  assign \$auto$bmuxmap.cc:84:execute$15188 [41:35] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) { 4'h0, \$verific$n412$9911  } : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [48:42] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [55:49] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [62:56] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : { 4'h0, \$verific$n743$9943  };
  assign \$auto$bmuxmap.cc:84:execute$15188 [69:63] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [76:70] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [83:77] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [90:84] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [97:91] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [104:98] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15188 [111:105] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 7'h00 : 7'h00;
  assign \$auto$bmuxmap.cc:84:execute$15205 [6:0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15188 [13:7] : \$auto$bmuxmap.cc:84:execute$15188 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$15205 [13:7] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15188 [27:21] : \$auto$bmuxmap.cc:84:execute$15188 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$15205 [20:14] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15188 [41:35] : \$auto$bmuxmap.cc:84:execute$15188 [34:28];
  assign \$auto$bmuxmap.cc:84:execute$15205 [27:21] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15188 [55:49] : \$auto$bmuxmap.cc:84:execute$15188 [48:42];
  assign \$auto$bmuxmap.cc:84:execute$15205 [34:28] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15188 [69:63] : \$auto$bmuxmap.cc:84:execute$15188 [62:56];
  assign \$auto$bmuxmap.cc:84:execute$15205 [41:35] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15188 [83:77] : \$auto$bmuxmap.cc:84:execute$15188 [76:70];
  assign \$auto$bmuxmap.cc:84:execute$15205 [48:42] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15188 [97:91] : \$auto$bmuxmap.cc:84:execute$15188 [90:84];
  assign \$auto$bmuxmap.cc:84:execute$15205 [55:49] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15188 [111:105] : \$auto$bmuxmap.cc:84:execute$15188 [104:98];
  assign \$auto$bmuxmap.cc:84:execute$15214 [6:0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15205 [13:7] : \$auto$bmuxmap.cc:84:execute$15205 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$15214 [13:7] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15205 [27:21] : \$auto$bmuxmap.cc:84:execute$15205 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$15214 [20:14] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15205 [41:35] : \$auto$bmuxmap.cc:84:execute$15205 [34:28];
  assign \$auto$bmuxmap.cc:84:execute$15214 [27:21] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15205 [55:49] : \$auto$bmuxmap.cc:84:execute$15205 [48:42];
  assign \$auto$bmuxmap.cc:84:execute$15219 [6:0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15214 [13:7] : \$auto$bmuxmap.cc:84:execute$15214 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$15219 [13:7] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15214 [27:21] : \$auto$bmuxmap.cc:84:execute$15214 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$15222  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15219 [13:7] : \$auto$bmuxmap.cc:84:execute$15219 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$15224 [2:0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [5:3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [8:6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [11:9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [14:12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [17:15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [20:18] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : { 2'h0, \$verific$n659$9821  };
  assign \$auto$bmuxmap.cc:84:execute$15224 [23:21] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h2 : 3'h2;
  assign \$auto$bmuxmap.cc:84:execute$15224 [26:24] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [29:27] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [32:30] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [35:33] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [38:36] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [41:39] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [44:42] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15224 [47:45] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15241 [2:0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15224 [5:3] : \$auto$bmuxmap.cc:84:execute$15224 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15241 [5:3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15224 [11:9] : \$auto$bmuxmap.cc:84:execute$15224 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15241 [8:6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15224 [17:15] : \$auto$bmuxmap.cc:84:execute$15224 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$15241 [11:9] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15224 [23:21] : \$auto$bmuxmap.cc:84:execute$15224 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$15241 [14:12] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15224 [29:27] : \$auto$bmuxmap.cc:84:execute$15224 [26:24];
  assign \$auto$bmuxmap.cc:84:execute$15241 [17:15] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15224 [35:33] : \$auto$bmuxmap.cc:84:execute$15224 [32:30];
  assign \$auto$bmuxmap.cc:84:execute$15241 [20:18] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15224 [41:39] : \$auto$bmuxmap.cc:84:execute$15224 [38:36];
  assign \$auto$bmuxmap.cc:84:execute$15241 [23:21] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15224 [47:45] : \$auto$bmuxmap.cc:84:execute$15224 [44:42];
  assign \$auto$bmuxmap.cc:84:execute$15250 [2:0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15241 [5:3] : \$auto$bmuxmap.cc:84:execute$15241 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15250 [5:3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15241 [11:9] : \$auto$bmuxmap.cc:84:execute$15241 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15250 [8:6] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15241 [17:15] : \$auto$bmuxmap.cc:84:execute$15241 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$15250 [11:9] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15241 [23:21] : \$auto$bmuxmap.cc:84:execute$15241 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$15255 [2:0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15250 [5:3] : \$auto$bmuxmap.cc:84:execute$15250 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15255 [5:3] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15250 [11:9] : \$auto$bmuxmap.cc:84:execute$15250 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15258  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15255 [5:3] : \$auto$bmuxmap.cc:84:execute$15255 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15260 [2:0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [5:3] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [8:6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [11:9] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [14:12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [17:15] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [20:18] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [23:21] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n727$9942  : { 1'h0, \$verific$n716$9939  };
  assign \$auto$bmuxmap.cc:84:execute$15260 [26:24] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [29:27] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [32:30] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [35:33] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [38:36] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [41:39] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [44:42] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15260 [47:45] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 3'h1 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$15277 [2:0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15260 [5:3] : \$auto$bmuxmap.cc:84:execute$15260 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15277 [5:3] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15260 [11:9] : \$auto$bmuxmap.cc:84:execute$15260 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15277 [8:6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15260 [17:15] : \$auto$bmuxmap.cc:84:execute$15260 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$15277 [11:9] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15260 [23:21] : \$auto$bmuxmap.cc:84:execute$15260 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$15277 [14:12] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15260 [29:27] : \$auto$bmuxmap.cc:84:execute$15260 [26:24];
  assign \$auto$bmuxmap.cc:84:execute$15277 [17:15] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15260 [35:33] : \$auto$bmuxmap.cc:84:execute$15260 [32:30];
  assign \$auto$bmuxmap.cc:84:execute$15277 [20:18] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15260 [41:39] : \$auto$bmuxmap.cc:84:execute$15260 [38:36];
  assign \$auto$bmuxmap.cc:84:execute$15277 [23:21] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15260 [47:45] : \$auto$bmuxmap.cc:84:execute$15260 [44:42];
  assign \$auto$bmuxmap.cc:84:execute$15286 [2:0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15277 [5:3] : \$auto$bmuxmap.cc:84:execute$15277 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15286 [5:3] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15277 [11:9] : \$auto$bmuxmap.cc:84:execute$15277 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15286 [8:6] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15277 [17:15] : \$auto$bmuxmap.cc:84:execute$15277 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$15286 [11:9] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15277 [23:21] : \$auto$bmuxmap.cc:84:execute$15277 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$15291 [2:0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15286 [5:3] : \$auto$bmuxmap.cc:84:execute$15286 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15291 [5:3] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15286 [11:9] : \$auto$bmuxmap.cc:84:execute$15286 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$15294  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15291 [5:3] : \$auto$bmuxmap.cc:84:execute$15291 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$15296 [1:0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [3:2] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [5:4] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [7:6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$verific$n526$9925  : \$verific$n496$9921 ;
  assign \$auto$bmuxmap.cc:84:execute$15296 [9:8] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [11:10] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [13:12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [15:14] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [17:16] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [19:18] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [21:20] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [23:22] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [25:24] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [27:26] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [29:28] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15296 [31:30] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$15313 [1:0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15296 [3:2] : \$auto$bmuxmap.cc:84:execute$15296 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$15313 [3:2] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15296 [7:6] : \$auto$bmuxmap.cc:84:execute$15296 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$15313 [5:4] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15296 [11:10] : \$auto$bmuxmap.cc:84:execute$15296 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$15313 [7:6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15296 [15:14] : \$auto$bmuxmap.cc:84:execute$15296 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$15313 [9:8] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15296 [19:18] : \$auto$bmuxmap.cc:84:execute$15296 [17:16];
  assign \$auto$bmuxmap.cc:84:execute$15313 [11:10] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15296 [23:22] : \$auto$bmuxmap.cc:84:execute$15296 [21:20];
  assign \$auto$bmuxmap.cc:84:execute$15313 [13:12] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15296 [27:26] : \$auto$bmuxmap.cc:84:execute$15296 [25:24];
  assign \$auto$bmuxmap.cc:84:execute$15313 [15:14] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15296 [31:30] : \$auto$bmuxmap.cc:84:execute$15296 [29:28];
  assign \$auto$bmuxmap.cc:84:execute$15322 [1:0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15313 [3:2] : \$auto$bmuxmap.cc:84:execute$15313 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$15322 [3:2] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15313 [7:6] : \$auto$bmuxmap.cc:84:execute$15313 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$15322 [5:4] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15313 [11:10] : \$auto$bmuxmap.cc:84:execute$15313 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$15322 [7:6] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15313 [15:14] : \$auto$bmuxmap.cc:84:execute$15313 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$15327 [1:0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15322 [3:2] : \$auto$bmuxmap.cc:84:execute$15322 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$15327 [3:2] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15322 [7:6] : \$auto$bmuxmap.cc:84:execute$15322 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$15330  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15327 [3:2] : \$auto$bmuxmap.cc:84:execute$15327 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$15332 [5:0] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [11:6] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [17:12] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [23:18] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) { 1'h0, irq_id_ctrl_i[4:0] } : { 1'h0, irq_id_ctrl_i[4:0] };
  assign \$auto$bmuxmap.cc:84:execute$15332 [29:24] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [35:30] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [41:36] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : { 2'h0, \$verific$n660$9934  };
  assign \$auto$bmuxmap.cc:84:execute$15332 [47:42] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [53:48] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [59:54] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [65:60] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [71:66] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [77:72] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [83:78] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [89:84] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15332 [95:90] = ctrl_fsm_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) 6'h00 : 6'h00;
  assign \$auto$bmuxmap.cc:84:execute$15349 [5:0] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15332 [11:6] : \$auto$bmuxmap.cc:84:execute$15332 [5:0];
  assign \$auto$bmuxmap.cc:84:execute$15349 [11:6] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15332 [23:18] : \$auto$bmuxmap.cc:84:execute$15332 [17:12];
  assign \$auto$bmuxmap.cc:84:execute$15349 [17:12] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15332 [35:30] : \$auto$bmuxmap.cc:84:execute$15332 [29:24];
  assign \$auto$bmuxmap.cc:84:execute$15349 [23:18] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15332 [47:42] : \$auto$bmuxmap.cc:84:execute$15332 [41:36];
  assign \$auto$bmuxmap.cc:84:execute$15349 [29:24] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15332 [59:54] : \$auto$bmuxmap.cc:84:execute$15332 [53:48];
  assign \$auto$bmuxmap.cc:84:execute$15349 [35:30] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15332 [71:66] : \$auto$bmuxmap.cc:84:execute$15332 [65:60];
  assign \$auto$bmuxmap.cc:84:execute$15349 [41:36] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15332 [83:78] : \$auto$bmuxmap.cc:84:execute$15332 [77:72];
  assign \$auto$bmuxmap.cc:84:execute$15349 [47:42] = ctrl_fsm_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15332 [95:90] : \$auto$bmuxmap.cc:84:execute$15332 [89:84];
  assign \$auto$bmuxmap.cc:84:execute$15358 [5:0] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15349 [11:6] : \$auto$bmuxmap.cc:84:execute$15349 [5:0];
  assign \$auto$bmuxmap.cc:84:execute$15358 [11:6] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15349 [23:18] : \$auto$bmuxmap.cc:84:execute$15349 [17:12];
  assign \$auto$bmuxmap.cc:84:execute$15358 [17:12] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15349 [35:30] : \$auto$bmuxmap.cc:84:execute$15349 [29:24];
  assign \$auto$bmuxmap.cc:84:execute$15358 [23:18] = ctrl_fsm_cs[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15349 [47:42] : \$auto$bmuxmap.cc:84:execute$15349 [41:36];
  assign \$auto$bmuxmap.cc:84:execute$15363 [5:0] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15358 [11:6] : \$auto$bmuxmap.cc:84:execute$15358 [5:0];
  assign \$auto$bmuxmap.cc:84:execute$15363 [11:6] = ctrl_fsm_cs[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15358 [23:18] : \$auto$bmuxmap.cc:84:execute$15358 [17:12];
  assign \$auto$bmuxmap.cc:84:execute$15366  = ctrl_fsm_cs[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:303.5-992.12" *) \$auto$bmuxmap.cc:84:execute$15363 [11:6] : \$auto$bmuxmap.cc:84:execute$15363 [5:0];
  function [0:0] \$verific$Select_128$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10053 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_128$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10053  = b[0:0];
      3'b?1?:
        \$verific$Select_128$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10053  = b[1:1];
      3'b1??:
        \$verific$Select_128$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10053  = b[2:2];
      default:
        \$verific$Select_128$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10053  = a;
    endcase
  endfunction
  assign \$verific$n195$9692  = \$verific$Select_128$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10053 (1'h0, { 1'h0, \$verific$n117$9659 , 1'h1 }, { \$verific$n194$9691 , \$verific$n157$9664 , \$verific$n163$9670  });
  function [0:0] \$verific$Select_386$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10198 ;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$verific$Select_386$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10198  = b[0:0];
      4'b??1?:
        \$verific$Select_386$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10198  = b[1:1];
      4'b?1??:
        \$verific$Select_386$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10198  = b[2:2];
      4'b1???:
        \$verific$Select_386$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10198  = b[3:3];
      default:
        \$verific$Select_386$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10198  = a;
    endcase
  endfunction
  assign \$verific$n601$9804  = \$verific$Select_386$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10198 (1'h0, { \$verific$n1013$9945 [1], \$verific$n1013$9945 [1], 2'h2 }, { ebrk_insn_i, \$verific$n570$9778 , \$verific$n599$9802 , \$verific$n600$9803  });
  function [0:0] \$verific$Select_392$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10203 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_392$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10203  = b[0:0];
      3'b?1?:
        \$verific$Select_392$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10203  = b[1:1];
      3'b1??:
        \$verific$Select_392$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10203  = b[2:2];
      default:
        \$verific$Select_392$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10203  = a;
    endcase
  endfunction
  assign \$verific$n607$9807  = \$verific$Select_392$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10203 (1'h0, 3'h7, { ebrk_insn_i, \$verific$n570$9778 , \$verific$n606$9806  });
  assign \$verific$n1013$9945  = { debug_single_step_i, irq_pending_i } & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:559.21-559.56" *) { \$verific$n70$9647 , irq_enable_int };
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1094.5-1121.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) ctrl_fsm_cs <= 5'h00;
    else ctrl_fsm_cs <= ctrl_fsm_ns;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1094.5-1121.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_err_q <= 1'h0;
    else data_err_q <= data_err_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1094.5-1121.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) debug_mode_q <= 1'h0;
    else debug_mode_q <= debug_mode_n;
  assign branch_in_id = jump_in_id_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:276.30-276.57" *) 2'h3;
  assign \$verific$n24$9633  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:277.60-277.92" *) current_priv_lvl_i;
  assign \$verific$n26$9635  = current_priv_lvl_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:277.106-277.138" *) 2'h3;
  assign \$verific$n829$9848  = regfile_waddr_ex_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1023.50-1023.96" *) regfile_alu_waddr_id_i;
  assign \$verific$n17$9628  = jump_in_dec_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:275.30-275.58" *) 2'h2;
  assign \$verific$n955$9872  = jump_in_id_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1125.30-1125.56" *) 2'h1;
  assign \$verific$n956$9873  = jump_in_id_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1125.60-1125.87" *) 2'h2;
  assign \$verific$n18$9629  = jump_in_dec_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:275.62-275.89" *) 2'h1;
  assign \$verific$n161$9668  = \$verific$n158$9665  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) pipe_flush_i;
  assign \$verific$n162$9669  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n161$9668 ;
  assign \$verific$n163$9670  = ecall_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n162$9669 ;
  assign \$verific$n164$9671  = \$verific$n161$9668  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) ecall_insn_i;
  assign \$verific$n165$9672  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n164$9671 ;
  assign \$verific$n166$9673  = fencei_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n165$9672 ;
  assign \$verific$n167$9674  = \$verific$n164$9671  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) fencei_insn_i;
  assign \$verific$n168$9675  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n167$9674 ;
  assign \$verific$n169$9676  = \$verific$n129$9662  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n168$9675 ;
  assign \$verific$n170$9677  = \$verific$n167$9674  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n129$9662 ;
  assign \$verific$n171$9678  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n170$9677 ;
  assign \$verific$n172$9679  = csr_status_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n171$9678 ;
  assign \$verific$n173$9680  = \$verific$n170$9677  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) csr_status_i;
  assign \$verific$n174$9681  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n173$9680 ;
  assign \$verific$n175$9682  = data_load_event_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n174$9681 ;
  assign \$verific$n176$9683  = \$verific$n173$9680  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) data_load_event_i;
  assign \$verific$n177$9684  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n176$9683 ;
  assign \$verific$n179$9685  = jump_in_dec ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n97$9657  : 1'h0;
  assign \$verific$n181$9686  = jump_in_dec ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n99$9658  : jump_done_q;
  assign \$verific$n182$9687  = jump_in_dec | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n177$9684 ;
  assign \$verific$n23$9632  = u_IE_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:277.32-277.57" *) irq_sec_ctrl_i;
  assign \$verific$n203$9693  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) 1'h1 : \$verific$n184$9688 ;
  assign \$verific$n204$9694  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) 1'h1 : \$verific$n187$9690 ;
  assign \$verific$n205$9695  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) 1'h1 : \$verific$n195$9692 ;
  assign \$verific$n218$9696  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) 1'h1 : illegal_insn_q;
  assign \$verific$n222$9697  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) 1'h0 : \$verific$n179$9685 ;
  assign \$verific$n223$9698  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) jump_done_q : \$verific$n181$9686 ;
  assign \$verific$n226$9699  = illegal_insn_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:574.25-574.54" *) ecall_insn_i;
  assign \$verific$n25$9634  = \$verific$n23$9632  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:277.31-277.93" *) \$verific$n24$9633 ;
  assign \$verific$n227$9700  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:576.26-576.48" *) ebrk_force_debug_mode;
  assign \$verific$n228$9701  = \$verific$n227$9700  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:576.25-576.63" *) ebrk_insn_i;
  assign \$verific$n234$9702  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n226$9699 ;
  assign \$verific$n235$9703  = \$verific$n228$9701  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n234$9702 ;
  assign \$verific$n236$9704  = \$verific$n226$9699  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n228$9701 ;
  assign \$verific$n237$9705  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n236$9704 ;
  assign \$verific$n238$9706  = \$verific$n128$9661  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n237$9705 ;
  assign \$verific$n239$9707  = \$verific$n236$9704  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n128$9661 ;
  assign \$verific$n240$9708  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n239$9707 ;
  assign \$verific$n241$9709  = branch_in_id & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n240$9708 ;
  assign \$verific$n242$9710  = \$verific$n239$9707  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) branch_in_id;
  assign \$verific$n243$9711  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *) \$verific$n242$9710 ;
  assign \$verific$n256$9712  = \$verific$n1013$9945 [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:559.17-587.20" *) 1'h1 : \$verific$n203$9693 ;
  assign \$verific$n27$9636  = m_IE_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:277.96-277.139" *) \$verific$n26$9635 ;
  assign \$verific$n265$9713  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) \$verific$n90$9653 ;
  assign \$verific$n266$9714  = \$verific$n462$9917 [4] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) \$verific$n265$9713 ;
  assign \$verific$n267$9715  = \$verific$n90$9653  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) \$verific$n462$9917 [4];
  assign \$verific$n268$9716  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) \$verific$n267$9715 ;
  assign \$verific$n269$9717  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) 1'h1 : \$verific$n256$9712 ;
  assign \$verific$n270$9718  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) 1'h1 : \$verific$n204$9694 ;
  assign irq_enable_int = \$verific$n25$9634  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:277.31-277.139" *) \$verific$n27$9636 ;
  assign \$verific$n278$9719  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) 1'h0 : irq_req_ctrl_i;
  assign \$verific$n279$9720  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) 1'h0 : \$verific$n205$9695 ;
  assign \$verific$n285$9721  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) illegal_insn_q : \$verific$n218$9696 ;
  assign \$verific$n288$9722  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) 1'h0 : \$verific$n222$9697 ;
  assign \$verific$n289$9723  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) jump_done_q : \$verific$n223$9698 ;
  assign \$verific$n292$9725  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n269$9717  : 1'h0;
  assign \$verific$n293$9726  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n270$9718  : 1'h0;
  assign \$verific$n300$9727  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n90$9653  : 1'h0;
  assign \$verific$n301$9728  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n278$9719  : 1'h0;
  assign \$verific$n302$9729  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n279$9720  : 1'h0;
  assign \$verific$n309$9730  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n285$9721  : illegal_insn_q;
  assign \$verific$n313$9731  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n288$9722  : 1'h0;
  assign \$verific$n314$9732  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n289$9723  : jump_done_q;
  assign \$verific$n315$9733  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) 1'h0 : data_load_event_i;
  assign \$verific$n316$9734  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h0 : \$verific$n85$9650 ;
  assign \$verific$n317$9735  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h1 : \$verific$n293$9726 ;
  assign \$verific$n31$9638  = debug_ebreakm_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:279.30-279.83" *) \$verific$n26$9635 ;
  assign \$verific$n318$9736  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h1 : \$verific$n292$9725 ;
  assign \$verific$n320$9737  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h1 : \$verific$n302$9729 ;
  assign \$verific$n332$9738  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h0 : \$verific$n300$9727 ;
  assign \$verific$n333$9739  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h0 : \$verific$n301$9728 ;
  assign \$verific$n334$9740  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h0 : \$verific$n302$9729 ;
  assign \$verific$n335$9741  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) illegal_insn_q : \$verific$n309$9730 ;
  assign \$verific$n339$9742  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h0 : \$verific$n313$9731 ;
  assign \$verific$n340$9743  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) jump_done_q : \$verific$n314$9732 ;
  assign \$verific$n341$9744  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 1'h0 : \$verific$n315$9733 ;
  assign \$verific$n342$9745  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h0 : \$verific$n316$9734 ;
  assign \$verific$n343$9746  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h1 : \$verific$n318$9736 ;
  assign \$verific$n344$9747  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h1 : \$verific$n317$9735 ;
  assign \$verific$n346$9748  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h1 : \$verific$n320$9737 ;
  assign \$verific$n33$9639  = debug_ebreaku_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:280.30-280.83" *) \$verific$n24$9633 ;
  assign \$verific$n359$9749  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h0 : is_fetch_failed_i;
  assign \$verific$n360$9750  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h0 : \$verific$n332$9738 ;
  assign \$verific$n361$9751  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h0 : \$verific$n333$9739 ;
  assign \$verific$n362$9752  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h0 : \$verific$n334$9740 ;
  assign \$verific$n363$9753  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) illegal_insn_q : \$verific$n335$9741 ;
  assign \$verific$n367$9754  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h0 : \$verific$n339$9742 ;
  assign \$verific$n368$9755  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) jump_done_q : \$verific$n340$9743 ;
  assign \$verific$n369$9756  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 1'h0 : \$verific$n341$9744 ;
  assign ebrk_force_debug_mode = \$verific$n31$9638  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:279.30-280.83" *) \$verific$n33$9639 ;
  assign \$verific$n370$9757  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n342$9745 ;
  assign \$verific$n374$9758  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h1 : \$verific$n367$9754 ;
  assign \$verific$n375$9759  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n343$9746 ;
  assign \$verific$n376$9760  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n344$9747 ;
  assign \$verific$n377$9761  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : data_err_i;
  assign \$verific$n378$9762  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n346$9748 ;
  assign \$verific$n391$9763  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n359$9749 ;
  assign \$verific$n392$9764  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n360$9750 ;
  assign \$verific$n393$9765  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n361$9751 ;
  assign \$verific$n394$9766  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n362$9752 ;
  assign \$verific$n395$9767  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) illegal_insn_q : \$verific$n363$9753 ;
  assign \$verific$n396$9768  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) jump_done_q : \$verific$n368$9755 ;
  assign \$verific$n397$9769  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 1'h0 : \$verific$n369$9756 ;
  assign \$verific$n422$9770  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:607.9-622.34" *) 1'h0 : illegal_insn_q;
  assign \$verific$n446$9771  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:633.9-653.12" *) 1'h0 : \$verific$n429$9913 [0];
  assign \$verific$n45$9643  = debug_req_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:350.31-350.58" *) debug_mode_q;
  assign \$verific$n46$9644  = \$verific$n45$9643  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:350.30-350.82" *) debug_single_step_i;
  assign \$verific$n47$9645  = irq_pending_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:350.13-350.82" *) \$verific$n46$9644 ;
  assign \$verific$n569$9777  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) ebrk_insn_i;
  assign \$verific$n570$9778  = ecall_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n569$9777 ;
  assign \$verific$n571$9779  = ebrk_insn_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) ecall_insn_i;
  assign \$verific$n572$9780  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n571$9779 ;
  assign \$verific$n573$9781  = mret_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n572$9780 ;
  assign \$verific$n61$9646  = irq_req_ctrl_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:367.13-367.44" *) irq_enable_int;
  assign \$verific$n574$9782  = \$verific$n571$9779  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) mret_insn_i;
  assign \$verific$n575$9783  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n574$9782 ;
  assign \$verific$n576$9784  = uret_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n575$9783 ;
  assign \$verific$n577$9785  = \$verific$n574$9782  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) uret_insn_i;
  assign \$verific$n578$9786  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n577$9785 ;
  assign \$verific$n579$9787  = dret_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n578$9786 ;
  assign \$verific$n580$9788  = \$verific$n577$9785  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) dret_insn_i;
  assign \$verific$n581$9789  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n580$9788 ;
  assign \$verific$n582$9790  = csr_status_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n581$9789 ;
  assign \$verific$n583$9791  = \$verific$n580$9788  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) csr_status_i;
  assign \$verific$n584$9792  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n583$9791 ;
  assign \$verific$n585$9793  = pipe_flush_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n584$9792 ;
  assign \$verific$n586$9794  = \$verific$n583$9791  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) pipe_flush_i;
  assign \$verific$n587$9795  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n586$9794 ;
  assign \$verific$n588$9796  = fencei_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n587$9795 ;
  assign \$verific$n589$9797  = \$verific$n586$9794  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) fencei_insn_i;
  assign \$verific$n590$9798  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n589$9797 ;
  assign \$verific$n592$9799  = ebrk_insn_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n570$9778 ;
  assign \$verific$n70$9647  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:375.27-375.42" *) debug_mode_q;
  assign \$verific$n618$9808  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) 1'h1 : \$verific$n595$9800 ;
  assign \$verific$n619$9809  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) 1'h0 : \$verific$n598$9801 ;
  assign \$verific$n620$9810  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) 1'h0 : illegal_insn_q;
  assign \$verific$n631$9811  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) 1'h0 : \$verific$n573$9781 ;
  assign \$verific$n632$9812  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) 1'h0 : \$verific$n576$9784 ;
  assign \$verific$n633$9813  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) 1'h0 : \$verific$n579$9787 ;
  assign \$verific$n462$9917 [4] = debug_req_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:375.13-375.42" *) \$verific$n70$9647 ;
  assign \$verific$n638$9814  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) 1'h1 : \$verific$n618$9808 ;
  assign \$verific$n639$9815  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) 1'h0 : \$verific$n619$9809 ;
  assign \$verific$n645$9816  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) illegal_insn_q : \$verific$n620$9810 ;
  assign \$verific$n651$9817  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) 1'h0 : \$verific$n631$9811 ;
  assign \$verific$n652$9818  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) 1'h0 : \$verific$n632$9812 ;
  assign \$verific$n653$9819  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) 1'h0 : \$verific$n633$9813 ;
  assign \$verific$n658$9820  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) 1'h1 : \$verific$n638$9814 ;
  assign \$verific$n659$9821  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) 1'h0 : \$verific$n639$9815 ;
  assign \$verific$n665$9822  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) illegal_insn_q : \$verific$n645$9816 ;
  assign \$verific$n671$9823  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) 1'h0 : \$verific$n651$9817 ;
  assign \$verific$n672$9824  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) 1'h0 : \$verific$n652$9818 ;
  assign \$verific$n673$9825  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) 1'h0 : \$verific$n653$9819 ;
  assign \$verific$n78$9649  = \$verific$n462$9917 [4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:375.9-380.12" *) 1'h1 : \$verific$n61$9646 ;
  assign \$verific$n677$9826  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *) mret_dec_i;
  assign \$verific$n678$9827  = uret_dec_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *) \$verific$n677$9826 ;
  assign \$verific$n679$9828  = mret_dec_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *) uret_dec_i;
  assign \$verific$n680$9829  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *) \$verific$n679$9828 ;
  assign \$verific$n681$9830  = dret_dec_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *) \$verific$n680$9829 ;
  assign \$verific$n682$9831  = \$verific$n679$9828  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *) dret_dec_i;
  assign \$verific$n683$9832  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *) \$verific$n682$9831 ;
  assign \$verific$n689$9833  = \$verific$n681$9830  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *) 1'h0 : debug_mode_q;
  assign \$verific$n703$9834  = ebrk_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:920.14-920.50" *) ebrk_force_debug_mode;
  assign \$verific$n705$9835  = \$verific$n703$9834  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:920.13-920.70" *) \$verific$n70$9647 ;
  assign \$verific$n706$9836  = \$verific$n462$9917 [4] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:919.13-920.70" *) \$verific$n705$9835 ;
  assign \$verific$n738$9837  = data_load_event_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:975.20-982.14" *) 1'h0 : debug_single_step_i;
  assign \$verific$n739$9838  = debug_mode_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:973.11-982.14" *) 1'h0 : \$verific$n738$9837 ;
  assign \$verific$n85$9650  = instr_valid_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.20-440.60" *) instr_valid_irq_flush_q;
  assign \$verific$n87$9651  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:450.49-450.63" *) debug_req_i;
  assign \$verific$n814$9839  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1010.9-1010.23" *) is_decoding_o;
  assign \$verific$n815$9840  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1014.5-1015.28" *) 1'h1 : \$verific$n814$9839 ;
  assign \$verific$n88$9652  = \$verific$n61$9646  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:450.15-450.63" *) \$verific$n87$9651 ;
  assign \$verific$n818$9841  = data_req_ex_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1019.13-1019.65" *) regfile_we_ex_i;
  assign \$verific$n819$9842  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1020.12-1020.32" *) wb_ready_i;
  assign \$verific$n821$9843  = \$verific$n819$9842  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1020.12-1020.61" *) regfile_we_wb_i;
  assign \$verific$n822$9844  = \$verific$n818$9841  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1019.11-1021.12" *) \$verific$n821$9843 ;
  assign \$verific$n825$9845  = reg_d_ex_is_reg_a_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1022.13-1022.75" *) reg_d_ex_is_reg_b_i;
  assign \$verific$n827$9846  = \$verific$n825$9845  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1022.13-1022.108" *) reg_d_ex_is_reg_c_i;
  assign \$verific$n828$9847  = is_decoding_o & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1023.14-1023.46" *) regfile_we_id_i;
  assign \$verific$n830$9849  = \$verific$n828$9847  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1023.13-1023.97" *) \$verific$n829$9848 ;
  assign \$verific$n831$9850  = \$verific$n827$9846  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1022.11-1023.99" *) \$verific$n830$9849 ;
  assign load_stall_o = \$verific$n822$9844  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1019.11-1023.99" *) \$verific$n831$9850 ;
  assign \$verific$n833$9851  = load_stall_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1018.5-1028.8" *) 1'h1 : \$verific$n815$9840 ;
  assign \$verific$n90$9653  = \$verific$n88$9652  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:450.15-450.81" *) \$verific$n70$9647 ;
  assign \$verific$n838$9852  = regfile_we_wb_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1035.10-1035.70" *) reg_d_wb_is_reg_a_i;
  assign \$verific$n841$9853  = regfile_we_ex_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1036.10-1036.70" *) reg_d_ex_is_reg_a_i;
  assign \$verific$n842$9854  = \$verific$n838$9852  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1035.10-1036.70" *) \$verific$n841$9853 ;
  assign \$verific$n845$9855  = regfile_alu_we_fw_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1037.10-1037.75" *) reg_d_alu_is_reg_a_i;
  assign \$verific$n846$9856  = \$verific$n842$9854  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1035.9-1037.76" *) \$verific$n845$9855 ;
  assign jr_stall_o = \$verific$n17$9628  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1034.9-1037.76" *) \$verific$n846$9856 ;
  assign deassert_we_o = jr_stall_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1034.5-1041.8" *) 1'h1 : \$verific$n833$9851 ;
  assign \$verific$n851$9857  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1049.60-1049.69" *) apu_en_i;
  assign \$verific$n852$9858  = apu_write_dep_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1049.41-1049.70" *) \$verific$n851$9857 ;
  assign apu_stall_o = apu_read_dep_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1049.24-1049.70" *) \$verific$n852$9858 ;
  assign \$verific$n95$9655  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:495.27-495.40" *) jr_stall_o;
  assign \$verific$n937$9866  = jump_done & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1112.25-1112.50" *) \$verific$n130$9889 [2];
  assign \$verific$n96$9656  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:495.44-495.58" *) jump_done_q;
  assign \$verific$n97$9657  = \$verific$n95$9655  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:495.27-495.58" *) \$verific$n96$9656 ;
  assign perf_jump_o = \$verific$n955$9872  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1125.29-1125.88" *) \$verific$n956$9873 ;
  assign \$verific$n99$9658  = \$verific$n97$9657  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:495.23-498.26" *) 1'h1 : jump_done_q;
  assign \$verific$n108$9886 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:509.28-520.26" *) ebrk_force_debug_mode;
  assign \$verific$n130$9889 [2] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:548.39-548.69" *) id_ready_i;
  assign \$verific$n184$9688  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n182$9687 ;
  assign \$verific$n187$9690  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n185$9689 ;
  assign \$verific$n429$9913 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:665.9-671.12" *) \$verific$n1013$9945 [0];
  assign \$verific$n456$9916 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:688.25-688.82" *) \$verific$n462$9917 [4];
  assign \$verific$n126$9660  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:746.32-746.92" *) \$verific$n24$9633 ;
  assign \$verific$n535$9926 [1] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:780.37-780.96" *) data_we_ex_i;
  assign \$verific$n598$9801  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) \$verific$n592$9799 ;
  assign \$verific$n719$9940 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:941.9-942.44" *) debug_single_step_i;
  assign \$verific$n117$9659  = debug_mode_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:505.23-520.26" *) 1'h0 : \$verific$n108$9886 [0];
  assign \$verific$n128$9661  = mret_insn_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:541.21-541.46" *) uret_insn_i;
  assign \$verific$n129$9662  = \$verific$n128$9661  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:541.21-541.60" *) dret_insn_i;
  assign jump_in_dec = \$verific$n17$9628  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:275.30-275.89" *) \$verific$n18$9629 ;
  assign \$verific$n156$9663  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) jump_in_dec;
  assign \$verific$n157$9664  = ebrk_insn_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n156$9663 ;
  assign \$verific$n158$9665  = jump_in_dec | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) ebrk_insn_i;
  assign \$verific$n159$9666  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n158$9665 ;
  assign \$verific$n160$9667  = pipe_flush_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) \$verific$n159$9666 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1094.5-1121.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) illegal_insn_q <= 1'h0;
    else illegal_insn_q <= illegal_insn_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1094.5-1121.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) instr_valid_irq_flush_q <= 1'h0;
    else instr_valid_irq_flush_q <= instr_valid_irq_flush_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1094.5-1121.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) jump_done_q <= 1'h0;
    else jump_done_q <= \$verific$n937$9866 ;
  assign \$verific$n207$9891  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) 4'h2 : { \$verific$n163$9670 , 1'h0, \$verific$n1011$9960  };
  assign \$verific$n212$9892  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) 5'h0b : \$verific$n188$9890 ;
  assign \$verific$n219$9893  = illegal_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:474.17-557.20" *) 2'h0 : { jump_in_dec, 1'h0 };
  assign \$verific$n250$9895  = id_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:571.21-586.24" *) \$verific$n244$9894  : \$verific$n212$9892 ;
  assign \$verific$n257$9896  = \$verific$n1013$9945 [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:559.17-587.20" *) \$verific$n250$9895  : \$verific$n212$9892 ;
  assign \$verific$n294$9898  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n271$9897  : ctrl_fsm_cs;
  assign \$verific$n304$9899  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n979$9964  : 4'h0;
  assign \$verific$n310$9900  = \$verific$n85$9650  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:440.16-595.14" *) \$verific$n969$9959  : 2'h0;
  assign \$verific$n321$9901  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 4'h1 : \$verific$n304$9899 ;
  assign \$verific$n326$9902  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 5'h0c : \$verific$n294$9898 ;
  assign \$verific$n336$9903  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:419.16-595.14" *) 2'h0 : \$verific$n310$9900 ;
  assign \$verific$n348$9904  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) { 2'h1, data_we_ex_i, 1'h1 } : \$verific$n321$9901 ;
  assign \$verific$n353$9905  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 5'h0c : \$verific$n326$9902 ;
  assign \$verific$n364$9906  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:402.16-595.14" *) 2'h0 : \$verific$n336$9903 ;
  assign \$verific$n380$9908  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) 4'h0 : \$verific$n348$9904 ;
  assign \$verific$n385$9909  = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:387.11-595.14" *) ctrl_fsm_cs : \$verific$n353$9905 ;
  assign \$verific$n403$9910  = ex_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:620.14-622.34" *) 5'h0c : ctrl_fsm_cs;
  assign \$verific$n39$9881  = fetch_enable_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:309.9-312.12" *) 5'h01 : ctrl_fsm_cs;
  assign \$verific$n468$9918  = id_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:687.9-692.33" *) { \$verific$n462$9917 [4], \$verific$n456$9916 [0], 2'h0, \$verific$n456$9916 [0] } : 5'h0a;
  assign \$verific$n48$9882  = \$verific$n47$9645  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:350.9-352.12" *) 5'h04 : ctrl_fsm_cs;
  assign \$verific$n55$9883  = id_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:361.9-364.12" *) 5'h05 : ctrl_fsm_cs;
  assign \$verific$n62$9884  = \$verific$n61$9646  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:367.9-373.12" *) 5'h07 : \$verific$n55$9883 ;
  assign \$verific$n614$9927  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) 3'h4 : { \$verific$n592$9799 , 1'h0, \$verific$n588$9796  };
  assign \$verific$n621$9928  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) { \$verific$n1013$9945 [1], 1'h1, \$verific$n1013$9945 [1], 1'h1 } : { \$verific$n601$9804 , \$verific$n1012$9946 , \$verific$n607$9807  };
  assign \$verific$n626$9929  = illegal_insn_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:793.11-854.14" *) 4'h0 : { \$verific$n570$9778 , 1'h0, \$verific$n570$9778 , \$verific$n570$9778  };
  assign \$verific$n634$9930  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) 3'h4 : \$verific$n614$9927 ;
  assign \$verific$n72$9885  = \$verific$n462$9917 [4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:375.9-380.12" *) 5'h0f : \$verific$n62$9884 ;
  assign \$verific$n640$9931  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) 4'h1 : \$verific$n626$9929 ;
  assign \$verific$n646$9932  = is_fetch_failed_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:783.14-855.12" *) 4'h5 : \$verific$n621$9928 ;
  assign \$verific$n654$9933  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) 3'h4 : \$verific$n634$9930 ;
  assign \$verific$n660$9934  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) { 2'h1, \$verific$n535$9926 [1], 1'h1 } : \$verific$n640$9931 ;
  assign \$verific$n666$9935  = data_err_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:773.9-855.12" *) 4'h5 : \$verific$n646$9932 ;
  assign \$verific$n710$9938  = ebrk_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:926.13-927.50" *) 2'h1 : { debug_req_i, 1'h1 };
  assign \$verific$n716$9939  = \$verific$n706$9836  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:919.9-928.12" *) \$verific$n710$9938  : 2'h1;
  assign \$verific$n723$9941  = debug_req_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:943.9-944.47" *) 3'h3 : { debug_single_step_i, 1'h0, \$verific$n719$9940 [0] };
  assign \$verific$n727$9942  = ebrk_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:945.9-946.46" *) 3'h1 : \$verific$n723$9941 ;
  assign \$verific$n868$9947  = regfile_we_wb_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1060.5-1068.8" *) { reg_d_wb_is_reg_a_i, 1'h0 } : 2'h0;
  assign \$verific$n871$9948  = regfile_we_wb_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1060.5-1068.8" *) { reg_d_wb_is_reg_b_i, 1'h0 } : 2'h0;
  assign \$verific$n874$9949  = regfile_we_wb_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1060.5-1068.8" *) { reg_d_wb_is_reg_c_i, 1'h0 } : 2'h0;
  assign \$verific$n879$9950  = reg_d_alu_is_reg_a_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1073.6-1074.43" *) 2'h1 : \$verific$n868$9947 ;
  assign \$verific$n883$9951  = reg_d_alu_is_reg_b_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1075.6-1076.43" *) 2'h1 : \$verific$n871$9948 ;
  assign \$verific$n887$9952  = reg_d_alu_is_reg_c_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1077.6-1078.43" *) 2'h1 : \$verific$n874$9949 ;
  assign \$verific$n890$9953  = regfile_alu_we_fw_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1071.5-1079.8" *) \$verific$n879$9950  : \$verific$n868$9947 ;
  assign \$verific$n893$9954  = regfile_alu_we_fw_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1071.5-1079.8" *) \$verific$n883$9951  : \$verific$n871$9948 ;
  assign \$verific$n896$9955  = regfile_alu_we_fw_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1071.5-1079.8" *) \$verific$n887$9952  : \$verific$n874$9949 ;
  assign \$verific$n899$9956  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1086.14-1088.8" *) 2'h1 : \$verific$n896$9955 ;
  assign operand_a_fw_mux_sel_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1082.5-1088.8" *) 2'h1 : \$verific$n890$9953 ;
  assign operand_b_fw_mux_sel_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1082.5-1088.8" *) 2'h0 : \$verific$n893$9954 ;
  assign operand_c_fw_mux_sel_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:1082.5-1088.8" *) \$verific$n896$9955  : \$verific$n899$9956 ;
  assign { \$verific$n697$9937 , \$verific$n371$9907  } = branch_taken_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:896.9-900.12" *) 4'hf : { 2'h0, \$verific$n364$9906  };
  assign \$verific$n969$9959  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) 2'h0 : \$verific$n219$9893 ;
  assign { \$verific$n526$9925 , \$verific$n496$9921  } = irq_id_ctrl_i[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:741.9-753.12" *) { \$verific$n518$9924 , \$verific$n488$9920  } : { 1'h0, \$verific$n524$9776 , 1'h0, \$verific$n494$9774  };
  assign { \$verific$n524$9776 , \$verific$n494$9774 , \$verific$n518$9924 , \$verific$n488$9920  } = irq_sec_ctrl_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:749.11-752.92" *) 6'h0a : { \$verific$n24$9633 , \$verific$n24$9633 , \$verific$n126$9660 , \$verific$n24$9633 , \$verific$n126$9660 , \$verific$n24$9633  };
  assign { \$verific$n743$9943 , \$verific$n412$9911 , \$verific$n437$9914  } = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:961.9-983.12" *) { 1'h1, data_we_ex_i, 2'h3, data_we_ex_i, 2'h3, data_we_ex_i, 1'h1 } : 9'h000;
  assign \$verific$n979$9964  = \$verific$n267$9715  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *) 4'h0 : \$verific$n207$9891 ;
  assign { \$verific$n747$9944 , \$verific$n416$9912 , \$verific$n441$9915  } = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:961.9-983.12" *) 11'h0cc : { 1'h1, \$verific$n739$9838 , \$verific$n403$9910 , 2'h1, \$verific$n1013$9945 [0], \$verific$n429$9913 [0] };
  assign \$verific$n111$9887  = debug_mode_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:505.23-520.26" *) 5'h10 : { ebrk_force_debug_mode, \$verific$n108$9886 [0], 1'h0, \$verific$n108$9886 [0], \$verific$n108$9886 [0] };
  assign \$verific$n119$9888  = debug_mode_q ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:505.23-520.26" *) 2'h0 : { \$verific$n108$9886 [0], \$verific$n108$9886 [0] };
  assign \$verific$n185$9689  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) { jump_in_dec, \$verific$n172$9679 , \$verific$n175$9682 , \$verific$n177$9684  };
  assign \$verific$n194$9691  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *) { jump_in_dec, \$verific$n160$9667 , \$verific$n166$9673 , \$verific$n169$9676 , \$verific$n172$9679 , \$verific$n175$9682 , \$verific$n177$9684  };
  assign \$verific$n595$9800  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) { ebrk_insn_i, \$verific$n570$9778 , \$verific$n588$9796  };
  assign \$verific$n599$9802  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) { \$verific$n573$9781 , \$verific$n576$9784 , \$verific$n579$9787  };
  assign \$verific$n600$9803  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) { \$verific$n582$9790 , \$verific$n585$9793 , \$verific$n588$9796 , \$verific$n590$9798  };
  assign \$verific$n602$9805  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) { \$verific$n573$9781 , \$verific$n576$9784 , \$verific$n579$9787 , \$verific$n582$9790 , \$verific$n588$9796 , \$verific$n590$9798  };
  assign \$verific$n606$9806  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *) { \$verific$n573$9781 , \$verific$n576$9784 , \$verific$n579$9787 , \$verific$n582$9790 , \$verific$n585$9793 , \$verific$n588$9796 , \$verific$n590$9798  };
  function [4:0] \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051 ;
    input [4:0] a;
    input [44:0] b;
    input [8:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[4:0];
      9'b???????1?:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[9:5];
      9'b??????1??:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[14:10];
      9'b?????1???:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[19:15];
      9'b????1????:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[24:20];
      9'b???1?????:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[29:25];
      9'b??1??????:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[34:30];
      9'b?1???????:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[39:35];
      9'b1????????:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = b[44:40];
      default:
        \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051  = a;
    endcase
  endfunction
  assign \$verific$n188$9890  = \$verific$select_126$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10051 (5'h00, { ctrl_fsm_cs, \$verific$n111$9887 , 21'h0b5ad6, id_ready_i, \$verific$n130$9889 [2], id_ready_i, 2'h2, id_ready_i, \$verific$n130$9889 [2], id_ready_i, \$verific$n130$9889 [2], ctrl_fsm_cs }, { jump_in_dec, \$verific$n157$9664 , \$verific$n160$9667 , \$verific$n163$9670 , \$verific$n166$9673 , \$verific$n169$9676 , \$verific$n172$9679 , \$verific$n175$9682 , \$verific$n177$9684  });
  function [4:0] \$verific$select_166$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:585$10079 ;
    input [4:0] a;
    input [24:0] b;
    input [4:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:573.25-585.32" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        \$verific$select_166$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:585$10079  = b[4:0];
      5'b???1?:
        \$verific$select_166$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:585$10079  = b[9:5];
      5'b??1??:
        \$verific$select_166$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:585$10079  = b[14:10];
      5'b?1???:
        \$verific$select_166$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:585$10079  = b[19:15];
      5'b1????:
        \$verific$select_166$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:585$10079  = b[24:20];
      default:
        \$verific$select_166$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:585$10079  = a;
    endcase
  endfunction
  assign \$verific$n244$9894  = \$verific$select_166$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:585$10079 (5'h00, 25'h0b5ae30, { \$verific$n226$9699 , \$verific$n235$9703 , \$verific$n238$9706 , \$verific$n241$9709 , \$verific$n243$9711  });
  function [4:0] \$verific$select_178$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:590$10089 ;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:445.13-590.20" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_178$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:590$10089  = b[4:0];
      3'b?1?:
        \$verific$select_178$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:590$10089  = b[9:5];
      3'b1??:
        \$verific$select_178$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:590$10089  = b[14:10];
      default:
        \$verific$select_178$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:590$10089  = a;
    endcase
  endfunction
  assign \$verific$n271$9897  = \$verific$select_178$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:590$10089 (5'h00, { 10'h110, \$verific$n257$9896  }, { \$verific$n90$9653 , \$verific$n266$9714 , \$verific$n268$9716  });
  function [2:0] \$verific$select_436$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:882$10239 ;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:863.9-882.16" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$verific$select_436$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:882$10239  = b[2:0];
      4'b??1?:
        \$verific$select_436$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:882$10239  = b[5:3];
      4'b?1??:
        \$verific$select_436$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:882$10239  = b[8:6];
      4'b1???:
        \$verific$select_436$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:882$10239  = b[11:9];
      default:
        \$verific$select_436$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:882$10239  = a;
    endcase
  endfunction
  assign \$verific$n684$9936  = \$verific$select_436$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:882$10239 (3'h0, 12'hbb8, { mret_dec_i, \$verific$n678$9827 , \$verific$n681$9830 , \$verific$n683$9832  });
  function [1:0] \$verific$select_658$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10000 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:486.19-556.26" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_658$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10000  = b[1:0];
      3'b?1?:
        \$verific$select_658$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10000  = b[3:2];
      3'b1??:
        \$verific$select_658$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10000  = b[5:4];
      default:
        \$verific$select_658$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10000  = a;
    endcase
  endfunction
  assign \$verific$n1011$9960  = \$verific$select_658$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:556$10000 (2'h0, { 2'h0, \$verific$n119$9888 , \$verific$n126$9660 , \$verific$n126$9660  }, { \$verific$n194$9691 , \$verific$n157$9664 , \$verific$n163$9670  });
  function [1:0] \$verific$select_659$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10054 ;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:803.13-853.20" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$verific$select_659$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10054  = b[1:0];
      4'b??1?:
        \$verific$select_659$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10054  = b[3:2];
      4'b?1??:
        \$verific$select_659$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10054  = b[5:4];
      4'b1???:
        \$verific$select_659$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10054  = b[7:6];
      default:
        \$verific$select_659$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10054  = a;
    endcase
  endfunction
  assign \$verific$n1012$9946  = \$verific$select_659$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_controller.sv:853$10054 (2'h0, { 1'h1, \$verific$n1013$9945 [1], 1'h1, \$verific$n1013$9945 [1], 4'h9 }, { ebrk_insn_i, \$verific$n570$9778 , \$verific$n602$9805 , \$verific$n585$9793  });
  assign \$verific$n462$9917 [3:0] = { \$verific$n456$9916 [0], 2'h0, \$verific$n456$9916 [0] };
  assign irq_id_o = irq_id_ctrl_i[4:0];
  assign ___extnets_8 = ebrk_insn_i;
  assign ___extnets_6 = ecall_insn_i;
  assign ___extnets_4 = uret_insn_i;
  assign ___extnets_2 = mret_insn_i;
  assign ___extnets_0 = pipe_flush_i;
  assign perf_ld_stall_o = load_stall_o;
  assign perf_jr_stall_o = jr_stall_o;
  assign misaligned_stall_o = data_misaligned_i;
  assign debug_mode_o = debug_mode_q;
  assign is_decoding_o = \$auto$bmuxmap.cc:84:execute$14248 ;
  assign instr_req_o = \$auto$bmuxmap.cc:84:execute$14284 ;
  assign halt_if_o = \$auto$bmuxmap.cc:84:execute$14320 ;
  assign pc_set_o = \$auto$bmuxmap.cc:84:execute$14356 ;
  assign halt_id_o = \$auto$bmuxmap.cc:84:execute$14392 ;
  assign perf_pipeline_stall_o = \$auto$bmuxmap.cc:84:execute$14428 ;
  assign csr_save_ex_o = \$auto$bmuxmap.cc:84:execute$14464 ;
  assign csr_save_cause_o = \$auto$bmuxmap.cc:84:execute$14500 ;
  assign data_err_ack_o = \$auto$bmuxmap.cc:84:execute$14536 ;
  assign debug_csr_save_o = \$auto$bmuxmap.cc:84:execute$14572 ;
  assign csr_save_if_o = \$auto$bmuxmap.cc:84:execute$14608 ;
  assign debug_mode_n = \$auto$bmuxmap.cc:84:execute$14644 ;
  assign csr_save_id_o = \$auto$bmuxmap.cc:84:execute$14680 ;
  assign illegal_insn_n = \$auto$bmuxmap.cc:84:execute$14716 ;
  assign csr_restore_mret_id_o = \$auto$bmuxmap.cc:84:execute$14752 ;
  assign csr_restore_uret_id_o = \$auto$bmuxmap.cc:84:execute$14788 ;
  assign csr_restore_dret_id_o = \$auto$bmuxmap.cc:84:execute$14824 ;
  assign exc_kill_o = \$auto$bmuxmap.cc:84:execute$14860 ;
  assign instr_valid_irq_flush_n = \$auto$bmuxmap.cc:84:execute$14896 ;
  assign csr_irq_sec_o = \$auto$bmuxmap.cc:84:execute$14932 ;
  assign irq_ack_o = \$auto$bmuxmap.cc:84:execute$14968 ;
  assign exc_ack_o = \$auto$bmuxmap.cc:84:execute$14987 ;
  assign hwloop_mask_o = \$auto$bmuxmap.cc:84:execute$15023 ;
  assign jump_done = \$auto$bmuxmap.cc:84:execute$15059 ;
  assign first_fetch_o = \$auto$bmuxmap.cc:84:execute$15095 ;
  assign ctrl_busy_o = \$auto$bmuxmap.cc:84:execute$15114 ;
  assign ctrl_fsm_ns = \$auto$bmuxmap.cc:84:execute$15150 ;
  assign pc_mux_o = \$auto$bmuxmap.cc:84:execute$15186 ;
  assign csr_cause_o = \$auto$bmuxmap.cc:84:execute$15222 ;
  assign exc_pc_mux_o = \$auto$bmuxmap.cc:84:execute$15258 ;
  assign debug_cause_o = \$auto$bmuxmap.cc:84:execute$15294 ;
  assign trap_addr_mux_o = \$auto$bmuxmap.cc:84:execute$15330 ;
  assign exc_cause_o = \$auto$bmuxmap.cc:84:execute$15366 ;
endmodule

(* keep =  1  *)
(* top =  1  *)
(* hdlname = "riscv_core" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:38.8-38.18" *)
module riscv_core(clk_i, rst_ni, clock_en_i, test_en_i, fregfile_disable_i, instr_req_o, instr_gnt_i, instr_rvalid_i, data_req_o, data_gnt_i, data_rvalid_i, data_we_o, apu_master_req_o, apu_master_ready_o, apu_master_gnt_i, apu_master_valid_i, irq_ack_o, irq_sec_i, irq_software_i, irq_timer_i, irq_external_i
, irq_nmi_i, sec_lvl_o, debug_req_i, ivalid_o, iexception_o, interrupt_o, compressed_o, fetch_enable_i, core_busy_o, core_id_i, cluster_id_i, instr_addr_o, instr_rdata_i, data_be_o, data_addr_o, data_wdata_o, data_rdata_i, data_atop_o, \apu_master_operands_o[2] , apu_master_op_o, apu_master_type_o
, apu_master_flags_o, apu_master_result_i, apu_master_flags_i, irq_id_o, irq_fast_i, irq_fastx_i, cause_o, tval_o, priv_o, iaddr_o, instr_o, ext_perf_counters_i, boot_addr_i, \apu_master_operands_o[1] , \apu_master_operands_o[0] );
  wire \$verific$n2309$23 ;
  wire \$verific$n2310$24 ;
  wire \$verific$n2311$25 ;
  wire \$verific$n2313$27 ;
  wire \$verific$n2467$28 ;
  wire \$verific$n2468$29 ;
  wire \$verific$n2469$30 ;
  wire \$verific$n2470$31 ;
  wire \$verific$n2471$32 ;
  wire \$verific$n2472$33 ;
  wire \$verific$n2475$35 ;
  wire \$verific$n2476$36 ;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] \$verific$n35$38 ;
  wire \$verific$n68$11 ;
  wire \$verific$n69$12 ;
  wire \$verific$n70$13 ;
  wire \$verific$n71$14 ;
  wire \$verific$n72$15 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:201.16-201.33" *)
  wire [1:0] alu_clpx_shift_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:191.16-191.25" *)
  wire alu_en_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:200.16-200.30" *)
  wire alu_is_clpx_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:200.32-200.48" *)
  wire alu_is_subrot_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:193.16-193.32" *)
  wire [31:0] alu_operand_a_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:194.16-194.32" *)
  wire [31:0] alu_operand_b_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:195.16-195.32" *)
  wire [31:0] alu_operand_c_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:192.28-192.43" *)
  wire [6:0] alu_operator_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:199.16-199.31" *)
  wire [1:0] alu_vec_mode_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:186.16-186.24" *)
  wire apu_busy;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:229.32-229.41" *)
  wire apu_en_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:231.32-231.44" *)
  wire [14:0] apu_flags_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:233.32-233.42" *)
  wire [1:0] apu_lat_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:109.42-109.60" *)
  input [4:0] apu_master_flags_i;
  wire [4:0] apu_master_flags_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:105.42-105.60" *)
  output [14:0] apu_master_flags_o;
  wire [14:0] apu_master_flags_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:100.42-100.58" *)
  input apu_master_gnt_i;
  wire apu_master_gnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:103.42-103.57" *)
  output [5:0] apu_master_op_o;
  wire [5:0] apu_master_op_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:102.42-102.63" *)
  output [31:0] \apu_master_operands_o[0] ;
  wire [31:0] \apu_master_operands_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:102.42-102.63" *)
  output [31:0] \apu_master_operands_o[1] ;
  wire [31:0] \apu_master_operands_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:102.42-102.63" *)
  output [31:0] \apu_master_operands_o[2] ;
  wire [31:0] \apu_master_operands_o[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:99.42-99.60" *)
  output apu_master_ready_o;
  wire apu_master_ready_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:98.42-98.58" *)
  output apu_master_req_o;
  wire apu_master_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:108.42-108.61" *)
  input [31:0] apu_master_result_i;
  wire [31:0] apu_master_result_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:104.42-104.59" *)
  output [-1:0] apu_master_type_o;
  wire [-1:0] apu_master_type_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:107.42-107.60" *)
  input apu_master_valid_i;
  wire apu_master_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:232.32-232.41" *)
  wire [5:0] apu_op_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:234.51-234.66" *)
  wire [31:0] \apu_operands_ex[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:234.51-234.66" *)
  wire [31:0] \apu_operands_ex[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:234.51-234.66" *)
  wire [31:0] \apu_operands_ex[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:239.32-239.44" *)
  wire apu_read_dep;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:237.32-237.45" *)
  wire [5:0] \apu_read_regs[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:237.32-237.45" *)
  wire [5:0] \apu_read_regs[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:237.32-237.45" *)
  wire [5:0] \apu_read_regs[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:238.32-238.51" *)
  wire [2:0] apu_read_regs_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:300.16-300.28" *)
  (* unused_bits = "0" *)
  wire apu_ready_wb;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:230.32-230.43" *)
  (* unused_bits = "0 1" *)
  wire [-1:0] apu_type_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:235.32-235.44" *)
  wire [5:0] apu_waddr_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:242.32-242.45" *)
  wire apu_write_dep;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:240.32-240.46" *)
  wire [5:0] \apu_write_regs[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:240.32-240.46" *)
  wire [5:0] \apu_write_regs[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:241.32-241.52" *)
  wire [1:0] apu_write_regs_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:196.16-196.26" *)
  wire [4:0] bmask_a_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:197.16-197.26" *)
  wire [4:0] bmask_b_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:73.23-73.34" *)
  input [31:0] boot_addr_i;
  wire [31:0] boot_addr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:181.16-181.31" *)
  wire branch_decision;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:180.16-180.28" *)
  wire branch_in_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:132.23-132.30" *)
  output [4:0] cause_o;
  wire [4:0] cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:161.22-161.39" *)
  wire clear_instr_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:445.16-445.19" *)
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:64.23-64.28" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:447.16-447.24" *)
  wire clock_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:67.23-67.33" *)
  input clock_en_i;
  wire clock_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:75.23-75.35" *)
  input [5:0] cluster_id_i;
  wire [5:0] cluster_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:137.23-137.35" *)
  output compressed_o;
  wire compressed_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:352.38-352.51" *)
  wire core_busy_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:141.23-141.34" *)
  output core_busy_o;
  wire core_busy_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:352.53-352.64" *)
  reg core_busy_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:352.16-352.36" *)
  wire core_ctrl_firstfetch;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:74.23-74.32" *)
  input [3:0] core_id_i;
  wire [3:0] core_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:268.16-268.26" *)
  wire csr_access;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:264.16-264.29" *)
  wire csr_access_ex;
  (* enum_value_000000000000 = "\\CSR_USTATUS" *)
  (* enum_value_000000000101 = "\\CSR_UTVEC" *)
  (* enum_value_000001000001 = "\\CSR_UEPC" *)
  (* enum_value_000001000010 = "\\CSR_UCAUSE" *)
  (* enum_value_001100000000 = "\\CSR_MSTATUS" *)
  (* enum_value_001100000001 = "\\CSR_MISA" *)
  (* enum_value_001100000100 = "\\CSR_MIE" *)
  (* enum_value_001100000101 = "\\CSR_MTVEC" *)
  (* enum_value_001101000000 = "\\CSR_MSCRATCH" *)
  (* enum_value_001101000001 = "\\CSR_MEPC" *)
  (* enum_value_001101000010 = "\\CSR_MCAUSE" *)
  (* enum_value_001101000100 = "\\CSR_MIP" *)
  (* enum_value_001110100000 = "\\CSR_PMPCFG0" *)
  (* enum_value_001110100001 = "\\CSR_PMPCFG1" *)
  (* enum_value_001110100010 = "\\CSR_PMPCFG2" *)
  (* enum_value_001110100011 = "\\CSR_PMPCFG3" *)
  (* enum_value_001110110000 = "\\CSR_PMPADDR0" *)
  (* enum_value_001110110001 = "\\CSR_PMPADDR1" *)
  (* enum_value_001110110010 = "\\CSR_PMPADDR2" *)
  (* enum_value_001110110011 = "\\CSR_PMPADDR3" *)
  (* enum_value_001110110100 = "\\CSR_PMPADDR4" *)
  (* enum_value_001110110101 = "\\CSR_PMPADDR5" *)
  (* enum_value_001110110110 = "\\CSR_PMPADDR6" *)
  (* enum_value_001110110111 = "\\CSR_PMPADDR7" *)
  (* enum_value_001110111000 = "\\CSR_PMPADDR8" *)
  (* enum_value_001110111001 = "\\CSR_PMPADDR9" *)
  (* enum_value_001110111010 = "\\CSR_PMPADDR10" *)
  (* enum_value_001110111011 = "\\CSR_PMPADDR11" *)
  (* enum_value_001110111100 = "\\CSR_PMPADDR12" *)
  (* enum_value_001110111101 = "\\CSR_PMPADDR13" *)
  (* enum_value_001110111110 = "\\CSR_PMPADDR14" *)
  (* enum_value_001110111111 = "\\CSR_PMPADDR15" *)
  (* enum_value_011110110000 = "\\CSR_DCSR" *)
  (* enum_value_011110110001 = "\\CSR_DPC" *)
  (* enum_value_011110110010 = "\\CSR_DSCRATCH0" *)
  (* enum_value_011110110011 = "\\CSR_DSCRATCH1" *)
  (* enum_value_011111010000 = "\\CSR_MIEX" *)
  (* enum_value_011111010001 = "\\CSR_MTVECX" *)
  (* enum_value_011111010010 = "\\CSR_MIPX" *)
  (* enum_value_111100010100 = "\\CSR_MHARTID" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:270.16-270.24" *)
  (* wiretype = "\\csr_num_e" *)
  wire [11:0] csr_addr;
  (* enum_value_000000000000 = "\\CSR_USTATUS" *)
  (* enum_value_000000000101 = "\\CSR_UTVEC" *)
  (* enum_value_000001000001 = "\\CSR_UEPC" *)
  (* enum_value_000001000010 = "\\CSR_UCAUSE" *)
  (* enum_value_001100000000 = "\\CSR_MSTATUS" *)
  (* enum_value_001100000001 = "\\CSR_MISA" *)
  (* enum_value_001100000100 = "\\CSR_MIE" *)
  (* enum_value_001100000101 = "\\CSR_MTVEC" *)
  (* enum_value_001101000000 = "\\CSR_MSCRATCH" *)
  (* enum_value_001101000001 = "\\CSR_MEPC" *)
  (* enum_value_001101000010 = "\\CSR_MCAUSE" *)
  (* enum_value_001101000100 = "\\CSR_MIP" *)
  (* enum_value_001110100000 = "\\CSR_PMPCFG0" *)
  (* enum_value_001110100001 = "\\CSR_PMPCFG1" *)
  (* enum_value_001110100010 = "\\CSR_PMPCFG2" *)
  (* enum_value_001110100011 = "\\CSR_PMPCFG3" *)
  (* enum_value_001110110000 = "\\CSR_PMPADDR0" *)
  (* enum_value_001110110001 = "\\CSR_PMPADDR1" *)
  (* enum_value_001110110010 = "\\CSR_PMPADDR2" *)
  (* enum_value_001110110011 = "\\CSR_PMPADDR3" *)
  (* enum_value_001110110100 = "\\CSR_PMPADDR4" *)
  (* enum_value_001110110101 = "\\CSR_PMPADDR5" *)
  (* enum_value_001110110110 = "\\CSR_PMPADDR6" *)
  (* enum_value_001110110111 = "\\CSR_PMPADDR7" *)
  (* enum_value_001110111000 = "\\CSR_PMPADDR8" *)
  (* enum_value_001110111001 = "\\CSR_PMPADDR9" *)
  (* enum_value_001110111010 = "\\CSR_PMPADDR10" *)
  (* enum_value_001110111011 = "\\CSR_PMPADDR11" *)
  (* enum_value_001110111100 = "\\CSR_PMPADDR12" *)
  (* enum_value_001110111101 = "\\CSR_PMPADDR13" *)
  (* enum_value_001110111110 = "\\CSR_PMPADDR14" *)
  (* enum_value_001110111111 = "\\CSR_PMPADDR15" *)
  (* enum_value_011110110000 = "\\CSR_DCSR" *)
  (* enum_value_011110110001 = "\\CSR_DPC" *)
  (* enum_value_011110110010 = "\\CSR_DSCRATCH0" *)
  (* enum_value_011110110011 = "\\CSR_DSCRATCH1" *)
  (* enum_value_011111010000 = "\\CSR_MIEX" *)
  (* enum_value_011111010001 = "\\CSR_MTVECX" *)
  (* enum_value_011111010010 = "\\CSR_MIPX" *)
  (* enum_value_111100010100 = "\\CSR_MHARTID" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:271.16-271.28" *)
  (* wiretype = "\\csr_num_e" *)
  wire [11:0] csr_addr_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:319.16-319.25" *)
  wire [6:0] csr_cause;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:341.29-341.42" *)
  wire [31:0] csr_hwlp_data;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:339.29-339.43" *)
  wire csr_hwlp_regid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:340.29-340.40" *)
  wire [2:0] csr_hwlp_we;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:307.16-307.27" *)
  wire csr_irq_sec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:269.16-269.22" *)
  wire [1:0] csr_op;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:265.16-265.25" *)
  wire [1:0] csr_op_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:272.16-272.25" *)
  wire [31:0] csr_rdata;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:323.16-323.35" *)
  wire csr_restore_dret_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:320.16-320.35" *)
  wire csr_restore_mret_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:321.16-321.35" *)
  wire csr_restore_uret_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:315.16-315.30" *)
  wire csr_save_cause;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:318.16-318.27" *)
  wire csr_save_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:317.16-317.27" *)
  wire csr_save_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:316.16-316.27" *)
  wire csr_save_if;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:273.16-273.25" *)
  wire [31:0] csr_wdata;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:183.16-183.25" *)
  wire ctrl_busy;
  (* enum_value_00 = "\\PRIV_LVL_U" *)
  (* enum_value_01 = "\\PRIV_LVL_S" *)
  (* enum_value_10 = "\\PRIV_LVL_H" *)
  (* enum_value_11 = "\\PRIV_LVL_M" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:274.16-274.32" *)
  (* wiretype = "\\PrivLvl_t" *)
  wire [1:0] current_priv_lvl;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:90.23-90.34" *)
  output [31:0] data_addr_o;
  wire [31:0] data_addr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:360.37-360.50" *)
  wire [31:0] data_addr_pmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:278.16-278.28" *)
  wire [5:0] data_atop_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:94.23-94.34" *)
  output [5:0] data_atop_o;
  wire [5:0] data_atop_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:89.23-89.32" *)
  output [3:0] data_be_o;
  wire [3:0] data_be_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:364.37-364.49" *)
  (* unused_bits = "0" *)
  wire data_err_ack;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:363.37-363.49" *)
  wire data_err_pmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:86.23-86.33" *)
  input data_gnt_i;
  wire data_gnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:362.37-362.49" *)
  wire data_gnt_pmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:283.16-283.34" *)
  wire data_load_event_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:174.16-174.31" *)
  wire data_misaligned;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:284.16-284.34" *)
  wire data_misaligned_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:92.23-92.35" *)
  input [31:0] data_rdata_i;
  wire [31:0] data_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:281.16-281.34" *)
  wire [1:0] data_reg_offset_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:282.16-282.27" *)
  wire data_req_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:85.23-85.33" *)
  output data_req_o;
  wire data_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:359.37-359.49" *)
  wire data_req_pmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:87.23-87.36" *)
  input data_rvalid_i;
  wire data_rvalid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:280.16-280.32" *)
  wire [1:0] data_sign_ext_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:279.16-279.28" *)
  wire [1:0] data_type_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:91.23-91.35" *)
  output [31:0] data_wdata_o;
  wire [31:0] data_wdata_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:277.16-277.26" *)
  wire data_we_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:88.23-88.32" *)
  output data_we_o;
  wire data_we_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:327.16-327.27" *)
  wire [2:0] debug_cause;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:328.16-328.30" *)
  wire debug_csr_save;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:330.16-330.29" *)
  wire debug_ebreakm;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:331.16-331.29" *)
  wire debug_ebreaku;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:326.16-326.26" *)
  wire debug_mode;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:126.23-126.34" *)
  input debug_req_i;
  wire debug_req_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:329.16-329.33" *)
  wire debug_single_step;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:308.28-308.32" *)
  wire [31:0] depc;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:376.16-376.25" *)
  wire ebrk_insn;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:379.16-379.26" *)
  wire ecall_insn;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:291.16-291.24" *)
  wire ex_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:294.16-294.24" *)
  wire ex_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:165.22-165.31" *)
  (* unused_bits = "5" *)
  wire [5:0] exc_cause;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:164.22-164.35" *)
  wire [2:0] exc_pc_mux_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:143.42-143.61" *)
  input [-1:0] ext_perf_counters_i;
  wire [-1:0] ext_perf_counters_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:140.23-140.37" *)
  input fetch_enable_i;
  wire fetch_enable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:223.31-223.37" *)
  wire [4:0] fflags;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:224.31-224.41" *)
  wire [4:0] fflags_csr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:225.31-225.40" *)
  wire fflags_we;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:221.31-221.40" *)
  wire [4:0] fprec_csr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:70.23-70.41" *)
  input fregfile_disable_i;
  wire fregfile_disable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:222.31-222.38" *)
  wire [2:0] frm_csr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:289.16-289.23" *)
  wire halt_if;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:336.29-336.37" *)
  wire [31:0] \hwlp_cnt[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:336.29-336.37" *)
  wire [31:0] \hwlp_cnt[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:152.22-152.37" *)
  wire [1:0] hwlp_dec_cnt_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:335.29-335.37" *)
  wire [31:0] \hwlp_end[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:335.29-335.37" *)
  wire [31:0] \hwlp_end[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:334.29-334.39" *)
  wire [31:0] \hwlp_start[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:334.29-334.39" *)
  wire [31:0] \hwlp_start[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:135.23-135.30" *)
  output [31:0] iaddr_o;
  wire [31:0] iaddr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:290.16-290.24" *)
  wire id_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:293.16-293.24" *)
  wire id_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:130.23-130.35" *)
  output iexception_o;
  wire iexception_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:184.16-184.23" *)
  wire if_busy;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:157.22-157.39" *)
  wire illegal_c_insn_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:375.16-375.28" *)
  wire illegal_insn;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:198.16-198.30" *)
  wire [1:0] imm_vec_ext_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:81.40-81.52" *)
  output [31:0] instr_addr_o;
  wire [31:0] instr_addr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:367.37-367.51" *)
  wire [31:0] instr_addr_pmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:368.37-368.50" *)
  wire instr_err_pmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:79.40-79.51" *)
  input instr_gnt_i;
  wire instr_gnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:366.37-366.50" *)
  wire instr_gnt_pmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:136.23-136.30" *)
  output [31:0] instr_o;
  wire [31:0] instr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:82.40-82.53" *)
  input [31:0] instr_rdata_i;
  wire [31:0] instr_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:154.22-154.36" *)
  wire [31:0] instr_rdata_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:303.16-303.29" *)
  wire instr_req_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:78.40-78.51" *)
  output instr_req_o;
  wire instr_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:365.37-365.50" *)
  wire instr_req_pmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:80.40-80.54" *)
  input instr_rvalid_i;
  wire instr_rvalid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:153.22-153.36" *)
  wire instr_valid_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:131.23-131.34" *)
  output interrupt_o;
  wire interrupt_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:112.23-112.32" *)
  output irq_ack_o;
  wire irq_ack_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:118.23-118.37" *)
  input irq_external_i;
  wire irq_external_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:119.23-119.33" *)
  input [14:0] irq_fast_i;
  wire [14:0] irq_fast_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:121.23-121.34" *)
  input [31:0] irq_fastx_i;
  wire [31:0] irq_fastx_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:372.16-372.22" *)
  wire [5:0] irq_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:113.23-113.31" *)
  output [4:0] irq_id_o;
  wire [4:0] irq_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:120.23-120.32" *)
  input irq_nmi_i;
  wire irq_nmi_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:371.16-371.27" *)
  wire irq_pending;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:114.23-114.32" *)
  input irq_sec_i;
  wire irq_sec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:116.23-116.37" *)
  input irq_software_i;
  wire irq_software_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:117.23-117.34" *)
  input irq_timer_i;
  wire irq_timer_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:155.22-155.38" *)
  wire is_compressed_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:171.16-171.27" *)
  wire is_decoding;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:156.22-156.40" *)
  wire is_fetch_failed_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:151.22-151.32" *)
  wire is_hwlp_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:129.23-129.31" *)
  output ivalid_o;
  wire ivalid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:179.32-179.46" *)
  wire [31:0] jump_target_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:179.16-179.30" *)
  wire [31:0] jump_target_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:185.16-185.24" *)
  wire lsu_busy;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:286.16-286.25" *)
  wire [31:0] lsu_rdata;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:297.16-297.28" *)
  wire lsu_ready_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:298.16-298.28" *)
  wire lsu_ready_wb;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:306.16-306.28" *)
  wire m_irq_enable;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:308.16-308.20" *)
  wire [31:0] mepc;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:377.16-377.25" *)
  wire mret_insn;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:266.16-266.21" *)
  wire [23:0] mtvec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:266.23-266.29" *)
  wire [23:0] mtvecx;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:218.16-218.32" *)
  wire mult_clpx_img_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:217.16-217.34" *)
  wire [1:0] mult_clpx_shift_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:212.16-212.32" *)
  wire [31:0] mult_dot_op_a_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:213.16-213.32" *)
  wire [31:0] mult_dot_op_b_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:214.16-214.32" *)
  wire [31:0] mult_dot_op_c_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:215.16-215.34" *)
  wire [1:0] mult_dot_signed_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:208.16-208.26" *)
  wire mult_en_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:211.16-211.27" *)
  wire [4:0] mult_imm_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:682.37-682.52" *)
  wire mult_is_clpx_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:176.16-176.31" *)
  wire mult_multicycle;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:205.16-205.33" *)
  wire [31:0] mult_operand_a_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:206.16-206.33" *)
  wire [31:0] mult_operand_b_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:207.16-207.33" *)
  wire [31:0] mult_operand_c_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:204.16-204.32" *)
  wire [2:0] mult_operator_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:209.16-209.35" *)
  wire mult_sel_subword_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:210.16-210.35" *)
  wire [1:0] mult_signed_mode_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:188.16-188.21" *)
  wire [31:0] pc_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:159.22-159.27" *)
  wire [31:0] pc_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:158.22-158.27" *)
  wire [31:0] pc_if;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:163.22-163.31" *)
  wire [2:0] pc_mux_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:162.22-162.28" *)
  wire pc_set;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:245.32-245.45" *)
  wire perf_apu_cont;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:246.32-246.44" *)
  wire perf_apu_dep;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:244.32-244.45" *)
  wire perf_apu_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:247.32-247.43" *)
  wire perf_apu_wb;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:345.16-345.26" *)
  wire perf_imiss;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:347.16-347.29" *)
  wire perf_jr_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:346.16-346.25" *)
  wire perf_jump;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:348.16-348.29" *)
  wire perf_ld_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:349.16-349.35" *)
  wire perf_pipeline_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:380.16-380.26" *)
  wire pipe_flush;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:356.37-356.45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \pmp_addr[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:357.37-357.44" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \pmp_cfg[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:134.23-134.29" *)
  output [2:0] priv_o;
  wire [2:0] priv_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:256.16-256.36" *)
  wire [5:0] regfile_alu_waddr_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:259.16-259.36" *)
  wire [5:0] regfile_alu_waddr_fw;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:261.16-261.36" *)
  wire [31:0] regfile_alu_wdata_fw;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:257.16-257.33" *)
  wire regfile_alu_we_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:260.16-260.33" *)
  wire regfile_alu_we_fw;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:250.16-250.32" *)
  wire [5:0] regfile_waddr_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:252.16-252.37" *)
  wire [5:0] regfile_waddr_fw_wb_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:254.16-254.29" *)
  wire [31:0] regfile_wdata;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:251.16-251.29" *)
  wire regfile_we_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:253.16-253.29" *)
  wire regfile_we_wb;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:65.23-65.29" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:123.23-123.32" *)
  output sec_lvl_o;
  wire sec_lvl_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:68.23-68.32" *)
  input test_en_i;
  wire test_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:166.22-166.35" *)
  wire [1:0] trap_addr_mux;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:133.23-133.29" *)
  output [31:0] tval_o;
  wire [31:0] tval_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:306.30-306.42" *)
  wire u_irq_enable;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:308.22-308.26" *)
  wire [31:0] uepc;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:378.16-378.25" *)
  wire uret_insn;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:173.16-173.31" *)
  wire useincr_addr_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:266.31-266.36" *)
  wire [23:0] utvec;
  assign { \$verific$n35$38 [31], \$verific$n35$38 [0] } = { 1'h0, data_load_event_ex } & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:457.26-457.74" *) { 1'h0, data_req_o };
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:466.5-470.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) core_busy_q <= 1'h0;
    else core_busy_q <= core_busy_int;
  assign core_busy_o = core_ctrl_firstfetch ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:453.24-453.65" *) 1'h1 : core_busy_q;
  assign \$verific$n69$12  = if_busy | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:457.77-457.97" *) apu_busy;
  assign \$verific$n70$13  = if_busy | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:457.101-457.120" *) ctrl_busy;
  assign \$verific$n71$14  = \$verific$n70$13  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:457.101-457.131" *) lsu_busy;
  assign \$verific$n72$15  = \$verific$n71$14  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:457.100-457.143" *) apu_busy;
  assign core_busy_int = \$verific$n68$11  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:457.26-457.143" *) \$verific$n69$12  : \$verific$n72$15 ;
  assign clock_en = clock_en_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:459.41-459.65" *) core_busy_o;
  assign \$verific$n2309$23  = data_req_o & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1096.32-1096.55" *) data_gnt_i;
  assign \$verific$n2310$24  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1096.58-1096.70" *) data_we_o;
  assign \$verific$n2311$25  = \$verific$n2309$23  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1096.32-1096.70" *) \$verific$n2310$24 ;
  assign \$verific$n2313$27  = \$verific$n2309$23  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1097.32-1097.67" *) data_we_o;
  assign \$verific$n2467$28  = id_valid | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1177.23-1177.45" *) pipe_flush;
  assign \$verific$n2468$29  = \$verific$n2467$28  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1177.23-1177.58" *) mret_insn;
  assign \$verific$n2469$30  = \$verific$n2468$29  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1177.23-1177.71" *) uret_insn;
  assign \$verific$n2470$31  = \$verific$n2469$30  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1177.23-1177.85" *) ecall_insn;
  assign \$verific$n2471$32  = \$verific$n2470$31  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1177.22-1177.99" *) ebrk_insn;
  assign \$verific$n2472$33  = \$verific$n2471$32  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1177.21-1177.115" *) is_decoding;
  assign ivalid_o = \$verific$n2472$33  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1177.21-1177.131" *) csr_cause[5];
  assign \$verific$n2475$35  = csr_cause[5] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1178.25-1178.50" *) ecall_insn;
  assign \$verific$n2476$36  = \$verific$n2475$35  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1178.25-1178.62" *) ebrk_insn;
  assign iexception_o = \$verific$n2476$36  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1178.25-1178.77" *) illegal_insn;
  assign csr_addr = csr_access ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:1108.36-1108.79" *) alu_operand_b_ex[11:0] : 12'h000;
  assign \$verific$n68$11  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_core.sv:457.26-457.74" *) { \$verific$n35$38 [31], \$verific$n35$38 [0] };
  cv32e40p_clock_gate core_clock_gate_i (
    .clk_i(clk_i),
    .clk_o(clk),
    .en_i(clock_en),
    .test_en_i(test_en_i)
  );
  \riscv_cs_registers(USE_PMP=1)  cs_registers_i (
    .apu_contention_i(perf_apu_cont),
    .apu_dep_i(perf_apu_dep),
    .apu_typeconflict_i(perf_apu_type),
    .apu_wb_i(perf_apu_wb),
    .boot_addr_i(boot_addr_i[31:1]),
    .branch_i(branch_in_ex),
    .branch_taken_i(branch_decision),
    .clk(clk),
    .cluster_id_i(cluster_id_i),
    .core_id_i(core_id_i),
    .csr_access_i(csr_access),
    .csr_addr_i(csr_addr),
    .csr_cause_i(csr_cause),
    .csr_irq_sec_i(csr_irq_sec),
    .csr_op_i(csr_op),
    .csr_rdata_o(csr_rdata),
    .csr_restore_dret_i(csr_restore_dret_id),
    .csr_restore_mret_i(csr_restore_mret_id),
    .csr_restore_uret_i(csr_restore_uret_id),
    .csr_save_cause_i(csr_save_cause),
    .csr_save_ex_i(csr_save_ex),
    .csr_save_id_i(csr_save_id),
    .csr_save_if_i(csr_save_if),
    .csr_wdata_i(alu_operand_a_ex),
    .debug_cause_i(debug_cause),
    .debug_csr_save_i(debug_csr_save),
    .debug_ebreakm_o(debug_ebreakm),
    .debug_ebreaku_o(debug_ebreaku),
    .debug_mode_i(debug_mode),
    .debug_single_step_o(debug_single_step),
    .depc_o(depc),
    .ext_counters_i({ ext_perf_counters_i[0], ext_perf_counters_i[-1] }),
    .fflags_i(fflags),
    .fflags_we_i(fflags_we),
    .fprec_o(fprec_csr),
    .frm_o(frm_csr),
    .\hwlp_cnt_i[0] (\hwlp_cnt[0] ),
    .\hwlp_cnt_i[1] (\hwlp_cnt[1] ),
    .hwlp_data_o(csr_hwlp_data),
    .\hwlp_end_i[0] (\hwlp_end[0] ),
    .\hwlp_end_i[1] (\hwlp_end[1] ),
    .hwlp_regid_o(csr_hwlp_regid),
    .\hwlp_start_i[0] (\hwlp_start[0] ),
    .\hwlp_start_i[1] (\hwlp_start[1] ),
    .hwlp_we_o(csr_hwlp_we),
    .id_valid_i(id_valid),
    .imiss_i(perf_imiss),
    .irq_external_i(irq_external_i),
    .irq_fast_i(irq_fast_i),
    .irq_fastx_i(irq_fastx_i),
    .irq_id_o(irq_id),
    .irq_nmi_i(irq_nmi_i),
    .irq_pending_o(irq_pending),
    .irq_software_i(irq_software_i),
    .irq_timer_i(irq_timer_i),
    .is_compressed_i(is_compressed_id),
    .is_decoding_i(is_decoding),
    .jr_stall_i(perf_jr_stall),
    .jump_i(perf_jump),
    .ld_stall_i(perf_ld_stall),
    .m_irq_enable_o(m_irq_enable),
    .mem_load_i(\$verific$n2311$25 ),
    .mem_store_i(\$verific$n2313$27 ),
    .mepc_o(mepc),
    .mtvec_o(mtvec),
    .mtvecx_o(mtvecx),
    .pc_ex_i(pc_ex),
    .pc_id_i(pc_id),
    .pc_if_i(pc_if),
    .pc_set_i(pc_set),
    .pipeline_stall_i(perf_pipeline_stall),
    .\pmp_addr_o[0] (\pmp_addr[0] ),
    .\pmp_addr_o[10] (\pmp_addr[10] ),
    .\pmp_addr_o[11] (\pmp_addr[11] ),
    .\pmp_addr_o[12] (\pmp_addr[12] ),
    .\pmp_addr_o[13] (\pmp_addr[13] ),
    .\pmp_addr_o[14] (\pmp_addr[14] ),
    .\pmp_addr_o[15] (\pmp_addr[15] ),
    .\pmp_addr_o[1] (\pmp_addr[1] ),
    .\pmp_addr_o[2] (\pmp_addr[2] ),
    .\pmp_addr_o[3] (\pmp_addr[3] ),
    .\pmp_addr_o[4] (\pmp_addr[4] ),
    .\pmp_addr_o[5] (\pmp_addr[5] ),
    .\pmp_addr_o[6] (\pmp_addr[6] ),
    .\pmp_addr_o[7] (\pmp_addr[7] ),
    .\pmp_addr_o[8] (\pmp_addr[8] ),
    .\pmp_addr_o[9] (\pmp_addr[9] ),
    .\pmp_cfg_o[0] (\pmp_cfg[0] ),
    .\pmp_cfg_o[10] (\pmp_cfg[10] ),
    .\pmp_cfg_o[11] (\pmp_cfg[11] ),
    .\pmp_cfg_o[12] (\pmp_cfg[12] ),
    .\pmp_cfg_o[13] (\pmp_cfg[13] ),
    .\pmp_cfg_o[14] (\pmp_cfg[14] ),
    .\pmp_cfg_o[15] (\pmp_cfg[15] ),
    .\pmp_cfg_o[1] (\pmp_cfg[1] ),
    .\pmp_cfg_o[2] (\pmp_cfg[2] ),
    .\pmp_cfg_o[3] (\pmp_cfg[3] ),
    .\pmp_cfg_o[4] (\pmp_cfg[4] ),
    .\pmp_cfg_o[5] (\pmp_cfg[5] ),
    .\pmp_cfg_o[6] (\pmp_cfg[6] ),
    .\pmp_cfg_o[7] (\pmp_cfg[7] ),
    .\pmp_cfg_o[8] (\pmp_cfg[8] ),
    .\pmp_cfg_o[9] (\pmp_cfg[9] ),
    .priv_lvl_o(current_priv_lvl),
    .rst_n(rst_ni),
    .sec_lvl_o(sec_lvl_o),
    .u_irq_enable_o(u_irq_enable),
    .uepc_o(uepc),
    .utvec_o(utvec)
  );
  \riscv_ex_stage(FP_DIVSQRT=1)  ex_stage_i (
    .alu_clpx_shift_i(alu_clpx_shift_ex),
    .alu_en_i(alu_en_ex),
    .alu_is_clpx_i(alu_is_clpx_ex),
    .alu_is_subrot_i(alu_is_subrot_ex),
    .alu_operand_a_i(alu_operand_a_ex),
    .alu_operand_b_i(alu_operand_b_ex),
    .alu_operand_c_i(alu_operand_c_ex),
    .alu_operator_i(alu_operator_ex),
    .alu_vec_mode_i(alu_vec_mode_ex),
    .apu_busy_o(apu_busy),
    .apu_en_i(apu_en_ex),
    .apu_flags_i(apu_flags_ex),
    .apu_lat_i(apu_lat_ex),
    .apu_master_gnt_i(apu_master_gnt_i),
    .apu_master_op_o(apu_master_op_o),
    .\apu_master_operands_o[0] (\apu_master_operands_o[0] ),
    .\apu_master_operands_o[1] (\apu_master_operands_o[1] ),
    .\apu_master_operands_o[2] (\apu_master_operands_o[2] ),
    .apu_master_ready_o(apu_master_ready_o),
    .apu_master_req_o(apu_master_req_o),
    .apu_master_result_i(apu_master_result_i),
    .apu_master_valid_i(apu_master_valid_i),
    .apu_op_i(apu_op_ex),
    .\apu_operands_i[0] (\apu_operands_ex[0] ),
    .\apu_operands_i[1] (\apu_operands_ex[1] ),
    .\apu_operands_i[2] (\apu_operands_ex[2] ),
    .apu_perf_cont_o(perf_apu_cont),
    .apu_perf_type_o(perf_apu_type),
    .apu_perf_wb_o(perf_apu_wb),
    .apu_read_dep_o(apu_read_dep),
    .\apu_read_regs_i[0] (\apu_read_regs[0] ),
    .\apu_read_regs_i[1] (\apu_read_regs[1] ),
    .\apu_read_regs_i[2] (\apu_read_regs[2] ),
    .apu_read_regs_valid_i(apu_read_regs_valid),
    .apu_ready_wb_o(apu_ready_wb),
    .apu_waddr_i(apu_waddr_ex),
    .apu_write_dep_o(apu_write_dep),
    .\apu_write_regs_i[0] (\apu_write_regs[0] ),
    .\apu_write_regs_i[1] (\apu_write_regs[1] ),
    .apu_write_regs_valid_i(apu_write_regs_valid),
    .bmask_a_i(bmask_a_ex),
    .bmask_b_i(bmask_b_ex),
    .branch_decision_o(branch_decision),
    .branch_in_ex_i(branch_in_ex),
    .clk(clk),
    .csr_access_i(csr_access),
    .csr_rdata_i(csr_rdata),
    .ex_ready_o(ex_ready),
    .ex_valid_o(ex_valid),
    .fpu_fflags_o(fflags),
    .fpu_fflags_we_o(fflags_we),
    .fpu_prec_i(fprec_csr),
    .imm_vec_ext_i(imm_vec_ext_ex),
    .jump_target_o(jump_target_ex),
    .lsu_en_i(data_req_ex),
    .lsu_err_i(1'h0),
    .lsu_rdata_i(lsu_rdata),
    .lsu_ready_ex_i(lsu_ready_ex),
    .mult_clpx_img_i(mult_clpx_img_ex),
    .mult_clpx_shift_i(mult_clpx_shift_ex),
    .mult_dot_op_a_i(mult_dot_op_a_ex),
    .mult_dot_op_b_i(mult_dot_op_b_ex),
    .mult_dot_op_c_i(mult_dot_op_c_ex),
    .mult_dot_signed_i(mult_dot_signed_ex),
    .mult_en_i(mult_en_ex),
    .mult_imm_i(mult_imm_ex),
    .mult_is_clpx_i(mult_is_clpx_ex),
    .mult_multicycle_o(mult_multicycle),
    .mult_operand_a_i(mult_operand_a_ex),
    .mult_operand_b_i(mult_operand_b_ex),
    .mult_operand_c_i(mult_operand_c_ex),
    .mult_operator_i(mult_operator_ex),
    .mult_sel_subword_i(mult_sel_subword_ex),
    .mult_signed_mode_i(mult_signed_mode_ex),
    .regfile_alu_waddr_fw_o(regfile_alu_waddr_fw),
    .regfile_alu_waddr_i(regfile_alu_waddr_ex),
    .regfile_alu_wdata_fw_o(regfile_alu_wdata_fw),
    .regfile_alu_we_fw_o(regfile_alu_we_fw),
    .regfile_alu_we_i(regfile_alu_we_ex),
    .regfile_waddr_i(regfile_waddr_ex),
    .regfile_waddr_wb_o(regfile_waddr_fw_wb_o),
    .regfile_wdata_wb_o(regfile_wdata),
    .regfile_we_i(regfile_we_ex),
    .regfile_we_wb_o(regfile_we_wb),
    .rst_n(rst_ni),
    .wb_ready_i(lsu_ready_wb)
  );
  \riscv_id_stage(FP_DIVSQRT=1)  id_stage_i (
    .___extnets_1(pipe_flush),
    .___extnets_3(mret_insn),
    .___extnets_5(uret_insn),
    .___extnets_7(ecall_insn),
    .___extnets_9(ebrk_insn),
    .alu_clpx_shift_ex_o(alu_clpx_shift_ex),
    .alu_en_ex_o(alu_en_ex),
    .alu_is_clpx_ex_o(alu_is_clpx_ex),
    .alu_is_subrot_ex_o(alu_is_subrot_ex),
    .alu_operand_a_ex_o(alu_operand_a_ex),
    .alu_operand_b_ex_o(alu_operand_b_ex),
    .alu_operand_c_ex_o(alu_operand_c_ex),
    .alu_operator_ex_o(alu_operator_ex),
    .alu_vec_mode_ex_o(alu_vec_mode_ex),
    .apu_busy_i(apu_busy),
    .apu_en_ex_o(apu_en_ex),
    .apu_flags_ex_o(apu_flags_ex),
    .apu_lat_ex_o(apu_lat_ex),
    .apu_op_ex_o(apu_op_ex),
    .\apu_operands_ex_o[0] (\apu_operands_ex[0] ),
    .\apu_operands_ex_o[1] (\apu_operands_ex[1] ),
    .\apu_operands_ex_o[2] (\apu_operands_ex[2] ),
    .apu_perf_dep_o(perf_apu_dep),
    .apu_read_dep_i(apu_read_dep),
    .\apu_read_regs_o[0] (\apu_read_regs[0] ),
    .\apu_read_regs_o[1] (\apu_read_regs[1] ),
    .\apu_read_regs_o[2] (\apu_read_regs[2] ),
    .apu_read_regs_valid_o(apu_read_regs_valid),
    .apu_type_ex_o({ apu_type_ex[0], apu_type_ex[-1] }),
    .apu_waddr_ex_o(apu_waddr_ex),
    .apu_write_dep_i(apu_write_dep),
    .\apu_write_regs_o[0] (\apu_write_regs[0] ),
    .\apu_write_regs_o[1] (\apu_write_regs[1] ),
    .apu_write_regs_valid_o(apu_write_regs_valid),
    .atop_ex_o(data_atop_ex),
    .bmask_a_ex_o(bmask_a_ex),
    .bmask_b_ex_o(bmask_b_ex),
    .branch_decision_i(branch_decision),
    .branch_in_ex_o(branch_in_ex),
    .clear_instr_valid_o(clear_instr_valid),
    .clk(clk),
    .core_ctrl_firstfetch_o(core_ctrl_firstfetch),
    .csr_access_ex_o(csr_access),
    .csr_cause_o(csr_cause),
    .csr_hwlp_data_i(csr_hwlp_data),
    .csr_hwlp_regid_i(csr_hwlp_regid),
    .csr_hwlp_we_i(csr_hwlp_we),
    .csr_irq_sec_o(csr_irq_sec),
    .csr_op_ex_o(csr_op),
    .csr_restore_dret_id_o(csr_restore_dret_id),
    .csr_restore_mret_id_o(csr_restore_mret_id),
    .csr_restore_uret_id_o(csr_restore_uret_id),
    .csr_save_cause_o(csr_save_cause),
    .csr_save_ex_o(csr_save_ex),
    .csr_save_id_o(csr_save_id),
    .csr_save_if_o(csr_save_if),
    .ctrl_busy_o(ctrl_busy),
    .current_priv_lvl_i(current_priv_lvl),
    .data_err_ack_o(data_err_ack),
    .data_err_i(1'h0),
    .data_load_event_ex_o(data_load_event_ex),
    .data_misaligned_ex_o(data_misaligned_ex),
    .data_misaligned_i(data_misaligned),
    .data_reg_offset_ex_o(data_reg_offset_ex),
    .data_req_ex_o(data_req_ex),
    .data_sign_ext_ex_o(data_sign_ext_ex),
    .data_type_ex_o(data_type_ex),
    .data_we_ex_o(data_we_ex),
    .debug_cause_o(debug_cause),
    .debug_csr_save_o(debug_csr_save),
    .debug_ebreakm_i(debug_ebreakm),
    .debug_ebreaku_i(debug_ebreaku),
    .debug_mode_o(debug_mode),
    .debug_req_i(debug_req_i),
    .debug_single_step_i(debug_single_step),
    .ex_ready_i(ex_ready),
    .ex_valid_i(ex_valid),
    .exc_cause_o(exc_cause),
    .exc_pc_mux_o(exc_pc_mux_id),
    .fetch_enable_i(fetch_enable_i),
    .fregfile_disable_i(fregfile_disable_i),
    .frm_i(frm_csr),
    .halt_if_o(halt_if),
    .\hwlp_cnt_o[0] (\hwlp_cnt[0] ),
    .\hwlp_cnt_o[1] (\hwlp_cnt[1] ),
    .hwlp_dec_cnt_i(hwlp_dec_cnt_id),
    .\hwlp_end_o[0] (\hwlp_end[0] ),
    .\hwlp_end_o[1] (\hwlp_end[1] ),
    .\hwlp_start_o[0] (\hwlp_start[0] ),
    .\hwlp_start_o[1] (\hwlp_start[1] ),
    .id_ready_o(id_ready),
    .id_valid_o(id_valid),
    .illegal_c_insn_i(illegal_c_insn_id),
    .imm_vec_ext_ex_o(imm_vec_ext_ex),
    .instr_rdata_i(instr_rdata_id),
    .instr_req_o(instr_req_int),
    .instr_valid_i(instr_valid_id),
    .irq_ack_o(irq_ack_o),
    .irq_id_i(irq_id),
    .irq_id_o(irq_id_o),
    .irq_pending_i(irq_pending),
    .irq_sec_i(1'h0),
    .is_compressed_i(is_compressed_id),
    .is_decoding_o(is_decoding),
    .is_fetch_failed_i(is_fetch_failed_id),
    .is_hwlp_i(is_hwlp_id),
    .jump_target_o(jump_target_id),
    .m_irq_enable_i(m_irq_enable),
    .mult_clpx_img_ex_o(mult_clpx_img_ex),
    .mult_clpx_shift_ex_o(mult_clpx_shift_ex),
    .mult_dot_op_a_ex_o(mult_dot_op_a_ex),
    .mult_dot_op_b_ex_o(mult_dot_op_b_ex),
    .mult_dot_op_c_ex_o(mult_dot_op_c_ex),
    .mult_dot_signed_ex_o(mult_dot_signed_ex),
    .mult_en_ex_o(mult_en_ex),
    .mult_imm_ex_o(mult_imm_ex),
    .mult_is_clpx_ex_o(mult_is_clpx_ex),
    .mult_multicycle_i(mult_multicycle),
    .mult_operand_a_ex_o(mult_operand_a_ex),
    .mult_operand_b_ex_o(mult_operand_b_ex),
    .mult_operand_c_ex_o(mult_operand_c_ex),
    .mult_operator_ex_o(mult_operator_ex),
    .mult_sel_subword_ex_o(mult_sel_subword_ex),
    .mult_signed_mode_ex_o(mult_signed_mode_ex),
    .pc_ex_o(pc_ex),
    .pc_id_i(pc_id),
    .pc_if_i(pc_if),
    .pc_mux_o(pc_mux_id),
    .pc_set_o(pc_set),
    .perf_jr_stall_o(perf_jr_stall),
    .perf_jump_o(perf_jump),
    .perf_ld_stall_o(perf_ld_stall),
    .perf_pipeline_stall_o(perf_pipeline_stall),
    .prepost_useincr_ex_o(useincr_addr_ex),
    .regfile_alu_waddr_ex_o(regfile_alu_waddr_ex),
    .regfile_alu_waddr_fw_i(regfile_alu_waddr_fw),
    .regfile_alu_wdata_fw_i(regfile_alu_wdata_fw),
    .regfile_alu_we_ex_o(regfile_alu_we_ex),
    .regfile_alu_we_fw_i(regfile_alu_we_fw),
    .regfile_waddr_ex_o(regfile_waddr_ex),
    .regfile_waddr_wb_i(regfile_waddr_fw_wb_o),
    .regfile_wdata_wb_i(regfile_wdata),
    .regfile_we_ex_o(regfile_we_ex),
    .regfile_we_wb_i(regfile_we_wb),
    .rst_n(rst_ni),
    .test_en_i(test_en_i),
    .trap_addr_mux_o(trap_addr_mux),
    .u_irq_enable_i(u_irq_enable),
    .wb_ready_i(lsu_ready_wb)
  );
  riscv_if_stage_default if_stage_i (
    .boot_addr_i(boot_addr_i[31:1]),
    .clear_instr_valid_i(clear_instr_valid),
    .clk(clk),
    .depc_i(depc),
    .exc_pc_mux_i(exc_pc_mux_id),
    .exc_vec_pc_mux_i(exc_cause[4:0]),
    .halt_if_i(halt_if),
    .\hwlp_cnt_i[0] (\hwlp_cnt[0] ),
    .\hwlp_cnt_i[1] (\hwlp_cnt[1] ),
    .hwlp_dec_cnt_id_o(hwlp_dec_cnt_id),
    .\hwlp_end_i[0] (\hwlp_end[0] ),
    .\hwlp_end_i[1] (\hwlp_end[1] ),
    .\hwlp_start_i[0] (\hwlp_start[0] ),
    .\hwlp_start_i[1] (\hwlp_start[1] ),
    .id_ready_i(id_ready),
    .if_busy_o(if_busy),
    .illegal_c_insn_id_o(illegal_c_insn_id),
    .instr_addr_o(instr_addr_pmp),
    .instr_err_pmp_i(1'h0),
    .instr_gnt_i(instr_gnt_i),
    .instr_rdata_i(instr_rdata_i),
    .instr_rdata_id_o(instr_rdata_id),
    .instr_req_o(instr_req_pmp),
    .instr_rvalid_i(instr_rvalid_i),
    .instr_valid_id_o(instr_valid_id),
    .is_compressed_id_o(is_compressed_id),
    .is_fetch_failed_o(is_fetch_failed_id),
    .is_hwlp_id_o(is_hwlp_id),
    .jump_target_ex_i(jump_target_ex),
    .jump_target_id_i(jump_target_id),
    .m_trap_base_addr_i(mtvec),
    .m_trap_base_addrx_i(mtvecx),
    .mepc_i(mepc),
    .pc_id_o(pc_id),
    .pc_if_o(pc_if),
    .pc_mux_i(pc_mux_id),
    .pc_set_i(pc_set),
    .perf_imiss_o(perf_imiss),
    .req_i(instr_req_int),
    .rst_n(rst_ni),
    .trap_addr_mux_i(trap_addr_mux),
    .u_trap_base_addr_i(utvec),
    .uepc_i(uepc)
  );
  riscv_load_store_unit load_store_unit_i (
    .addr_useincr_ex_i(useincr_addr_ex),
    .busy_o(lsu_busy),
    .clk(clk),
    .data_addr_o(data_addr_pmp),
    .data_atop_ex_i(data_atop_ex),
    .data_atop_o(data_atop_o),
    .data_be_o(data_be_o),
    .data_err_i(1'h0),
    .data_gnt_i(data_gnt_i),
    .data_misaligned_ex_i(data_misaligned_ex),
    .data_misaligned_o(data_misaligned),
    .data_rdata_ex_o(lsu_rdata),
    .data_rdata_i(data_rdata_i),
    .data_reg_offset_ex_i(data_reg_offset_ex),
    .data_req_ex_i(data_req_ex),
    .data_req_o(data_req_o),
    .data_rvalid_i(data_rvalid_i),
    .data_sign_ext_ex_i(data_sign_ext_ex),
    .data_type_ex_i(data_type_ex),
    .data_wdata_ex_i(alu_operand_c_ex),
    .data_wdata_o(data_wdata_o),
    .data_we_ex_i(data_we_ex),
    .data_we_o(data_we_o),
    .ex_valid_i(ex_valid),
    .lsu_ready_ex_o(lsu_ready_ex),
    .lsu_ready_wb_o(lsu_ready_wb),
    .operand_a_ex_i(alu_operand_a_ex),
    .operand_b_ex_i(alu_operand_b_ex),
    .rst_n(rst_ni)
  );
  assign csr_wdata = alu_operand_a_ex;
  assign csr_addr_int = csr_addr;
  assign csr_op_ex = csr_op;
  assign fflags_csr = fflags;
  assign instr_err_pmp = 1'h0;
  assign instr_gnt_pmp = instr_gnt_i;
  assign data_err_pmp = 1'h0;
  assign data_gnt_pmp = data_gnt_i;
  assign data_req_pmp = data_req_o;
  assign csr_access_ex = csr_access;
  assign instr_o = instr_rdata_id;
  assign iaddr_o = pc_id;
  assign priv_o = 3'h7;
  assign tval_o = 32'd0;
  assign cause_o = exc_cause[4:0];
  assign apu_master_flags_o = 15'h0000;
  assign apu_master_type_o = 2'h0;
  assign data_addr_o = data_addr_pmp;
  assign instr_addr_o = instr_addr_pmp;
  assign compressed_o = is_compressed_id;
  assign interrupt_o = csr_cause[5];
  assign instr_req_o = instr_req_pmp;
endmodule

(* hdlname = "riscv_cs_registers" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:38.8-38.26" *)
module \riscv_cs_registers(USE_PMP=1) (clk, rst_n, csr_access_i, fflags_we_i, irq_software_i, irq_timer_i, irq_external_i, irq_nmi_i, m_irq_enable_o, u_irq_enable_o, irq_pending_o, csr_irq_sec_i, sec_lvl_o, debug_mode_i, debug_csr_save_i, debug_single_step_o, debug_ebreakm_o, debug_ebreaku_o, csr_save_if_i, csr_save_id_i, csr_save_ex_i
, csr_restore_mret_i, csr_restore_uret_i, csr_restore_dret_i, csr_save_cause_i, id_valid_i, is_compressed_i, is_decoding_i, imiss_i, pc_set_i, jump_i, branch_i, branch_taken_i, ld_stall_i, jr_stall_i, pipeline_stall_i, apu_typeconflict_i, apu_contention_i, apu_dep_i, apu_wb_i, mem_load_i, mem_store_i
, core_id_i, cluster_id_i, irq_id_o, irq_fast_i, irq_fastx_i, boot_addr_i, \hwlp_start_i[0] , \hwlp_start_i[1] , \hwlp_end_i[0] , \hwlp_end_i[1] , \hwlp_cnt_i[0] , \hwlp_cnt_i[1] , pc_if_i, pc_id_i, mtvec_o, mtvecx_o, utvec_o, csr_addr_i, csr_wdata_i, csr_op_i, csr_rdata_o
, frm_o, fprec_o, fflags_i, mepc_o, uepc_o, debug_cause_i, depc_o, priv_lvl_o, \pmp_addr_o[0] , \pmp_addr_o[1] , \pmp_addr_o[2] , \pmp_addr_o[3] , \pmp_addr_o[4] , \pmp_addr_o[5] , \pmp_addr_o[6] , \pmp_addr_o[7] , \pmp_addr_o[8] , \pmp_addr_o[9] , \pmp_addr_o[10] , \pmp_addr_o[11] , \pmp_addr_o[12] 
, \pmp_addr_o[13] , \pmp_addr_o[14] , \pmp_addr_o[15] , \pmp_cfg_o[0] , \pmp_cfg_o[1] , \pmp_cfg_o[2] , \pmp_cfg_o[3] , \pmp_cfg_o[4] , \pmp_cfg_o[5] , \pmp_cfg_o[6] , \pmp_cfg_o[7] , \pmp_cfg_o[8] , \pmp_cfg_o[9] , \pmp_cfg_o[10] , \pmp_cfg_o[11] , \pmp_cfg_o[12] , \pmp_cfg_o[13] , \pmp_cfg_o[14] , \pmp_cfg_o[15] , pc_ex_i, csr_cause_i
, hwlp_regid_o, hwlp_we_o, hwlp_data_o, ext_counters_i);
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15368 ;
  wire \$auto$bmuxmap.cc:84:execute$15371 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15373 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15376 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$15378 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$15381 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15383 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15386 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15388 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15391 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15393 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15396 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15398 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15401 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15403 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15406 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15408 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15411 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15413 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15416 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15418 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15421 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15423 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15426 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15428 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15431 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15433 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15436 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15438 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15441 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15443 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15446 ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$15448 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$15457 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$15462 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15465 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$5006 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$5057 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$5263 ;
  wire [31:0] \$verific$n10031$4850 ;
  wire \$verific$n10098$4586 ;
  wire \$verific$n10099$4587 ;
  wire \$verific$n10100$4588 ;
  wire [31:0] \$verific$n10134$4852 ;
  wire [31:0] \$verific$n10200$4854 ;
  wire [31:0] \$verific$n10233$4855 ;
  wire \$verific$n10400$4589 ;
  wire \$verific$n10402$4590 ;
  wire \$verific$n10403$4591 ;
  wire [31:0] \$verific$n10405$4858 ;
  wire \$verific$n10505$4592 ;
  wire \$verific$n10506$4593 ;
  wire \$verific$n10507$4594 ;
  wire [31:0] \$verific$n10541$4861 ;
  wire [31:0] \$verific$n10607$4863 ;
  wire [31:0] \$verific$n10640$4864 ;
  wire \$verific$n10807$4595 ;
  wire \$verific$n10809$4596 ;
  wire \$verific$n10810$4597 ;
  wire [31:0] \$verific$n10812$4867 ;
  wire \$verific$n10912$4598 ;
  wire \$verific$n10913$4599 ;
  wire \$verific$n10914$4600 ;
  wire [31:0] \$verific$n10948$4870 ;
  wire [31:0] \$verific$n11014$4872 ;
  wire [31:0] \$verific$n11047$4873 ;
  wire [1:0] \$verific$n11229$4876 ;
  wire [1:0] \$verific$n11235$4878 ;
  wire [1:0] \$verific$n11238$4879 ;
  wire [1:0] \$verific$n11244$4881 ;
  wire [11:0] \$verific$n11263$4883 ;
  wire [11:0] \$verific$n11289$4885 ;
  wire [11:0] \$verific$n11302$4886 ;
  wire [11:0] \$verific$n11328$4888 ;
  wire [2:0] \$verific$n12732$4918 ;
  wire [1:0] \$verific$n12734$4919 ;
  wire [14:0] \$verific$n12737$4920 ;
  wire [11:0] \$verific$n12742$4922 ;
  wire [31:0] \$verific$n12748$4924 ;
  wire [31:0] \$verific$n12750$4925 ;
  wire [31:0] \$verific$n12753$4926 ;
  wire [31:0] \$verific$n12755$4927 ;
  wire [31:0] \$verific$n12758$4928 ;
  wire [31:0] \$verific$n12760$4929 ;
  wire [31:0] \$verific$n12763$4930 ;
  wire [31:0] \$verific$n12765$4931 ;
  wire [31:0] \$verific$n12768$4932 ;
  wire [31:0] \$verific$n12770$4933 ;
  wire [31:0] \$verific$n12773$4934 ;
  wire [31:0] \$verific$n12775$4935 ;
  wire [31:0] \$verific$n12778$4936 ;
  wire [31:0] \$verific$n12780$4937 ;
  wire [31:0] \$verific$n12783$4938 ;
  wire [31:0] \$verific$n12785$4939 ;
  wire [31:0] \$verific$n12788$4940 ;
  wire [31:0] \$verific$n12790$4941 ;
  wire [31:0] \$verific$n12793$4942 ;
  wire [31:0] \$verific$n12795$4943 ;
  wire [31:0] \$verific$n12798$4944 ;
  wire [31:0] \$verific$n12800$4945 ;
  wire [31:0] \$verific$n12803$4946 ;
  wire [31:0] \$verific$n12805$4947 ;
  wire [9:0] \$verific$n12813$4663 ;
  wire [1:0] \$verific$n12814$4662 ;
  wire [6:0] \$verific$n1908$4645 ;
  wire \$verific$n1935$4450 ;
  wire \$verific$n1936$4451 ;
  wire \$verific$n1937$4452 ;
  wire [31:0] \$verific$n1986$4648 ;
  wire [23:0] \$verific$n2044$4650 ;
  wire [23:0] \$verific$n2094$4651 ;
  wire [31:0] \$verific$n2152$4652 ;
  wire [31:0] \$verific$n2216$4653 ;
  wire [6:0] \$verific$n2257$4655 ;
  wire [31:0] \$verific$n2301$4658 ;
  wire [31:0] \$verific$n2365$4659 ;
  wire [31:0] \$verific$n2431$4660 ;
  wire [31:0] \$verific$n2497$4661 ;
  wire \$verific$n2549$4453 ;
  wire \$verific$n2550$4454 ;
  wire \$verific$n2551$4455 ;
  wire \$verific$n2552$4456 ;
  wire \$verific$n2553$4457 ;
  wire \$verific$n2554$4458 ;
  wire \$verific$n2555$4459 ;
  wire \$verific$n2556$4460 ;
  wire \$verific$n2557$4461 ;
  wire \$verific$n2558$4462 ;
  wire \$verific$n2559$4463 ;
  wire \$verific$n2560$4464 ;
  wire \$verific$n2561$4465 ;
  wire \$verific$n2562$4466 ;
  wire \$verific$n2563$4467 ;
  wire \$verific$n2564$4468 ;
  wire \$verific$n2565$4469 ;
  wire \$verific$n2566$4470 ;
  wire \$verific$n2567$4471 ;
  wire \$verific$n2568$4472 ;
  wire \$verific$n2569$4473 ;
  wire \$verific$n2570$4474 ;
  wire \$verific$n2571$4475 ;
  (* unused_bits = "0 1 2 4 6" *)
  wire [6:0] \$verific$n2588$4665 ;
  wire [31:0] \$verific$n2730$4666 ;
  wire [6:0] \$verific$n2763$4667 ;
  (* unused_bits = "2 3 4 5 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \$verific$n2771$4668 ;
  wire [31:0] \$verific$n2804$4669 ;
  wire \$verific$n2907$4476 ;
  wire \$verific$n2977$4477 ;
  wire \$verific$n2978$4478 ;
  wire \$verific$n2979$4479 ;
  wire \$verific$n2980$4480 ;
  wire [31:0] \$verific$n2981$4672 ;
  wire [31:0] \$verific$n3098$4676 ;
  wire \$verific$n3134$4482 ;
  wire \$verific$n3135$4483 ;
  wire [31:0] \$verific$n3138$4678 ;
  wire [6:0] \$verific$n3171$4679 ;
  wire \$verific$n3186$4485 ;
  wire \$verific$n3187$4486 ;
  wire \$verific$n3188$4487 ;
  wire \$verific$n3189$4488 ;
  wire \$verific$n3190$4489 ;
  wire \$verific$n3191$4490 ;
  wire \$verific$n3192$4491 ;
  wire \$verific$n3272$4492 ;
  wire [31:0] \$verific$n3454$4682 ;
  wire [31:0] \$verific$n3520$4684 ;
  wire [31:0] \$verific$n3553$4685 ;
  wire \$verific$n3719$4493 ;
  wire \$verific$n3720$4494 ;
  (* unused_bits = "0 1" *)
  wire [2:0] \$verific$n3787$4690 ;
  wire [3:0] \$verific$n3791$4691 ;
  wire [4:0] \$verific$n3796$4692 ;
  wire [4:0] \$verific$n3802$4693 ;
  wire [4:0] \$verific$n3808$4694 ;
  wire [4:0] \$verific$n3814$4695 ;
  wire [4:0] \$verific$n3820$4696 ;
  wire [4:0] \$verific$n3826$4697 ;
  wire [4:0] \$verific$n3832$4698 ;
  wire [4:0] \$verific$n3838$4699 ;
  wire [4:0] \$verific$n3844$4700 ;
  wire [4:0] \$verific$n3850$4701 ;
  wire [4:0] \$verific$n3856$4702 ;
  wire [4:0] \$verific$n3862$4703 ;
  wire [4:0] \$verific$n3868$4704 ;
  wire [4:0] \$verific$n3874$4705 ;
  wire [4:0] \$verific$n3880$4706 ;
  wire [5:0] \$verific$n3886$4707 ;
  wire [5:0] \$verific$n3893$4708 ;
  wire [5:0] \$verific$n3900$4709 ;
  wire [5:0] \$verific$n3907$4710 ;
  wire [5:0] \$verific$n3914$4711 ;
  wire [5:0] \$verific$n3921$4712 ;
  wire [5:0] \$verific$n3928$4713 ;
  wire [5:0] \$verific$n3935$4714 ;
  wire [5:0] \$verific$n3942$4715 ;
  wire [5:0] \$verific$n3949$4716 ;
  wire [5:0] \$verific$n3956$4717 ;
  wire [5:0] \$verific$n3963$4718 ;
  wire [5:0] \$verific$n3970$4719 ;
  wire [5:0] \$verific$n3977$4720 ;
  wire [5:0] \$verific$n3984$4721 ;
  wire [5:0] \$verific$n3991$4722 ;
  wire [5:0] \$verific$n3998$4723 ;
  wire [5:0] \$verific$n4005$4724 ;
  wire [5:0] \$verific$n4012$4725 ;
  wire [5:0] \$verific$n4019$4726 ;
  wire [5:0] \$verific$n4026$4727 ;
  wire [5:0] \$verific$n4033$4728 ;
  wire [5:0] \$verific$n4040$4729 ;
  wire [5:0] \$verific$n4047$4730 ;
  wire [5:0] \$verific$n4054$4731 ;
  wire [5:0] \$verific$n4061$4732 ;
  wire [5:0] \$verific$n4068$4733 ;
  wire [5:0] \$verific$n4075$4734 ;
  wire [5:0] \$verific$n4082$4735 ;
  wire [5:0] \$verific$n4089$4736 ;
  wire [5:0] \$verific$n4096$4737 ;
  wire [5:0] \$verific$n4103$4738 ;
  wire \$verific$n4956$4499 ;
  wire \$verific$n4957$4500 ;
  wire \$verific$n4958$4501 ;
  wire \$verific$n4959$4502 ;
  wire \$verific$n4960$4503 ;
  wire \$verific$n4961$4504 ;
  wire \$verific$n5997$4509 ;
  wire \$verific$n6006$4513 ;
  wire \$verific$n6029$4516 ;
  wire \$verific$n6030$4517 ;
  wire \$verific$n6031$4518 ;
  wire \$verific$n6032$4519 ;
  wire \$verific$n6033$4520 ;
  wire \$verific$n6034$4521 ;
  wire \$verific$n6036$4522 ;
  wire \$verific$n6058$4523 ;
  wire \$verific$n6059$4524 ;
  wire \$verific$n6069$4525 ;
  wire \$verific$n6076$4526 ;
  wire [31:0] \$verific$n6078$4761 ;
  wire [31:0] \$verific$n6111$4762 ;
  wire [31:0] \$verific$n6144$4763 ;
  wire \$verific$n6210$4527 ;
  wire [4:0] \$verific$n6211$4765 ;
  wire [31:0] \$verific$n6217$4766 ;
  wire \$verific$n6330$4528 ;
  wire \$verific$n6331$4529 ;
  wire \$verific$n6332$4530 ;
  wire \$verific$n6333$4531 ;
  wire [31:0] \$verific$n6335$4768 ;
  wire \$verific$n6435$4532 ;
  wire \$verific$n6436$4533 ;
  wire \$verific$n6437$4534 ;
  wire [31:0] \$verific$n6471$4771 ;
  wire [31:0] \$verific$n6537$4773 ;
  wire [31:0] \$verific$n6570$4774 ;
  wire \$verific$n6737$4535 ;
  wire \$verific$n6739$4536 ;
  wire \$verific$n6740$4537 ;
  wire [31:0] \$verific$n6742$4777 ;
  wire \$verific$n6842$4538 ;
  wire \$verific$n6843$4539 ;
  wire \$verific$n6844$4540 ;
  wire [31:0] \$verific$n6878$4780 ;
  wire [31:0] \$verific$n6944$4782 ;
  wire [31:0] \$verific$n6977$4783 ;
  wire \$verific$n7144$4541 ;
  wire \$verific$n7146$4542 ;
  wire \$verific$n7147$4543 ;
  wire [31:0] \$verific$n7149$4786 ;
  wire \$verific$n7249$4544 ;
  wire \$verific$n7250$4545 ;
  wire \$verific$n7251$4546 ;
  wire [31:0] \$verific$n7285$4789 ;
  wire [31:0] \$verific$n7351$4791 ;
  wire [31:0] \$verific$n7384$4792 ;
  wire \$verific$n7551$4547 ;
  wire \$verific$n7553$4548 ;
  wire \$verific$n7554$4549 ;
  wire [31:0] \$verific$n7556$4795 ;
  wire \$verific$n7656$4550 ;
  wire \$verific$n7657$4551 ;
  wire \$verific$n7658$4552 ;
  wire [31:0] \$verific$n7692$4798 ;
  wire [31:0] \$verific$n7758$4800 ;
  wire [31:0] \$verific$n7791$4801 ;
  wire \$verific$n7958$4553 ;
  wire \$verific$n7960$4554 ;
  wire \$verific$n7961$4555 ;
  wire [31:0] \$verific$n7963$4804 ;
  wire \$verific$n806$4440 ;
  wire \$verific$n8063$4556 ;
  wire \$verific$n8064$4557 ;
  wire \$verific$n8065$4558 ;
  wire [31:0] \$verific$n8099$4807 ;
  wire \$verific$n814$4441 ;
  wire \$verific$n815$4442 ;
  wire \$verific$n816$4443 ;
  wire [31:0] \$verific$n8165$4809 ;
  wire [31:0] \$verific$n8198$4810 ;
  wire \$verific$n827$4444 ;
  wire \$verific$n828$4445 ;
  wire \$verific$n829$4446 ;
  wire \$verific$n8365$4559 ;
  wire \$verific$n8367$4560 ;
  wire \$verific$n8368$4561 ;
  wire [31:0] \$verific$n8370$4813 ;
  wire \$verific$n8470$4562 ;
  wire \$verific$n8471$4563 ;
  wire \$verific$n8472$4564 ;
  wire [31:0] \$verific$n8506$4816 ;
  wire [31:0] \$verific$n8572$4818 ;
  wire [31:0] \$verific$n8605$4819 ;
  wire \$verific$n8772$4565 ;
  wire \$verific$n8774$4566 ;
  wire \$verific$n8775$4567 ;
  wire [31:0] \$verific$n8777$4822 ;
  wire \$verific$n8877$4568 ;
  wire \$verific$n8878$4569 ;
  wire \$verific$n8879$4570 ;
  wire [31:0] \$verific$n8913$4825 ;
  wire [31:0] \$verific$n8979$4827 ;
  wire [31:0] \$verific$n9012$4828 ;
  wire \$verific$n9179$4571 ;
  wire \$verific$n9181$4572 ;
  wire \$verific$n9182$4573 ;
  wire [31:0] \$verific$n9184$4831 ;
  wire \$verific$n9284$4574 ;
  wire \$verific$n9285$4575 ;
  wire \$verific$n9286$4576 ;
  wire [31:0] \$verific$n9320$4834 ;
  wire [31:0] \$verific$n9386$4836 ;
  wire [31:0] \$verific$n9419$4837 ;
  wire \$verific$n9586$4577 ;
  wire \$verific$n9588$4578 ;
  wire \$verific$n9589$4579 ;
  wire [31:0] \$verific$n9591$4840 ;
  wire \$verific$n9691$4580 ;
  wire \$verific$n9692$4581 ;
  wire \$verific$n9693$4582 ;
  wire [31:0] \$verific$n9727$4843 ;
  wire [31:0] \$verific$n9793$4845 ;
  wire [31:0] \$verific$n9826$4846 ;
  wire \$verific$n9993$4583 ;
  wire \$verific$n9995$4584 ;
  wire \$verific$n9996$4585 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:299.34-299.41" *)
  wire [11:0] PCCR_in;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:300.34-300.42" *)
  wire [11:0] PCCR_inc;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:300.44-300.54" *)
  reg [11:0] PCCR_inc_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.42-302.48" *)
  wire [31:0] \PCCR_n[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:302.34-302.40" *)
  wire [31:0] \PCCR_q[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:304.34-304.40" *)
  wire [11:0] PCER_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:304.42-304.48" *)
  reg [11:0] PCER_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:303.34-303.40" *)
  wire [1:0] PCMR_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:303.42-303.48" *)
  reg [1:0] PCMR_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:153.32-153.48" *)
  input apu_contention_i;
  wire apu_contention_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:154.32-154.41" *)
  input apu_dep_i;
  wire apu_dep_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:152.32-152.50" *)
  input apu_typeconflict_i;
  wire apu_typeconflict_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:155.32-155.40" *)
  input apu_wb_i;
  wire apu_wb_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:63.27-63.38" *)
  input [30:0] boot_addr_i;
  wire [30:0] boot_addr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:146.32-146.40" *)
  input branch_i;
  wire branch_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:147.32-147.46" *)
  input branch_taken_i;
  wire branch_taken_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:52.27-52.30" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:57.27-57.39" *)
  input [5:0] cluster_id_i;
  wire [5:0] cluster_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:56.27-56.36" *)
  input [3:0] core_id_i;
  wire [3:0] core_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:66.35-66.47" *)
  input csr_access_i;
  wire csr_access_i;
  (* enum_value_000000000000 = "\\CSR_USTATUS" *)
  (* enum_value_000000000101 = "\\CSR_UTVEC" *)
  (* enum_value_000001000001 = "\\CSR_UEPC" *)
  (* enum_value_000001000010 = "\\CSR_UCAUSE" *)
  (* enum_value_001100000000 = "\\CSR_MSTATUS" *)
  (* enum_value_001100000001 = "\\CSR_MISA" *)
  (* enum_value_001100000100 = "\\CSR_MIE" *)
  (* enum_value_001100000101 = "\\CSR_MTVEC" *)
  (* enum_value_001101000000 = "\\CSR_MSCRATCH" *)
  (* enum_value_001101000001 = "\\CSR_MEPC" *)
  (* enum_value_001101000010 = "\\CSR_MCAUSE" *)
  (* enum_value_001101000100 = "\\CSR_MIP" *)
  (* enum_value_001110100000 = "\\CSR_PMPCFG0" *)
  (* enum_value_001110100001 = "\\CSR_PMPCFG1" *)
  (* enum_value_001110100010 = "\\CSR_PMPCFG2" *)
  (* enum_value_001110100011 = "\\CSR_PMPCFG3" *)
  (* enum_value_001110110000 = "\\CSR_PMPADDR0" *)
  (* enum_value_001110110001 = "\\CSR_PMPADDR1" *)
  (* enum_value_001110110010 = "\\CSR_PMPADDR2" *)
  (* enum_value_001110110011 = "\\CSR_PMPADDR3" *)
  (* enum_value_001110110100 = "\\CSR_PMPADDR4" *)
  (* enum_value_001110110101 = "\\CSR_PMPADDR5" *)
  (* enum_value_001110110110 = "\\CSR_PMPADDR6" *)
  (* enum_value_001110110111 = "\\CSR_PMPADDR7" *)
  (* enum_value_001110111000 = "\\CSR_PMPADDR8" *)
  (* enum_value_001110111001 = "\\CSR_PMPADDR9" *)
  (* enum_value_001110111010 = "\\CSR_PMPADDR10" *)
  (* enum_value_001110111011 = "\\CSR_PMPADDR11" *)
  (* enum_value_001110111100 = "\\CSR_PMPADDR12" *)
  (* enum_value_001110111101 = "\\CSR_PMPADDR13" *)
  (* enum_value_001110111110 = "\\CSR_PMPADDR14" *)
  (* enum_value_001110111111 = "\\CSR_PMPADDR15" *)
  (* enum_value_011110110000 = "\\CSR_DCSR" *)
  (* enum_value_011110110001 = "\\CSR_DPC" *)
  (* enum_value_011110110010 = "\\CSR_DSCRATCH0" *)
  (* enum_value_011110110011 = "\\CSR_DSCRATCH1" *)
  (* enum_value_011111010000 = "\\CSR_MIEX" *)
  (* enum_value_011111010001 = "\\CSR_MTVECX" *)
  (* enum_value_011111010010 = "\\CSR_MIPX" *)
  (* enum_value_111100010100 = "\\CSR_MHARTID" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:67.35-67.45" *)
  (* wiretype = "\\csr_num_e" *)
  input [11:0] csr_addr_i;
  wire [11:0] csr_addr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:126.27-126.38" *)
  input [6:0] csr_cause_i;
  wire [6:0] csr_cause_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:93.27-93.40" *)
  input csr_irq_sec_i;
  wire csr_irq_sec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:69.35-69.43" *)
  input [1:0] csr_op_i;
  wire [1:0] csr_op_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:258.16-258.29" *)
  wire [31:0] csr_rdata_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:70.35-70.46" *)
  output [31:0] csr_rdata_o;
  wire [31:0] csr_rdata_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:124.27-124.45" *)
  input csr_restore_dret_i;
  wire csr_restore_dret_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:121.27-121.45" *)
  input csr_restore_mret_i;
  wire csr_restore_mret_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:122.27-122.45" *)
  input csr_restore_uret_i;
  wire csr_restore_uret_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:128.27-128.43" *)
  input csr_save_cause_i;
  wire csr_save_cause_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:119.27-119.40" *)
  input csr_save_ex_i;
  wire csr_save_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:118.27-118.40" *)
  input csr_save_id_i;
  wire csr_save_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:117.27-117.40" *)
  input csr_save_if_i;
  wire csr_save_if_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:68.35-68.46" *)
  input [31:0] csr_wdata_i;
  wire [31:0] csr_wdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:257.16-257.29" *)
  wire [31:0] csr_wdata_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:259.16-259.26" *)
  wire csr_we_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire [8:6] \dcsr_n[cause] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[ebreakm] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[ebreaks] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[ebreaku] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[mprven] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[nmip] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire [1:0] \dcsr_n[prv] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[step] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[stepie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[stopcount] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[stoptime] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire [31:28] \dcsr_n[xdebugver] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[zero0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire \dcsr_n[zero1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.24-267.30" *)
  wire [27:16] \dcsr_n[zero2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire [8:6] \dcsr_q[cause] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[ebreakm] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[ebreaks] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[ebreaku] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[mprven] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[nmip] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire [1:0] \dcsr_q[prv] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[step] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[stepie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[stopcount] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[stoptime] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire [31:28] \dcsr_q[xdebugver] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[zero0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire \dcsr_q[zero1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:267.16-267.22" *)
  wire [27:16] \dcsr_q[zero2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:100.27-100.40" *)
  input [2:0] debug_cause_i;
  wire [2:0] debug_cause_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:101.27-101.43" *)
  input debug_csr_save_i;
  wire debug_csr_save_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:104.27-104.42" *)
  output debug_ebreakm_o;
  wire debug_ebreakm_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:105.27-105.42" *)
  output debug_ebreaku_o;
  wire debug_ebreaku_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:99.27-99.39" *)
  input debug_mode_i;
  wire debug_mode_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:103.27-103.46" *)
  output debug_single_step_o;
  wire debug_single_step_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:268.24-268.30" *)
  wire [31:0] depc_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:102.27-102.33" *)
  output [31:0] depc_o;
  wire [31:0] depc_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:268.16-268.22" *)
  reg [31:0] depc_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:269.29-269.40" *)
  wire [31:0] dscratch0_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:269.16-269.27" *)
  reg [31:0] dscratch0_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:270.29-270.40" *)
  wire [31:0] dscratch1_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:270.16-270.27" *)
  reg [31:0] dscratch1_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:160.32-160.46" *)
  input [-1:0] ext_counters_i;
  wire [-1:0] ext_counters_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:74.30-74.38" *)
  input [4:0] fflags_i;
  wire [4:0] fflags_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:75.30-75.41" *)
  input fflags_we_i;
  wire fflags_we_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:73.30-73.37" *)
  output [4:0] fprec_o;
  wire [4:0] fprec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:72.30-72.35" *)
  output [2:0] frm_o;
  wire [2:0] frm_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:132.36-132.46" *)
  input [31:0] \hwlp_cnt_i[0] ;
  wire [31:0] \hwlp_cnt_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:132.36-132.46" *)
  input [31:0] \hwlp_cnt_i[1] ;
  wire [31:0] \hwlp_cnt_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:134.36-134.47" *)
  output [31:0] hwlp_data_o;
  wire [31:0] hwlp_data_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:131.36-131.46" *)
  input [31:0] \hwlp_end_i[0] ;
  wire [31:0] \hwlp_end_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:131.36-131.46" *)
  input [31:0] \hwlp_end_i[1] ;
  wire [31:0] \hwlp_end_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:135.36-135.48" *)
  output hwlp_regid_o;
  wire hwlp_regid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:130.36-130.48" *)
  input [31:0] \hwlp_start_i[0] ;
  wire [31:0] \hwlp_start_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:130.36-130.48" *)
  input [31:0] \hwlp_start_i[1] ;
  wire [31:0] \hwlp_start_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:136.36-136.45" *)
  output [2:0] hwlp_we_o;
  wire [2:0] hwlp_we_o;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1429.15-1429.16" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] i;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1360.13-1360.14" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] i_2;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1416.15-1416.16" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] i_3;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:139.32-139.42" *)
  input id_valid_i;
  wire id_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:298.34-298.44" *)
  reg id_valid_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:143.32-143.39" *)
  input imiss_i;
  wire imiss_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:81.27-81.41" *)
  input irq_external_i;
  wire irq_external_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:82.27-82.37" *)
  input [14:0] irq_fast_i;
  wire [14:0] irq_fast_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:84.27-84.38" *)
  input [31:0] irq_fastx_i;
  wire [31:0] irq_fastx_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:90.27-90.35" *)
  output [5:0] irq_id_o;
  wire [5:0] irq_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:83.27-83.36" *)
  input irq_nmi_i;
  wire irq_nmi_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:89.27-89.40" *)
  output irq_pending_o;
  wire irq_pending_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:312.34-312.41" *)
  wire \irq_req[irq_external] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:312.34-312.41" *)
  wire [14:0] \irq_req[irq_fast] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:312.34-312.41" *)
  wire \irq_req[irq_nmi] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:312.34-312.41" *)
  wire \irq_req[irq_software] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:312.34-312.41" *)
  wire \irq_req[irq_timer] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:313.34-313.42" *)
  wire [31:0] irq_reqx;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:79.27-79.41" *)
  input irq_software_i;
  wire irq_software_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:80.27-80.38" *)
  input irq_timer_i;
  wire irq_timer_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:140.32-140.47" *)
  input is_compressed_i;
  wire is_compressed_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:141.32-141.45" *)
  input is_decoding_i;
  wire is_decoding_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:290.9-290.15" *)
  wire is_irq;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:309.34-309.41" *)
  wire is_pccr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:310.34-310.41" *)
  wire is_pcer;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:311.34-311.41" *)
  wire is_pcmr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:149.32-149.42" *)
  input jr_stall_i;
  wire jr_stall_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:145.32-145.38" *)
  input jump_i;
  wire jump_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:148.32-148.42" *)
  input ld_stall_i;
  wire ld_stall_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:86.27-86.41" *)
  output m_irq_enable_o;
  wire m_irq_enable_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:275.26-275.34" *)
  wire [6:0] mcause_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:275.16-275.24" *)
  reg [6:0] mcause_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:157.32-157.42" *)
  input mem_load_i;
  wire mem_load_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:158.32-158.43" *)
  input mem_store_i;
  wire mem_store_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:287.16-287.21" *)
  wire \menip[irq_external] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:287.16-287.21" *)
  wire [14:0] \menip[irq_fast] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:287.16-287.21" *)
  wire \menip[irq_nmi] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:287.16-287.21" *)
  wire \menip[irq_software] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:287.16-287.21" *)
  wire \menip[irq_timer] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:288.16-288.22" *)
  wire [31:0] menipx;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:265.24-265.30" *)
  wire [31:0] mepc_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:95.27-95.33" *)
  output [31:0] mepc_o;
  wire [31:0] mepc_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:265.16-265.22" *)
  reg [31:0] mepc_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.23-284.28" *)
  wire \mie_n[irq_external] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.23-284.28" *)
  wire [14:0] \mie_n[irq_fast] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.23-284.28" *)
  wire \mie_n[irq_nmi] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.23-284.28" *)
  wire \mie_n[irq_software] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.23-284.28" *)
  wire \mie_n[irq_timer] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.16-284.21" *)
  wire \mie_q[irq_external] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.16-284.21" *)
  wire [14:0] \mie_q[irq_fast] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.16-284.21" *)
  wire \mie_q[irq_nmi] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.16-284.21" *)
  wire \mie_q[irq_software] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:284.16-284.21" *)
  wire \mie_q[irq_timer] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:285.24-285.30" *)
  wire [31:0] miex_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:285.16-285.22" *)
  reg [31:0] miex_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:282.16-282.19" *)
  wire \mip[irq_external] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:282.16-282.19" *)
  wire [14:0] \mip[irq_fast] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:282.16-282.19" *)
  wire \mip[irq_nmi] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:282.16-282.19" *)
  wire \mip[irq_software] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:282.16-282.19" *)
  wire \mip[irq_timer] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:283.16-283.20" *)
  wire [31:0] mipx;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:271.28-271.38" *)
  wire [31:0] mscratch_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:271.16-271.26" *)
  reg [31:0] mscratch_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.23-274.32" *)
  wire \mstatus_n[mie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.23-274.32" *)
  wire \mstatus_n[mpie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.23-274.32" *)
  (* unused_bits = "0" *)
  wire \mstatus_n[mprv] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.23-274.32" *)
  (* unused_bits = "0" *)
  wire \mstatus_n[uie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.23-274.32" *)
  (* unused_bits = "0" *)
  wire \mstatus_n[upie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.12-274.21" *)
  wire \mstatus_q[mie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.12-274.21" *)
  wire \mstatus_q[mpie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.12-274.21" *)
  wire [1:0] \mstatus_q[mpp] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.12-274.21" *)
  wire \mstatus_q[mprv] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.12-274.21" *)
  wire \mstatus_q[uie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:274.12-274.21" *)
  wire \mstatus_q[upie] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:278.16-278.23" *)
  wire [23:0] mtvec_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:58.27-58.34" *)
  output [23:0] mtvec_o;
  wire [23:0] mtvec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:278.25-278.32" *)
  reg [23:0] mtvec_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:279.16-279.24" *)
  wire [23:0] mtvecx_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:59.27-59.35" *)
  output [23:0] mtvecx_o;
  wire [23:0] mtvecx_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:279.26-279.34" *)
  reg [23:0] mtvecx_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:115.27-115.34" *)
  input [31:0] pc_ex_i;
  wire [31:0] pc_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:114.27-114.34" *)
  input [31:0] pc_id_i;
  wire [31:0] pc_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:113.27-113.34" *)
  input [31:0] pc_if_i;
  wire [31:0] pc_if_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:144.32-144.40" *)
  input pc_set_i;
  wire pc_set_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:308.34-308.46" *)
  wire pccr_all_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:307.34-307.44" *)
  wire [4:0] pccr_index;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:306.34-306.44" *)
  wire [31:0] perf_rdata;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:150.32-150.48" *)
  input pipeline_stall_i;
  wire pipeline_stall_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[0] ;
  wire [31:0] \pmp_addr_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[10] ;
  wire [31:0] \pmp_addr_o[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[11] ;
  wire [31:0] \pmp_addr_o[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[12] ;
  wire [31:0] \pmp_addr_o[12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[13] ;
  wire [31:0] \pmp_addr_o[13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[14] ;
  wire [31:0] \pmp_addr_o[14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[15] ;
  wire [31:0] \pmp_addr_o[15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[1] ;
  wire [31:0] \pmp_addr_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[2] ;
  wire [31:0] \pmp_addr_o[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[3] ;
  wire [31:0] \pmp_addr_o[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[4] ;
  wire [31:0] \pmp_addr_o[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[5] ;
  wire [31:0] \pmp_addr_o[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[6] ;
  wire [31:0] \pmp_addr_o[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[7] ;
  wire [31:0] \pmp_addr_o[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[8] ;
  wire [31:0] \pmp_addr_o[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:108.44-108.54" *)
  output [31:0] \pmp_addr_o[9] ;
  wire [31:0] \pmp_addr_o[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[0] ;
  wire [7:0] \pmp_cfg_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[10] ;
  wire [7:0] \pmp_cfg_o[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[11] ;
  wire [7:0] \pmp_cfg_o[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[12] ;
  wire [7:0] \pmp_cfg_o[12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[13] ;
  wire [7:0] \pmp_cfg_o[13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[14] ;
  wire [7:0] \pmp_cfg_o[14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[15] ;
  wire [7:0] \pmp_cfg_o[15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[1] ;
  wire [7:0] \pmp_cfg_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[2] ;
  wire [7:0] \pmp_cfg_o[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[3] ;
  wire [7:0] \pmp_cfg_o[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[4] ;
  wire [7:0] \pmp_cfg_o[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[5] ;
  wire [7:0] \pmp_cfg_o[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[6] ;
  wire [7:0] \pmp_cfg_o[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[7] ;
  wire [7:0] \pmp_cfg_o[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[8] ;
  wire [7:0] \pmp_cfg_o[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:109.44-109.53" *)
  output [7:0] \pmp_cfg_o[9] ;
  wire [7:0] \pmp_cfg_o[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.20-292.29" *)
  wire [31:0] \pmp_reg_n[pmpaddr][9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [31:0] \pmp_reg_q[pmpaddr][9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:292.9-292.18" *)
  wire [7:0] \pmp_reg_q[pmpcfg][9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:294.33-294.43" *)
  wire [15:0] pmpaddr_we;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:295.33-295.42" *)
  wire [15:0] pmpcfg_we;
  (* enum_value_00 = "\\PRIV_LVL_U" *)
  (* enum_value_01 = "\\PRIV_LVL_S" *)
  (* enum_value_10 = "\\PRIV_LVL_H" *)
  (* enum_value_11 = "\\PRIV_LVL_M" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:111.27-111.37" *)
  (* wiretype = "\\PrivLvl_t" *)
  output [1:0] priv_lvl_o;
  wire [1:0] priv_lvl_o;
  (* enum_value_00 = "\\PRIV_LVL_U" *)
  (* enum_value_01 = "\\PRIV_LVL_S" *)
  (* enum_value_10 = "\\PRIV_LVL_H" *)
  (* enum_value_11 = "\\PRIV_LVL_M" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:291.25-291.35" *)
  (* wiretype = "\\PrivLvl_t" *)
  wire [1:0] priv_lvl_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:53.27-53.32" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:94.27-94.36" *)
  output sec_lvl_o;
  wire sec_lvl_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:87.27-87.41" *)
  output u_irq_enable_o;
  wire u_irq_enable_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:276.16-276.24" *)
  wire [6:0] ucause_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:96.27-96.33" *)
  output [31:0] uepc_o;
  wire [31:0] uepc_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:266.16-266.22" *)
  wire [31:0] uepc_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:60.27-60.34" *)
  output [23:0] utvec_o;
  wire [23:0] utvec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:280.25-280.32" *)
  wire [23:0] utvec_q;
  assign \$auto$bmuxmap.cc:84:execute$15368 [0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1016.5-1027.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15368 [1] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1016.5-1027.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15371  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1016.5-1027.12" *) \$auto$bmuxmap.cc:84:execute$15368 [1] : \$auto$bmuxmap.cc:84:execute$15368 [0];
  assign \$auto$bmuxmap.cc:84:execute$15373 [1:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1388.7-1393.14" *) csr_wdata_i[1:0] : PCMR_q;
  assign \$auto$bmuxmap.cc:84:execute$15373 [3:2] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1388.7-1393.14" *) \$verific$n11238$4879  : \$verific$n11229$4876 ;
  assign \$auto$bmuxmap.cc:84:execute$15376  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1388.7-1393.14" *) \$auto$bmuxmap.cc:84:execute$15373 [3:2] : \$auto$bmuxmap.cc:84:execute$15373 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$15378 [11:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1397.7-1402.14" *) csr_wdata_i[11:0] : PCER_q;
  assign \$auto$bmuxmap.cc:84:execute$15378 [23:12] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1397.7-1402.14" *) \$verific$n11302$4886  : \$verific$n11263$4883 ;
  assign \$auto$bmuxmap.cc:84:execute$15381  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1397.7-1402.14" *) \$auto$bmuxmap.cc:84:execute$15378 [23:12] : \$auto$bmuxmap.cc:84:execute$15378 [11:0];
  assign \$auto$bmuxmap.cc:84:execute$15383 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12748$4924 ;
  assign \$auto$bmuxmap.cc:84:execute$15383 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n11047$4873  : \$verific$n10948$4870 ;
  assign \$auto$bmuxmap.cc:84:execute$15386  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15383 [63:32] : \$auto$bmuxmap.cc:84:execute$15383 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15388 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12753$4926 ;
  assign \$auto$bmuxmap.cc:84:execute$15388 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n10640$4864  : \$verific$n10541$4861 ;
  assign \$auto$bmuxmap.cc:84:execute$15391  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15388 [63:32] : \$auto$bmuxmap.cc:84:execute$15388 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15393 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12758$4928 ;
  assign \$auto$bmuxmap.cc:84:execute$15393 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n10233$4855  : \$verific$n10134$4852 ;
  assign \$auto$bmuxmap.cc:84:execute$15396  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15393 [63:32] : \$auto$bmuxmap.cc:84:execute$15393 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15398 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12763$4930 ;
  assign \$auto$bmuxmap.cc:84:execute$15398 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n9826$4846  : \$verific$n9727$4843 ;
  assign \$auto$bmuxmap.cc:84:execute$15401  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15398 [63:32] : \$auto$bmuxmap.cc:84:execute$15398 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15403 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12768$4932 ;
  assign \$auto$bmuxmap.cc:84:execute$15403 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n9419$4837  : \$verific$n9320$4834 ;
  assign \$auto$bmuxmap.cc:84:execute$15406  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15403 [63:32] : \$auto$bmuxmap.cc:84:execute$15403 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15408 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12773$4934 ;
  assign \$auto$bmuxmap.cc:84:execute$15408 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n9012$4828  : \$verific$n8913$4825 ;
  assign \$auto$bmuxmap.cc:84:execute$15411  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15408 [63:32] : \$auto$bmuxmap.cc:84:execute$15408 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15413 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12778$4936 ;
  assign \$auto$bmuxmap.cc:84:execute$15413 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n8605$4819  : \$verific$n8506$4816 ;
  assign \$auto$bmuxmap.cc:84:execute$15416  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15413 [63:32] : \$auto$bmuxmap.cc:84:execute$15413 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15418 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12783$4938 ;
  assign \$auto$bmuxmap.cc:84:execute$15418 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n8198$4810  : \$verific$n8099$4807 ;
  assign \$auto$bmuxmap.cc:84:execute$15421  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15418 [63:32] : \$auto$bmuxmap.cc:84:execute$15418 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15423 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12788$4940 ;
  assign \$auto$bmuxmap.cc:84:execute$15423 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n7791$4801  : \$verific$n7692$4798 ;
  assign \$auto$bmuxmap.cc:84:execute$15426  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15423 [63:32] : \$auto$bmuxmap.cc:84:execute$15423 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15428 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12793$4942 ;
  assign \$auto$bmuxmap.cc:84:execute$15428 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n7384$4792  : \$verific$n7285$4789 ;
  assign \$auto$bmuxmap.cc:84:execute$15431  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15428 [63:32] : \$auto$bmuxmap.cc:84:execute$15428 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15433 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12798$4944 ;
  assign \$auto$bmuxmap.cc:84:execute$15433 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n6977$4783  : \$verific$n6878$4780 ;
  assign \$auto$bmuxmap.cc:84:execute$15436  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15433 [63:32] : \$auto$bmuxmap.cc:84:execute$15433 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15438 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) csr_wdata_i : \$verific$n12803$4946 ;
  assign \$auto$bmuxmap.cc:84:execute$15438 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$verific$n6570$4774  : \$verific$n6471$4771 ;
  assign \$auto$bmuxmap.cc:84:execute$15441  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1370.9-1375.16" *) \$auto$bmuxmap.cc:84:execute$15438 [63:32] : \$auto$bmuxmap.cc:84:execute$15438 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15443 [31:0] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1016.5-1027.12" *) csr_wdata_i : csr_wdata_i;
  assign \$auto$bmuxmap.cc:84:execute$15443 [63:32] = csr_op_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1016.5-1027.12" *) \$verific$n3553$4685  : \$verific$n3454$4682 ;
  assign \$auto$bmuxmap.cc:84:execute$15446  = csr_op_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1016.5-1027.12" *) \$auto$bmuxmap.cc:84:execute$15443 [63:32] : \$auto$bmuxmap.cc:84:execute$15443 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15448 [31:0] = csr_addr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \PCCR_q[1]  : \PCCR_q[0] ;
  assign \$auto$bmuxmap.cc:84:execute$15448 [63:32] = csr_addr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \PCCR_q[3]  : \PCCR_q[2] ;
  assign \$auto$bmuxmap.cc:84:execute$15448 [95:64] = csr_addr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \PCCR_q[5]  : \PCCR_q[4] ;
  assign \$auto$bmuxmap.cc:84:execute$15448 [127:96] = csr_addr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \PCCR_q[7]  : \PCCR_q[6] ;
  assign \$auto$bmuxmap.cc:84:execute$15448 [159:128] = csr_addr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \PCCR_q[9]  : \PCCR_q[8] ;
  assign \$auto$bmuxmap.cc:84:execute$15448 [191:160] = csr_addr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \PCCR_q[11]  : \PCCR_q[10] ;
  assign \$auto$bmuxmap.cc:84:execute$15448 [223:192] = csr_addr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) 32'hxxxxxxxx : 32'hxxxxxxxx;
  assign \$auto$bmuxmap.cc:84:execute$15448 [255:224] = csr_addr_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) 32'hxxxxxxxx : 32'hxxxxxxxx;
  assign \$auto$bmuxmap.cc:84:execute$15457 [31:0] = csr_addr_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \$auto$bmuxmap.cc:84:execute$15448 [63:32] : \$auto$bmuxmap.cc:84:execute$15448 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15457 [63:32] = csr_addr_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \$auto$bmuxmap.cc:84:execute$15448 [127:96] : \$auto$bmuxmap.cc:84:execute$15448 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$15457 [95:64] = csr_addr_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \$auto$bmuxmap.cc:84:execute$15448 [191:160] : \$auto$bmuxmap.cc:84:execute$15448 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$15457 [127:96] = csr_addr_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \$auto$bmuxmap.cc:84:execute$15448 [255:224] : \$auto$bmuxmap.cc:84:execute$15448 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$15462 [31:0] = csr_addr_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \$auto$bmuxmap.cc:84:execute$15457 [63:32] : \$auto$bmuxmap.cc:84:execute$15457 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$15462 [63:32] = csr_addr_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \$auto$bmuxmap.cc:84:execute$15457 [127:96] : \$auto$bmuxmap.cc:84:execute$15457 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$15465  = csr_addr_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.65-1329.80" *) \$auto$bmuxmap.cc:84:execute$15462 [63:32] : \$auto$bmuxmap.cc:84:execute$15462 [31:0];
  assign \$verific$n6076$4526  = csr_addr_i[4:0] < (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.22-1329.55" *) 5'h0c;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1409.5-1435.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) PCCR_inc_q <= 12'h000;
    else PCCR_inc_q <= PCCR_inc;
  reg [383:0] \$verific$PCCR_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1435$5492 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1409.5-1435.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$PCCR_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1435$5492  <= 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else \$verific$PCCR_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1435$5492  <= { \PCCR_n[11] , \PCCR_n[10] , \PCCR_n[9] , \PCCR_n[8] , \PCCR_n[7] , \PCCR_n[6] , \PCCR_n[5] , \PCCR_n[4] , \PCCR_n[3] , \PCCR_n[2] , \PCCR_n[1] , \PCCR_n[0]  };
  assign { \PCCR_q[11] , \PCCR_q[10] , \PCCR_q[9] , \PCCR_q[8] , \PCCR_q[7] , \PCCR_q[6] , \PCCR_q[5] , \PCCR_q[4] , \PCCR_q[3] , \PCCR_q[2] , \PCCR_q[1] , \PCCR_q[0]  } = \$verific$PCCR_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1435$5492 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1409.5-1435.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) PCER_q <= 12'h000;
    else PCER_q <= PCER_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1409.5-1435.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) PCMR_q <= 2'h3;
    else PCMR_q <= PCMR_n;
  function [0:0] \$verific$Select_413$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5112 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_413$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5112  = b[0:0];
      3'b?1?:
        \$verific$Select_413$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5112  = b[1:1];
      3'b1??:
        \$verific$Select_413$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5112  = b[2:2];
      default:
        \$verific$Select_413$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5112  = a;
    endcase
  endfunction
  assign \mstatus_n[mie]  = \$verific$Select_413$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5112 (1'h0, { \$verific$n3134$4482 , \mstatus_q[mpie] , \$verific$n2588$4665 [5] }, { csr_save_cause_i, \$verific$n3187$4486 , \$verific$n3272$4492  });
  function [0:0] \$verific$Select_415$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5113 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_415$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5113  = b[0:0];
      3'b?1?:
        \$verific$Select_415$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5113  = b[1:1];
      3'b1??:
        \$verific$Select_415$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5113  = b[2:2];
      default:
        \$verific$Select_415$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5113  = a;
    endcase
  endfunction
  assign \mstatus_n[mpie]  = \$verific$Select_415$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5113 (1'h0, { \$verific$n3135$4483 , 1'h1, \$verific$n2588$4665 [3] }, { csr_save_cause_i, \$verific$n3187$4486 , \$verific$n3272$4492  });
  assign \$verific$n7556$4795  = \PCCR_q[3]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n7963$4804  = \PCCR_q[4]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n8370$4813  = \PCCR_q[5]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n8777$4822  = \PCCR_q[6]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n9184$4831  = \PCCR_q[7]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n9591$4840  = \PCCR_q[8]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n10031$4850  = \PCCR_q[9]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n10405$4858  = \PCCR_q[10]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n10812$4867  = \PCCR_q[11]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n6335$4768  = \PCCR_q[0]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n6742$4777  = \PCCR_q[1]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n7149$4786  = \PCCR_q[2]  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1367.21-1367.34" *) 32'd1;
  assign \$verific$n7791$4801  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n7758$4800 ;
  assign \$verific$n8198$4810  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n8165$4809 ;
  assign \$verific$n8605$4819  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n8572$4818 ;
  assign \$verific$n9012$4828  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n8979$4827 ;
  assign \$verific$n9419$4837  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n9386$4836 ;
  assign \$verific$n9826$4846  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n9793$4845 ;
  assign \$verific$n10233$4855  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n10200$4854 ;
  assign \$verific$n10640$4864  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n10607$4863 ;
  assign \$verific$n11047$4873  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n11014$4872 ;
  assign \$verific$n11238$4879  = csr_wdata_i[1:0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1392.33-1392.61" *) \$verific$n11235$4878 ;
  assign \$verific$n11302$4886  = csr_wdata_i[11:0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1401.33-1401.77" *) \$verific$n11289$4885 ;
  assign PCCR_inc = \$verific$n12742$4922  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1362.21-1362.55" *) { PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0], PCMR_q[0] };
  assign \$verific$n12742$4922  = { pipeline_stall_i, PCCR_in[10:7], mem_store_i, mem_load_i, PCCR_in[4:1], 1'h1 } & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1362.21-1362.43" *) PCER_q;
  assign \menip[irq_fast]  = irq_fast_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:337.31-337.68" *) \mie_q[irq_fast] ;
  assign menipx = irq_fastx_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:339.31-339.60" *) miex_q;
  assign \$verific$n3553$4685  = \$verific$n3520$4684  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1019.37-1019.65" *) csr_rdata_o;
  assign \$verific$n6570$4774  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n6537$4773 ;
  assign \$verific$n6977$4783  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n6944$4782 ;
  assign \$verific$n7384$4792  = csr_wdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.38-1374.64" *) \$verific$n7351$4791 ;
  reg [31:0] \$verific$dcsr_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5235 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$dcsr_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5235  <= 32'd3;
    else \$verific$dcsr_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5235  <= { \dcsr_n[xdebugver] , \dcsr_n[zero2] , \dcsr_n[ebreakm] , \dcsr_n[zero1] , \dcsr_n[ebreaks] , \dcsr_n[ebreaku] , \dcsr_n[stepie] , \dcsr_n[stopcount] , \dcsr_n[stoptime] , \dcsr_n[cause] , \dcsr_n[zero0] , \dcsr_n[mprven] , \dcsr_n[nmip] , \dcsr_n[step] , \dcsr_n[prv]  };
  assign { \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv]  } = \$verific$dcsr_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5235 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) depc_q <= 32'd0;
    else depc_q <= depc_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) dscratch0_q <= 32'd0;
    else dscratch0_q <= dscratch0_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) dscratch1_q <= 32'd0;
    else dscratch1_q <= dscratch1_n;
  assign \$verific$n7656$4550  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h03;
  assign \$verific$n8063$4556  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h04;
  assign \$verific$n8470$4562  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h05;
  assign \$verific$n2549$4453  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:476.7-476.14" *) 12'h001;
  assign \$verific$n2550$4454  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:477.7-477.14" *) 12'h002;
  assign \$verific$n2551$4455  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:478.7-478.14" *) 12'h003;
  assign \$verific$n2552$4456  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:479.7-479.14" *) 12'h006;
  assign \$verific$n2553$4457  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:481.7-481.18" *) 12'h300;
  assign \$verific$n806$4440  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:495.7-495.15" *) 12'h301;
  assign \$verific$n8877$4568  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h06;
  assign \$verific$n2554$4458  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:497.7-497.14" *) 12'h304;
  assign \$verific$n2555$4459  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:506.7-506.15" *) 12'h7d0;
  assign \$verific$n2556$4460  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:508.7-508.16" *) 12'h305;
  assign \$verific$n2557$4461  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:510.7-510.17" *) 12'h7d1;
  assign \$verific$n2558$4462  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:512.7-512.19" *) 12'h340;
  assign \$verific$n2559$4463  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:514.7-514.15" *) 12'h341;
  assign \$verific$n2560$4464  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:516.7-516.17" *) 12'h342;
  assign \$verific$n814$4441  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:518.7-518.14" *) 12'h344;
  assign \$verific$n815$4442  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:527.7-527.15" *) 12'h7d2;
  assign \$verific$n816$4443  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:529.7-529.18" *) 12'hf14;
  assign \$verific$n2561$4465  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:531.7-531.15" *) 12'h7b0;
  assign \$verific$n2562$4466  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:533.7-533.14" *) 12'h7b1;
  assign \$verific$n9284$4574  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h07;
  assign \$verific$n2563$4467  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:535.7-535.20" *) 12'h7b2;
  assign \$verific$n2564$4468  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:537.7-537.20" *) 12'h7b3;
  assign \$verific$n2565$4469  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:541.7-541.20" *) 12'h7c0;
  assign \$verific$n2566$4470  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:542.7-542.18" *) 12'h7c1;
  assign \$verific$n2567$4471  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:543.7-543.22" *) 12'h7c2;
  assign \$verific$n2568$4472  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:544.7-544.20" *) 12'h7c4;
  assign \$verific$n2569$4473  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:545.7-545.18" *) 12'h7c5;
  assign \$verific$n2570$4474  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:546.7-546.22" *) 12'h7c6;
  assign \$verific$n827$4444  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:549.7-549.14" *) 12'h014;
  assign \$verific$n828$4445  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:551.7-551.14" *) 12'hc10;
  assign \$verific$n9691$4580  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h08;
  assign \$verific$n10098$4586  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h09;
  assign \$verific$n10505$4592  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h0a;
  assign \$verific$n10912$4598  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h0b;
  assign \$verific$n6029$4516  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1306.9-1306.18" *) 12'hcc0;
  assign \$verific$n6030$4517  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1306.9-1306.18" *) 12'h7e0;
  assign \$verific$n6031$4518  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1310.9-1310.18" *) 12'hcc1;
  assign \$verific$n6032$4519  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1310.9-1310.18" *) 12'h7e1;
  assign \$verific$n6033$4520  = csr_addr_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1314.9-1314.16" *) 12'h79f;
  assign \$verific$n6069$4525  = csr_addr_i[11:5] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1322.11-1322.41" *) 7'h3c;
  assign \$verific$n6435$4532  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) pccr_index;
  assign \$verific$n6842$4538  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h01;
  assign \$verific$n7249$4544  = pccr_index == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.55-1369.70" *) 5'h02;
  assign \$verific$n7553$4548  = \$verific$n7551$4547  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n7554$4549  = PCCR_inc_q[3] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n7553$4548 ;
  assign \$verific$n7657$4551  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n7656$4550 ;
  assign \$verific$n7658$4552  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n7657$4551 ;
  assign \$verific$n7960$4554  = \$verific$n7958$4553  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n7961$4555  = PCCR_inc_q[4] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n7960$4554 ;
  assign \$verific$n8064$4557  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n8063$4556 ;
  assign \$verific$n8065$4558  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n8064$4557 ;
  assign \$verific$n8367$4560  = \$verific$n8365$4559  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n8368$4561  = PCCR_inc_q[5] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n8367$4560 ;
  assign \$verific$n8471$4563  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n8470$4562 ;
  assign \$verific$n8472$4564  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n8471$4563 ;
  assign \$verific$n8774$4566  = \$verific$n8772$4565  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n8775$4567  = PCCR_inc_q[6] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n8774$4566 ;
  assign \$verific$n8878$4569  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n8877$4568 ;
  assign \$verific$n8879$4570  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n8878$4569 ;
  assign \$verific$n9181$4572  = \$verific$n9179$4571  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n9182$4573  = PCCR_inc_q[7] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n9181$4572 ;
  assign \$verific$n9285$4575  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n9284$4574 ;
  assign \$verific$n9286$4576  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n9285$4575 ;
  assign \$verific$n9588$4578  = \$verific$n9586$4577  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n9589$4579  = PCCR_inc_q[8] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n9588$4578 ;
  assign \$verific$n9692$4581  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n9691$4580 ;
  assign \$verific$n9693$4582  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n9692$4581 ;
  assign \menip[irq_software]  = irq_software_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:334.31-334.72" *) \mie_q[irq_software] ;
  assign \$verific$n9995$4584  = \$verific$n9993$4583  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n9996$4585  = PCCR_inc_q[9] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n9995$4584 ;
  assign \$verific$n10099$4587  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n10098$4586 ;
  assign \$verific$n10100$4588  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n10099$4587 ;
  assign \$verific$n10402$4590  = \$verific$n10400$4589  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n10403$4591  = PCCR_inc_q[10] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n10402$4590 ;
  assign \$verific$n10506$4593  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n10505$4592 ;
  assign \$verific$n10507$4594  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n10506$4593 ;
  assign \menip[irq_timer]  = irq_timer_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:335.31-335.69" *) \mie_q[irq_timer] ;
  assign \$verific$n1935$4450  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:892.16-897.10" *) csr_wdata_int[3] : \mie_q[irq_software] ;
  assign \$verific$n10809$4596  = \$verific$n10807$4595  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n10810$4597  = PCCR_inc_q[11] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n10809$4596 ;
  assign \$verific$n1936$4451  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:892.16-897.10" *) csr_wdata_int[7] : \mie_q[irq_timer] ;
  assign \$verific$n1937$4452  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:892.16-897.10" *) csr_wdata_int[11] : \mie_q[irq_external] ;
  assign \$verific$n10913$4599  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n10912$4598 ;
  assign \$verific$n10914$4600  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n10913$4599 ;
  assign \menip[irq_external]  = irq_external_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:336.31-336.72" *) \mie_q[irq_external] ;
  assign \$verific$n3787$4690 [2] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1096.10-1098.58" *) \menip[irq_software] ;
  assign \mie_n[irq_software]  = \$verific$n2554$4458  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *) \$verific$n1935$4450  : \mie_q[irq_software] ;
  assign \mie_n[irq_timer]  = \$verific$n2554$4458  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *) \$verific$n1936$4451  : \mie_q[irq_timer] ;
  assign \mie_n[irq_external]  = \$verific$n2554$4458  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *) \$verific$n1937$4452  : \mie_q[irq_external] ;
  assign hwlp_regid_o = \$verific$n2907$4476  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *) csr_we_int : 1'h0;
  assign \$verific$n2977$4477  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:966.9-972.16" *) csr_save_if_i;
  assign \$verific$n2978$4478  = csr_save_id_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:966.9-972.16" *) \$verific$n2977$4477 ;
  assign \$verific$n2979$4479  = csr_save_if_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:966.9-972.16" *) csr_save_id_i;
  assign \$verific$n2980$4480  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:966.9-972.16" *) \$verific$n2979$4479 ;
  assign \$verific$n3134$4482  = debug_csr_save_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:974.9-987.12" *) \$verific$n2588$4665 [5] : 1'h0;
  assign \$verific$n3135$4483  = debug_csr_save_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:974.9-987.12" *) \$verific$n2588$4665 [3] : \mstatus_q[mie] ;
  assign \$verific$n3186$4485  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) csr_save_cause_i;
  assign \$verific$n3187$4486  = csr_restore_mret_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) \$verific$n3186$4485 ;
  assign \$verific$n3188$4487  = csr_save_cause_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) csr_restore_mret_i;
  assign \$verific$n3189$4488  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) \$verific$n3188$4487 ;
  assign \$verific$n3190$4489  = csr_restore_dret_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) \$verific$n3189$4488 ;
  assign \$verific$n3191$4490  = \$verific$n3188$4487  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) csr_restore_dret_i;
  assign \$verific$n3192$4491  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) \$verific$n3191$4490 ;
  assign \$verific$n3272$4492  = \$verific$n3190$4489  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) \$verific$n3192$4491 ;
  assign \$verific$n3719$4493  = is_pccr | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1037.9-1037.27" *) is_pcer;
  assign \$verific$n3720$4494  = \$verific$n3719$4493  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1037.9-1037.38" *) is_pcmr;
  assign \$verific$n4956$4499  = \menip[irq_software]  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1127.26-1127.62" *) \menip[irq_timer] ;
  assign \$verific$n4957$4500  = \$verific$n4956$4499  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1127.26-1127.83" *) \menip[irq_external] ;
  assign \$verific$n4959$4502  = \$verific$n4957$4500  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1127.26-1127.103" *) \$verific$n4958$4501 ;
  assign \$verific$n4960$4503  = \$verific$n4959$4502  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1127.26-1127.119" *) irq_nmi_i;
  assign irq_pending_o = \$verific$n4960$4503  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1127.26-1127.131" *) \$verific$n4961$4504 ;
  assign PCCR_in[1] = id_valid_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1265.24-1265.50" *) is_decoding_i;
  assign PCCR_in[2] = ld_stall_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1266.24-1266.47" *) id_valid_q;
  assign PCCR_in[3] = jr_stall_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1267.24-1267.47" *) id_valid_q;
  assign \$verific$n5997$4509  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1268.34-1268.45" *) pc_set_i;
  assign PCCR_in[4] = imiss_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1268.24-1268.45" *) \$verific$n5997$4509 ;
  assign PCCR_in[7] = jump_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1271.24-1271.63" *) id_valid_q;
  assign PCCR_in[8] = branch_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1272.24-1272.63" *) id_valid_q;
  assign \$verific$n6006$4513  = branch_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1273.24-1273.49" *) branch_taken_i;
  assign PCCR_in[9] = \$verific$n6006$4513  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1273.24-1273.63" *) id_valid_q;
  assign PCCR_in[10] = PCCR_in[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1274.24-1274.68" *) is_compressed_i;
  assign \$verific$n6036$4522  = \$verific$n6029$4516  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1305.7-1319.14" *) \$verific$n6030$4517 ;
  assign \$verific$n6058$4523  = \$verific$n6031$4518  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1305.7-1319.14" *) \$verific$n6032$4519 ;
  assign \$verific$n6059$4524  = \$verific$n6033$4520  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1305.7-1319.14" *) \$verific$n6034$4521 ;
  assign \$verific$n6210$4527  = \$verific$n6069$4525  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1322.7-1331.10" *) 1'h1 : \$verific$n6033$4520 ;
  assign is_pcer = csr_access_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1304.5-1332.8" *) \$verific$n6036$4522  : 1'h0;
  assign is_pcmr = csr_access_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1304.5-1332.8" *) \$verific$n6058$4523  : 1'h0;
  assign is_pccr = csr_access_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1304.5-1332.8" *) \$verific$n6210$4527  : 1'h0;
  assign pccr_all_sel = csr_access_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1304.5-1332.8" *) \$verific$n6033$4520  : 1'h0;
  assign \$verific$n6331$4529  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.70-1366.89" *) PCMR_q[1];
  assign \$verific$n6332$4530  = \$verific$n6330$4528  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n6333$4531  = PCCR_inc_q[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n6332$4530 ;
  assign \$verific$n6436$4533  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n6435$4532 ;
  assign \$verific$n6437$4534  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n6436$4533 ;
  assign \$verific$n6739$4536  = \$verific$n6737$4535  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n6740$4537  = PCCR_inc_q[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n6739$4536 ;
  assign \$verific$n6843$4539  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n6842$4538 ;
  assign \$verific$n6844$4540  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n6843$4539 ;
  assign \$verific$n7146$4542  = \$verific$n7144$4541  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.38-1366.90" *) \$verific$n6331$4529 ;
  assign \$verific$n7147$4543  = PCCR_inc_q[2] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.11-1366.90" *) \$verific$n7146$4542 ;
  assign \$verific$n7250$4545  = pccr_all_sel | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.30-1369.71" *) \$verific$n7249$4544 ;
  assign \$verific$n7251$4546  = is_pccr & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.11-1369.71" *) \$verific$n7250$4545 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1409.5-1435.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) id_valid_q <= 1'h0;
    else id_valid_q <= id_valid_i;
  assign \$verific$n7758$4800  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[3] ;
  assign \$verific$n8165$4809  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[4] ;
  assign \$verific$n8572$4818  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[5] ;
  assign \$verific$n8979$4827  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[6] ;
  assign \$verific$n9386$4836  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[7] ;
  assign \$verific$n9793$4845  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[8] ;
  assign \$verific$n10200$4854  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[9] ;
  assign \$verific$n10607$4863  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[10] ;
  assign \$verific$n11014$4872  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[11] ;
  assign \$verific$n11235$4878  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1392.52-1392.61" *) PCMR_q;
  assign \$verific$n11289$4885  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1401.68-1401.77" *) PCER_q;
  assign \$verific$n3520$4684  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1019.37-1019.51" *) csr_wdata_i;
  assign \$verific$n6537$4773  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[0] ;
  assign \$verific$n6944$4782  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[1] ;
  assign \$verific$n7351$4791  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1374.52-1374.64" *) \PCCR_q[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mcause_q <= 7'h00;
    else mcause_q <= mcause_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mepc_q <= 32'd0;
    else mepc_q <= mepc_n;
  reg [18:0] \$verific$mie_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5239 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$mie_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5239  <= 19'h00000;
    else \$verific$mie_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5239  <= { \mie_n[irq_software] , \mie_n[irq_timer] , \mie_n[irq_external] , \mie_n[irq_fast] , \mie_q[irq_nmi]  };
  assign { \mie_q[irq_software] , \mie_q[irq_timer] , \mie_q[irq_external] , \mie_q[irq_fast] , \mie_q[irq_nmi]  } = \$verific$mie_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5239 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) miex_q <= 32'd0;
    else miex_q <= miex_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mscratch_q <= 32'd0;
    else mscratch_q <= mscratch_n;
  reg [6:0] \$verific$mstatus_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5231 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$mstatus_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5231  <= 7'h06;
    else \$verific$mstatus_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5231  <= { 1'h0, \mstatus_n[mie] , 1'h0, \mstatus_n[mpie] , 3'h6 };
  assign { \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv]  } = \$verific$mstatus_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1252$5231 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mtvec_q <= 24'h000000;
    else mtvec_q <= mtvec_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1191.5-1252.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mtvecx_q <= 24'h000000;
    else mtvecx_q <= mtvecx_n;
  assign \$verific$n1908$4645  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:881.20-890.10" *) { csr_wdata_int[0], csr_wdata_int[3], csr_wdata_int[4], csr_wdata_int[7], csr_wdata_int[12:11], csr_wdata_int[17] } : { \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv]  };
  assign PCMR_n = is_pcmr ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1387.5-1394.8" *) \$verific$n11244$4881  : PCMR_q;
  assign PCER_n = is_pcer ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1396.5-1403.8" *) \$verific$n11328$4888  : PCER_q;
  assign \$verific$n1986$4648  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:899.17-901.10" *) csr_wdata_int : miex_q;
  assign \$verific$n2044$4650  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:903.18-905.10" *) csr_wdata_int[31:8] : mtvec_q;
  assign \dcsr_n[cause]  = csr_save_cause_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) \$verific$n12732$4918  : \$verific$n2771$4668 [8:6];
  assign \$verific$n12732$4918  = debug_csr_save_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:974.9-987.12" *) debug_cause_i : \$verific$n2771$4668 [8:6];
  assign \dcsr_n[prv]  = csr_save_cause_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *) \$verific$n12734$4919  : \$verific$n2771$4668 [1:0];
  assign \$verific$n12734$4919  = debug_csr_save_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:974.9-987.12" *) 2'h3 : \$verific$n2771$4668 [1:0];
  assign \mie_n[irq_fast]  = \$verific$n2554$4458  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *) \$verific$n12737$4920  : \mie_q[irq_fast] ;
  assign \$verific$n12737$4920  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:892.16-897.10" *) csr_wdata_int[30:16] : \mie_q[irq_fast] ;
  assign \$verific$n2094$4651  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:907.19-909.10" *) csr_wdata_int[31:8] : mtvecx_q;
  assign \PCCR_n[11]  = \$verific$n10914$4600  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12750$4925  : \$verific$n12748$4924 ;
  assign \$verific$n12748$4924  = \$verific$n10810$4597  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n10812$4867  : \PCCR_q[11] ;
  assign \PCCR_n[10]  = \$verific$n10507$4594  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12755$4927  : \$verific$n12753$4926 ;
  assign \$verific$n12753$4926  = \$verific$n10403$4591  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n10405$4858  : \PCCR_q[10] ;
  assign \PCCR_n[9]  = \$verific$n10100$4588  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12760$4929  : \$verific$n12758$4928 ;
  assign \$verific$n12758$4928  = \$verific$n9996$4585  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n10031$4850  : \PCCR_q[9] ;
  assign \PCCR_n[8]  = \$verific$n9693$4582  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12765$4931  : \$verific$n12763$4930 ;
  assign \$verific$n12763$4930  = \$verific$n9589$4579  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n9591$4840  : \PCCR_q[8] ;
  assign \$verific$n2152$4652  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:911.21-913.10" *) csr_wdata_int : mscratch_q;
  assign \PCCR_n[7]  = \$verific$n9286$4576  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12770$4933  : \$verific$n12768$4932 ;
  assign \$verific$n12768$4932  = \$verific$n9182$4573  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n9184$4831  : \PCCR_q[7] ;
  assign \PCCR_n[6]  = \$verific$n8879$4570  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12775$4935  : \$verific$n12773$4934 ;
  assign \$verific$n12773$4934  = \$verific$n8775$4567  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n8777$4822  : \PCCR_q[6] ;
  assign \PCCR_n[5]  = \$verific$n8472$4564  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12780$4937  : \$verific$n12778$4936 ;
  assign \$verific$n12778$4936  = \$verific$n8368$4561  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n8370$4813  : \PCCR_q[5] ;
  assign \PCCR_n[4]  = \$verific$n8065$4558  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12785$4939  : \$verific$n12783$4938 ;
  assign \$verific$n12783$4938  = \$verific$n7961$4555  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n7963$4804  : \PCCR_q[4] ;
  assign \PCCR_n[3]  = \$verific$n7658$4552  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12790$4941  : \$verific$n12788$4940 ;
  assign \$verific$n12788$4940  = \$verific$n7554$4549  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n7556$4795  : \PCCR_q[3] ;
  assign \PCCR_n[2]  = \$verific$n7251$4546  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12795$4943  : \$verific$n12793$4942 ;
  assign \$verific$n12793$4942  = \$verific$n7147$4543  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n7149$4786  : \PCCR_q[2] ;
  assign \PCCR_n[1]  = \$verific$n6844$4540  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12800$4945  : \$verific$n12798$4944 ;
  assign \$verific$n12798$4944  = \$verific$n6740$4537  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n6742$4777  : \PCCR_q[1] ;
  assign \PCCR_n[0]  = \$verific$n6437$4534  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1369.7-1376.10" *) \$verific$n12805$4947  : \$verific$n12803$4946 ;
  assign \$verific$n12803$4946  = \$verific$n6333$4531  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.7-1367.35" *) \$verific$n6335$4768  : \PCCR_q[0] ;
  assign \$verific$n12813$4663  = \$verific$n6036$4522  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1305.7-1319.14" *) PCER_q[11:2] : 10'h000;
  assign \$verific$n2216$4653  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:915.17-917.10" *) { csr_wdata_int[31:1], 1'h0 } : mepc_q;
  assign \$verific$n2257$4655  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:919.19-919.86" *) { csr_wdata_int[31], csr_wdata_int[5:0] } : mcause_q;
  assign \$verific$n2301$4658  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:922.16-934.19" *) { 4'h4, csr_wdata_int[27:11], 2'h0, csr_wdata_int[8:5], 2'h0, csr_wdata_int[2], 2'h3 } : { \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv]  };
  assign \$verific$n2365$4659  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:936.16-939.19" *) { csr_wdata_int[31:1], 1'h0 } : depc_q;
  assign \$verific$n2431$4660  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:942.16-945.19" *) csr_wdata_int : dscratch0_q;
  assign \$verific$n2497$4661  = csr_we_int ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:948.16-951.19" *) csr_wdata_int : dscratch1_q;
  assign \$verific$n3098$4676  = debug_csr_save_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:974.9-987.12" *) \$verific$n2981$4672  : \$verific$n2804$4669 ;
  assign \$verific$n3138$4678  = debug_csr_save_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:974.9-987.12" *) \$verific$n2730$4666  : \$verific$n2981$4672 ;
  assign \$verific$n3171$4679  = debug_csr_save_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:974.9-987.12" *) \$verific$n2763$4667  : csr_cause_i;
  assign csr_rdata_o = \$verific$n3720$4494  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1037.5-1038.32" *) perf_rdata : csr_rdata_int;
  assign \$verific$n3791$4691  = \menip[irq_external]  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1095.10-1098.58" *) 4'hb : { 1'h0, \$verific$n3787$4690 [2], 2'h3 };
  assign \$verific$n3796$4692  = \menip[irq_fast] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1094.10-1098.58" *) 5'h10 : { 1'h0, \$verific$n3791$4691  };
  assign \$verific$n3802$4693  = \menip[irq_fast] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1093.10-1098.58" *) 5'h11 : \$verific$n3796$4692 ;
  assign \$verific$n3808$4694  = \menip[irq_fast] [2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1092.10-1098.58" *) 5'h12 : \$verific$n3802$4693 ;
  assign \$verific$n3814$4695  = \menip[irq_fast] [3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1091.10-1098.58" *) 5'h13 : \$verific$n3808$4694 ;
  assign \$verific$n3820$4696  = \menip[irq_fast] [4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1090.10-1098.58" *) 5'h14 : \$verific$n3814$4695 ;
  assign \$verific$n3826$4697  = \menip[irq_fast] [5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1089.10-1098.58" *) 5'h15 : \$verific$n3820$4696 ;
  assign \$verific$n3832$4698  = \menip[irq_fast] [6] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1088.10-1098.58" *) 5'h16 : \$verific$n3826$4697 ;
  assign \$verific$n3838$4699  = \menip[irq_fast] [7] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1087.10-1098.58" *) 5'h17 : \$verific$n3832$4698 ;
  assign \$verific$n3844$4700  = \menip[irq_fast] [8] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1086.10-1098.58" *) 5'h18 : \$verific$n3838$4699 ;
  assign \$verific$n3850$4701  = \menip[irq_fast] [9] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1085.10-1098.58" *) 5'h19 : \$verific$n3844$4700 ;
  assign \$verific$n3856$4702  = \menip[irq_fast] [10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1084.10-1098.58" *) 5'h1a : \$verific$n3850$4701 ;
  assign \$verific$n3862$4703  = \menip[irq_fast] [11] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1083.10-1098.58" *) 5'h1b : \$verific$n3856$4702 ;
  assign \$verific$n3868$4704  = \menip[irq_fast] [12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1082.10-1098.58" *) 5'h1c : \$verific$n3862$4703 ;
  assign \$verific$n3874$4705  = \menip[irq_fast] [13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1081.10-1098.58" *) 5'h1d : \$verific$n3868$4704 ;
  assign \$verific$n3880$4706  = \menip[irq_fast] [14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1080.10-1098.58" *) 5'h1e : \$verific$n3874$4705 ;
  assign \$verific$n3886$4707  = menipx[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1079.10-1098.58" *) 6'h20 : { 1'h0, \$verific$n3880$4706  };
  assign \$verific$n3893$4708  = menipx[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1078.10-1098.58" *) 6'h21 : \$verific$n3886$4707 ;
  assign \$verific$n3900$4709  = menipx[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1077.10-1098.58" *) 6'h22 : \$verific$n3893$4708 ;
  assign \$verific$n3907$4710  = menipx[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1076.10-1098.58" *) 6'h23 : \$verific$n3900$4709 ;
  assign \$verific$n3914$4711  = menipx[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1075.10-1098.58" *) 6'h24 : \$verific$n3907$4710 ;
  assign \$verific$n3921$4712  = menipx[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1074.10-1098.58" *) 6'h25 : \$verific$n3914$4711 ;
  assign \$verific$n3928$4713  = menipx[6] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1073.10-1098.58" *) 6'h26 : \$verific$n3921$4712 ;
  assign \$verific$n3935$4714  = menipx[7] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1072.10-1098.58" *) 6'h27 : \$verific$n3928$4713 ;
  assign \$verific$n3942$4715  = menipx[8] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1071.10-1098.58" *) 6'h28 : \$verific$n3935$4714 ;
  assign \$verific$n3949$4716  = menipx[9] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1070.10-1098.58" *) 6'h29 : \$verific$n3942$4715 ;
  assign \$verific$n3956$4717  = menipx[10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1069.10-1098.58" *) 6'h2a : \$verific$n3949$4716 ;
  assign \$verific$n3963$4718  = menipx[11] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1068.10-1098.58" *) 6'h2b : \$verific$n3956$4717 ;
  assign \$verific$n3970$4719  = menipx[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1067.10-1098.58" *) 6'h2c : \$verific$n3963$4718 ;
  assign \$verific$n3977$4720  = menipx[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1066.10-1098.58" *) 6'h2d : \$verific$n3970$4719 ;
  assign \$verific$n3984$4721  = menipx[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1065.10-1098.58" *) 6'h2e : \$verific$n3977$4720 ;
  assign \$verific$n3991$4722  = menipx[15] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1064.10-1098.58" *) 6'h2f : \$verific$n3984$4721 ;
  assign \$verific$n3998$4723  = menipx[16] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1063.10-1098.58" *) 6'h30 : \$verific$n3991$4722 ;
  assign \$verific$n4005$4724  = menipx[17] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1062.10-1098.58" *) 6'h31 : \$verific$n3998$4723 ;
  assign \$verific$n4012$4725  = menipx[18] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1061.10-1098.58" *) 6'h32 : \$verific$n4005$4724 ;
  assign \$verific$n4019$4726  = menipx[19] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1060.10-1098.58" *) 6'h33 : \$verific$n4012$4725 ;
  assign \$verific$n4026$4727  = menipx[20] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1059.10-1098.58" *) 6'h34 : \$verific$n4019$4726 ;
  assign \$verific$n4033$4728  = menipx[21] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1058.10-1098.58" *) 6'h35 : \$verific$n4026$4727 ;
  assign \$verific$n4040$4729  = menipx[22] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1057.10-1098.58" *) 6'h36 : \$verific$n4033$4728 ;
  assign \$verific$n4047$4730  = menipx[23] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1056.10-1098.58" *) 6'h37 : \$verific$n4040$4729 ;
  assign \$verific$n4054$4731  = menipx[24] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1055.10-1098.58" *) 6'h38 : \$verific$n4047$4730 ;
  assign \$verific$n4061$4732  = menipx[25] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1054.10-1098.58" *) 6'h39 : \$verific$n4054$4731 ;
  assign \$verific$n4068$4733  = menipx[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1053.10-1098.58" *) 6'h3a : \$verific$n4061$4732 ;
  assign \$verific$n4075$4734  = menipx[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1052.10-1098.58" *) 6'h3b : \$verific$n4068$4733 ;
  assign \$verific$n4082$4735  = menipx[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1051.10-1098.58" *) 6'h3c : \$verific$n4075$4734 ;
  assign \$verific$n4089$4736  = menipx[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1050.10-1098.58" *) 6'h3d : \$verific$n4082$4735 ;
  assign \$verific$n4096$4737  = menipx[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1049.10-1098.58" *) 6'h3e : \$verific$n4089$4736 ;
  assign \$verific$n4103$4738  = menipx[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1048.10-1098.58" *) 6'h3f : \$verific$n4096$4737 ;
  assign irq_id_o = irq_nmi_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1047.5-1098.58" *) 6'h1f : \$verific$n4103$4738 ;
  assign \$verific$n6111$4762  = csr_addr_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.58-1329.81" *) 32'hxxxxxxxx : \$verific$n6078$4761 ;
  assign \$verific$n6144$4763  = \$verific$n6076$4526  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1329.22-1329.86" *) \$verific$n6111$4762  : 32'd0;
  assign \$verific$n6211$4765  = \$verific$n6069$4525  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1322.7-1331.10" *) csr_addr_i[4:0] : 5'h00;
  assign \$verific$n6217$4766  = \$verific$n6069$4525  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1322.7-1331.10" *) \$verific$n6144$4763  : { 20'h00000, \$verific$n12813$4663 , \$verific$n12814$4662  };
  assign perf_rdata = csr_access_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1304.5-1332.8" *) \$verific$n6217$4766  : 32'd0;
  assign pccr_index = csr_access_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1304.5-1332.8" *) \$verific$n6211$4765  : 5'h00;
  assign \$verific$n7551$4547  = \PCCR_q[3]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n7958$4553  = \PCCR_q[4]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n8365$4559  = \PCCR_q[5]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n8772$4565  = \PCCR_q[6]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n9179$4571  = \PCCR_q[7]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n9586$4577  = \PCCR_q[8]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n9993$4583  = \PCCR_q[9]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n10400$4589  = \PCCR_q[10]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n10807$4595  = \PCCR_q[11]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n6330$4528  = \PCCR_q[0]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n6737$4535  = \PCCR_q[1]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n7144$4541  = \PCCR_q[2]  != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1366.39-1366.66" *) 32'd4294967295;
  assign \$verific$n7692$4798  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[3] ;
  assign \$verific$n8099$4807  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[4] ;
  assign \$verific$n8506$4816  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[5] ;
  assign \$verific$n8913$4825  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[6] ;
  assign \$verific$n9320$4834  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[7] ;
  assign \$verific$n9727$4843  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[8] ;
  assign \$verific$n10134$4852  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[9] ;
  assign \$verific$n10541$4861  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[10] ;
  assign \$verific$n10948$4870  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[11] ;
  assign \$verific$n11229$4876  = csr_wdata_i[1:0] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1391.33-1391.58" *) PCMR_q;
  assign \$verific$n11263$4883  = csr_wdata_i[11:0] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1400.33-1400.74" *) PCER_q;
  assign \$verific$n3454$4682  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1018.37-1018.62" *) csr_rdata_o;
  assign \$verific$n6471$4771  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[0] ;
  assign \$verific$n6878$4780  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[1] ;
  assign \$verific$n7285$4789  = csr_wdata_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1373.38-1373.61" *) \PCCR_q[2] ;
  assign \$verific$n829$4446  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:474.5-554.12" *) \$auto$rtlil.cc:2465:ReduceOr$5006 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$5006  = | { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n806$4440 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n814$4441 , \$verific$n815$4442 , \$verific$n816$4443 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n827$4444 , \$verific$n828$4445  };
  assign \$verific$n2571$4475  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *) \$auto$rtlil.cc:2465:ReduceOr$5057 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$5057  = | { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474  };
  assign \$verific$n6034$4521  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1305.7-1319.14" *) \$auto$rtlil.cc:2465:ReduceOr$5263 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$5263  = | { \$verific$n6029$4516 , \$verific$n6030$4517 , \$verific$n6031$4518 , \$verific$n6032$4519 , \$verific$n6033$4520  };
  assign \$verific$n2907$4476  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *) { \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474  };
  assign \$verific$n4958$4501  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1127.86-1127.103" *) \menip[irq_fast] ;
  assign \$verific$n4961$4504  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1127.122-1127.131" *) menipx;
  function [31:0] \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007 ;
    input [31:0] a;
    input [927:0] b;
    input [28:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:474.5-554.12" *)
    (* parallel_case *)
    casez (s)
      29'b????????????????????????????1:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[31:0];
      29'b???????????????????????????1?:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[63:32];
      29'b??????????????????????????1??:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[95:64];
      29'b?????????????????????????1???:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[127:96];
      29'b????????????????????????1????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[159:128];
      29'b???????????????????????1?????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[191:160];
      29'b??????????????????????1??????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[223:192];
      29'b?????????????????????1???????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[255:224];
      29'b????????????????????1????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[287:256];
      29'b???????????????????1?????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[319:288];
      29'b??????????????????1??????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[351:320];
      29'b?????????????????1???????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[383:352];
      29'b????????????????1????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[415:384];
      29'b???????????????1?????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[447:416];
      29'b??????????????1??????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[479:448];
      29'b?????????????1???????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[511:480];
      29'b????????????1????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[543:512];
      29'b???????????1?????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[575:544];
      29'b??????????1??????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[607:576];
      29'b?????????1???????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[639:608];
      29'b????????1????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[671:640];
      29'b???????1?????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[703:672];
      29'b??????1??????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[735:704];
      29'b?????1???????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[767:736];
      29'b????1????????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[799:768];
      29'b???1?????????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[831:800];
      29'b??1??????????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[863:832];
      29'b?1???????????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[895:864];
      29'b1????????????????????????????:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = b[927:896];
      default:
        \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007  = a;
    endcase
  endfunction
  assign csr_rdata_int = \$verific$select_163$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:554$5007 (32'd0, { 142'h000000000000000000000000000000000000, \mstatus_q[mprv] , 4'h0, \mstatus_q[mpp] , 3'h0, \mstatus_q[mpie] , 2'h0, \mstatus_q[upie] , \mstatus_q[mie] , 2'h0, \mstatus_q[uie] , 33'h081002208, \mie_q[irq_fast] , 4'h0, \mie_q[irq_external] , 3'h0, \mie_q[irq_timer] , 3'h0, \mie_q[irq_software] , 3'h0, miex_q, mtvec_q, 8'h01, mtvecx_q, 8'h01, mscratch_q, mepc_q, mcause_q[6], 25'h0000000, mcause_q[5:0], irq_nmi_i, irq_fast_i, 4'h0, irq_external_i, 3'h0, irq_timer_i, 3'h0, irq_software_i, 3'h0, irq_fastx_i, 21'h000000, cluster_id_i, 1'h0, core_id_i, \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , depc_q, dscratch0_q, dscratch1_q, \hwlp_start_i[0] , \hwlp_end_i[0] , \hwlp_cnt_i[0] , \hwlp_start_i[1] , \hwlp_end_i[1] , \hwlp_cnt_i[1] , 21'h000000, cluster_id_i, 1'h0, core_id_i, 64'h0000000300000000 }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n806$4440 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n814$4441 , \$verific$n815$4442 , \$verific$n816$4443 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n827$4444 , \$verific$n828$4445 , \$verific$n829$4446  });
  function [1:0] \$verific$select_2238$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1319$5265 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1305.7-1319.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_2238$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1319$5265  = b[1:0];
      3'b?1?:
        \$verific$select_2238$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1319$5265  = b[3:2];
      3'b1??:
        \$verific$select_2238$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1319$5265  = b[5:4];
      default:
        \$verific$select_2238$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1319$5265  = a;
    endcase
  endfunction
  assign \$verific$n12814$4662  = \$verific$select_2238$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1319$5265 (2'h0, { PCER_q[1:0], PCMR_q, 2'h0 }, { \$verific$n6036$4522 , \$verific$n6058$4523 , \$verific$n6059$4524  });
  function [6:0] \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061 ;
    input [6:0] a;
    input [160:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[6:0];
      23'b?????????????????????1?:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[13:7];
      23'b????????????????????1??:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[20:14];
      23'b???????????????????1???:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[27:21];
      23'b??????????????????1????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[34:28];
      23'b?????????????????1?????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[41:35];
      23'b????????????????1??????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[48:42];
      23'b???????????????1???????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[55:49];
      23'b??????????????1????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[62:56];
      23'b?????????????1?????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[69:63];
      23'b????????????1??????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[76:70];
      23'b???????????1???????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[83:77];
      23'b??????????1????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[90:84];
      23'b?????????1?????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[97:91];
      23'b????????1??????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[104:98];
      23'b???????1???????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[111:105];
      23'b??????1????????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[118:112];
      23'b?????1?????????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[125:119];
      23'b????1??????????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[132:126];
      23'b???1???????????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[139:133];
      23'b??1????????????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[146:140];
      23'b?1?????????????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[153:147];
      23'b1??????????????????????:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = b[160:154];
      default:
        \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061  = a;
    endcase
  endfunction
  assign { \mstatus_n[uie] , \$verific$n2588$4665 [5], \mstatus_n[upie] , \$verific$n2588$4665 [3:1], \mstatus_n[mprv]  } = \$verific$select_328$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5061 (7'h00, { \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \$verific$n1908$4645 , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv] , \mstatus_q[uie] , \mstatus_q[mie] , \mstatus_q[upie] , \mstatus_q[mpie] , \mstatus_q[mpp] , \mstatus_q[mprv]  }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [31:0] \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066 ;
    input [31:0] a;
    input [735:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[31:0];
      23'b?????????????????????1?:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[63:32];
      23'b????????????????????1??:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[95:64];
      23'b???????????????????1???:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[127:96];
      23'b??????????????????1????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[159:128];
      23'b?????????????????1?????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[191:160];
      23'b????????????????1??????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[223:192];
      23'b???????????????1???????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[255:224];
      23'b??????????????1????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[287:256];
      23'b?????????????1?????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[319:288];
      23'b????????????1??????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[351:320];
      23'b???????????1???????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[383:352];
      23'b??????????1????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[415:384];
      23'b?????????1?????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[447:416];
      23'b????????1??????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[479:448];
      23'b???????1???????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[511:480];
      23'b??????1????????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[543:512];
      23'b?????1?????????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[575:544];
      23'b????1??????????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[607:576];
      23'b???1???????????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[639:608];
      23'b??1????????????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[671:640];
      23'b?1?????????????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[703:672];
      23'b1??????????????????????:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = b[735:704];
      default:
        \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066  = a;
    endcase
  endfunction
  assign miex_n = \$verific$select_347$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5066 (32'd0, { miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, \$verific$n1986$4648 , miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q, miex_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [23:0] \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067 ;
    input [23:0] a;
    input [551:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[23:0];
      23'b?????????????????????1?:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[47:24];
      23'b????????????????????1??:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[71:48];
      23'b???????????????????1???:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[95:72];
      23'b??????????????????1????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[119:96];
      23'b?????????????????1?????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[143:120];
      23'b????????????????1??????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[167:144];
      23'b???????????????1???????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[191:168];
      23'b??????????????1????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[215:192];
      23'b?????????????1?????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[239:216];
      23'b????????????1??????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[263:240];
      23'b???????????1???????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[287:264];
      23'b??????????1????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[311:288];
      23'b?????????1?????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[335:312];
      23'b????????1??????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[359:336];
      23'b???????1???????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[383:360];
      23'b??????1????????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[407:384];
      23'b?????1?????????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[431:408];
      23'b????1??????????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[455:432];
      23'b???1???????????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[479:456];
      23'b??1????????????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[503:480];
      23'b?1?????????????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[527:504];
      23'b1??????????????????????:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = b[551:528];
      default:
        \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067  = a;
    endcase
  endfunction
  assign mtvec_n = \$verific$select_348$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5067 (24'h000000, { mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, \$verific$n2044$4650 , mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q, mtvec_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [23:0] \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068 ;
    input [23:0] a;
    input [551:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[23:0];
      23'b?????????????????????1?:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[47:24];
      23'b????????????????????1??:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[71:48];
      23'b???????????????????1???:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[95:72];
      23'b??????????????????1????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[119:96];
      23'b?????????????????1?????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[143:120];
      23'b????????????????1??????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[167:144];
      23'b???????????????1???????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[191:168];
      23'b??????????????1????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[215:192];
      23'b?????????????1?????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[239:216];
      23'b????????????1??????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[263:240];
      23'b???????????1???????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[287:264];
      23'b??????????1????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[311:288];
      23'b?????????1?????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[335:312];
      23'b????????1??????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[359:336];
      23'b???????1???????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[383:360];
      23'b??????1????????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[407:384];
      23'b?????1?????????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[431:408];
      23'b????1??????????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[455:432];
      23'b???1???????????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[479:456];
      23'b??1????????????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[503:480];
      23'b?1?????????????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[527:504];
      23'b1??????????????????????:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = b[551:528];
      default:
        \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068  = a;
    endcase
  endfunction
  assign mtvecx_n = \$verific$select_349$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5068 (24'h000000, { mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, \$verific$n2094$4651 , mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q, mtvecx_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [31:0] \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069 ;
    input [31:0] a;
    input [735:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[31:0];
      23'b?????????????????????1?:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[63:32];
      23'b????????????????????1??:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[95:64];
      23'b???????????????????1???:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[127:96];
      23'b??????????????????1????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[159:128];
      23'b?????????????????1?????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[191:160];
      23'b????????????????1??????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[223:192];
      23'b???????????????1???????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[255:224];
      23'b??????????????1????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[287:256];
      23'b?????????????1?????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[319:288];
      23'b????????????1??????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[351:320];
      23'b???????????1???????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[383:352];
      23'b??????????1????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[415:384];
      23'b?????????1?????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[447:416];
      23'b????????1??????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[479:448];
      23'b???????1???????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[511:480];
      23'b??????1????????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[543:512];
      23'b?????1?????????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[575:544];
      23'b????1??????????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[607:576];
      23'b???1???????????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[639:608];
      23'b??1????????????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[671:640];
      23'b?1?????????????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[703:672];
      23'b1??????????????????????:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = b[735:704];
      default:
        \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069  = a;
    endcase
  endfunction
  assign mscratch_n = \$verific$select_350$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5069 (32'd0, { mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, \$verific$n2152$4652 , mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q, mscratch_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [31:0] \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070 ;
    input [31:0] a;
    input [735:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[31:0];
      23'b?????????????????????1?:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[63:32];
      23'b????????????????????1??:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[95:64];
      23'b???????????????????1???:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[127:96];
      23'b??????????????????1????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[159:128];
      23'b?????????????????1?????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[191:160];
      23'b????????????????1??????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[223:192];
      23'b???????????????1???????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[255:224];
      23'b??????????????1????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[287:256];
      23'b?????????????1?????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[319:288];
      23'b????????????1??????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[351:320];
      23'b???????????1???????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[383:352];
      23'b??????????1????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[415:384];
      23'b?????????1?????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[447:416];
      23'b????????1??????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[479:448];
      23'b???????1???????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[511:480];
      23'b??????1????????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[543:512];
      23'b?????1?????????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[575:544];
      23'b????1??????????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[607:576];
      23'b???1???????????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[639:608];
      23'b??1????????????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[671:640];
      23'b?1?????????????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[703:672];
      23'b1??????????????????????:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = b[735:704];
      default:
        \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070  = a;
    endcase
  endfunction
  assign \$verific$n2730$4666  = \$verific$select_351$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5070 (32'd0, { mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, \$verific$n2216$4653 , mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q, mepc_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [6:0] \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071 ;
    input [6:0] a;
    input [160:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[6:0];
      23'b?????????????????????1?:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[13:7];
      23'b????????????????????1??:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[20:14];
      23'b???????????????????1???:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[27:21];
      23'b??????????????????1????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[34:28];
      23'b?????????????????1?????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[41:35];
      23'b????????????????1??????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[48:42];
      23'b???????????????1???????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[55:49];
      23'b??????????????1????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[62:56];
      23'b?????????????1?????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[69:63];
      23'b????????????1??????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[76:70];
      23'b???????????1???????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[83:77];
      23'b??????????1????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[90:84];
      23'b?????????1?????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[97:91];
      23'b????????1??????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[104:98];
      23'b???????1???????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[111:105];
      23'b??????1????????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[118:112];
      23'b?????1?????????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[125:119];
      23'b????1??????????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[132:126];
      23'b???1???????????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[139:133];
      23'b??1????????????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[146:140];
      23'b?1?????????????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[153:147];
      23'b1??????????????????????:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = b[160:154];
      default:
        \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071  = a;
    endcase
  endfunction
  assign \$verific$n2763$4667  = \$verific$select_352$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5071 (7'h00, { mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, \$verific$n2257$4655 , mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q, mcause_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [31:0] \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072 ;
    input [31:0] a;
    input [735:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[31:0];
      23'b?????????????????????1?:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[63:32];
      23'b????????????????????1??:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[95:64];
      23'b???????????????????1???:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[127:96];
      23'b??????????????????1????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[159:128];
      23'b?????????????????1?????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[191:160];
      23'b????????????????1??????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[223:192];
      23'b???????????????1???????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[255:224];
      23'b??????????????1????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[287:256];
      23'b?????????????1?????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[319:288];
      23'b????????????1??????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[351:320];
      23'b???????????1???????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[383:352];
      23'b??????????1????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[415:384];
      23'b?????????1?????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[447:416];
      23'b????????1??????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[479:448];
      23'b???????1???????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[511:480];
      23'b??????1????????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[543:512];
      23'b?????1?????????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[575:544];
      23'b????1??????????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[607:576];
      23'b???1???????????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[639:608];
      23'b??1????????????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[671:640];
      23'b?1?????????????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[703:672];
      23'b1??????????????????????:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = b[735:704];
      default:
        \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072  = a;
    endcase
  endfunction
  assign { \dcsr_n[xdebugver] , \dcsr_n[zero2] , \dcsr_n[ebreakm] , \dcsr_n[zero1] , \dcsr_n[ebreaks] , \dcsr_n[ebreaku] , \dcsr_n[stepie] , \dcsr_n[stopcount] , \dcsr_n[stoptime] , \$verific$n2771$4668 [8:6], \dcsr_n[zero0] , \dcsr_n[mprven] , \dcsr_n[nmip] , \dcsr_n[step] , \$verific$n2771$4668 [1:0] } = \$verific$select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5072 (32'd0, { \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \$verific$n2301$4658 , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv] , \dcsr_q[xdebugver] , \dcsr_q[zero2] , \dcsr_q[ebreakm] , \dcsr_q[zero1] , \dcsr_q[ebreaks] , \dcsr_q[ebreaku] , \dcsr_q[stepie] , \dcsr_q[stopcount] , \dcsr_q[stoptime] , \dcsr_q[cause] , \dcsr_q[zero0] , \dcsr_q[mprven] , \dcsr_q[nmip] , \dcsr_q[step] , \dcsr_q[prv]  }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [31:0] \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073 ;
    input [31:0] a;
    input [735:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[31:0];
      23'b?????????????????????1?:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[63:32];
      23'b????????????????????1??:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[95:64];
      23'b???????????????????1???:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[127:96];
      23'b??????????????????1????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[159:128];
      23'b?????????????????1?????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[191:160];
      23'b????????????????1??????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[223:192];
      23'b???????????????1???????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[255:224];
      23'b??????????????1????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[287:256];
      23'b?????????????1?????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[319:288];
      23'b????????????1??????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[351:320];
      23'b???????????1???????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[383:352];
      23'b??????????1????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[415:384];
      23'b?????????1?????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[447:416];
      23'b????????1??????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[479:448];
      23'b???????1???????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[511:480];
      23'b??????1????????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[543:512];
      23'b?????1?????????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[575:544];
      23'b????1??????????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[607:576];
      23'b???1???????????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[639:608];
      23'b??1????????????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[671:640];
      23'b?1?????????????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[703:672];
      23'b1??????????????????????:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = b[735:704];
      default:
        \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073  = a;
    endcase
  endfunction
  assign \$verific$n2804$4669  = \$verific$select_354$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5073 (32'd0, { depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, \$verific$n2365$4659 , depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q, depc_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [31:0] \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074 ;
    input [31:0] a;
    input [735:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[31:0];
      23'b?????????????????????1?:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[63:32];
      23'b????????????????????1??:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[95:64];
      23'b???????????????????1???:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[127:96];
      23'b??????????????????1????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[159:128];
      23'b?????????????????1?????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[191:160];
      23'b????????????????1??????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[223:192];
      23'b???????????????1???????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[255:224];
      23'b??????????????1????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[287:256];
      23'b?????????????1?????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[319:288];
      23'b????????????1??????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[351:320];
      23'b???????????1???????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[383:352];
      23'b??????????1????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[415:384];
      23'b?????????1?????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[447:416];
      23'b????????1??????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[479:448];
      23'b???????1???????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[511:480];
      23'b??????1????????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[543:512];
      23'b?????1?????????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[575:544];
      23'b????1??????????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[607:576];
      23'b???1???????????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[639:608];
      23'b??1????????????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[671:640];
      23'b?1?????????????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[703:672];
      23'b1??????????????????????:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = b[735:704];
      default:
        \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074  = a;
    endcase
  endfunction
  assign dscratch0_n = \$verific$select_355$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5074 (32'd0, { dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, \$verific$n2431$4660 , dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q, dscratch0_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [31:0] \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075 ;
    input [31:0] a;
    input [735:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[31:0];
      23'b?????????????????????1?:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[63:32];
      23'b????????????????????1??:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[95:64];
      23'b???????????????????1???:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[127:96];
      23'b??????????????????1????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[159:128];
      23'b?????????????????1?????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[191:160];
      23'b????????????????1??????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[223:192];
      23'b???????????????1???????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[255:224];
      23'b??????????????1????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[287:256];
      23'b?????????????1?????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[319:288];
      23'b????????????1??????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[351:320];
      23'b???????????1???????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[383:352];
      23'b??????????1????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[415:384];
      23'b?????????1?????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[447:416];
      23'b????????1??????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[479:448];
      23'b???????1???????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[511:480];
      23'b??????1????????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[543:512];
      23'b?????1?????????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[575:544];
      23'b????1??????????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[607:576];
      23'b???1???????????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[639:608];
      23'b??1????????????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[671:640];
      23'b?1?????????????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[703:672];
      23'b1??????????????????????:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = b[735:704];
      default:
        \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075  = a;
    endcase
  endfunction
  assign dscratch1_n = \$verific$select_356$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5075 (32'd0, { dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, \$verific$n2497$4661 , dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q, dscratch1_q }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [2:0] \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076 ;
    input [2:0] a;
    input [68:0] b;
    input [22:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:870.5-960.12" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[2:0];
      23'b?????????????????????1?:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[5:3];
      23'b????????????????????1??:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[8:6];
      23'b???????????????????1???:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[11:9];
      23'b??????????????????1????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[14:12];
      23'b?????????????????1?????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[17:15];
      23'b????????????????1??????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[20:18];
      23'b???????????????1???????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[23:21];
      23'b??????????????1????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[26:24];
      23'b?????????????1?????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[29:27];
      23'b????????????1??????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[32:30];
      23'b???????????1???????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[35:33];
      23'b??????????1????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[38:36];
      23'b?????????1?????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[41:39];
      23'b????????1??????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[44:42];
      23'b???????1???????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[47:45];
      23'b??????1????????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[50:48];
      23'b?????1?????????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[53:51];
      23'b????1??????????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[56:54];
      23'b???1???????????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[59:57];
      23'b??1????????????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[62:60];
      23'b?1?????????????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[65:63];
      23'b1??????????????????????:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = b[68:66];
      default:
        \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076  = a;
    endcase
  endfunction
  assign hwlp_we_o = \$verific$select_357$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:960$5076 (3'h0, { 50'h0000000000000, csr_we_int, 1'h0, csr_we_int, 1'h0, csr_we_int, 4'h0, csr_we_int, 1'h0, csr_we_int, 1'h0, csr_we_int, 5'h00 }, { \$verific$n2549$4453 , \$verific$n2550$4454 , \$verific$n2551$4455 , \$verific$n2552$4456 , \$verific$n2553$4457 , \$verific$n2554$4458 , \$verific$n2555$4459 , \$verific$n2556$4460 , \$verific$n2557$4461 , \$verific$n2558$4462 , \$verific$n2559$4463 , \$verific$n2560$4464 , \$verific$n2561$4465 , \$verific$n2562$4466 , \$verific$n2563$4467 , \$verific$n2564$4468 , \$verific$n2565$4469 , \$verific$n2566$4470 , \$verific$n2567$4471 , \$verific$n2568$4472 , \$verific$n2569$4473 , \$verific$n2570$4474 , \$verific$n2571$4475  });
  function [31:0] \$verific$select_368$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:972$5084 ;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:966.9-972.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_368$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:972$5084  = b[31:0];
      3'b?1?:
        \$verific$select_368$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:972$5084  = b[63:32];
      3'b1??:
        \$verific$select_368$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:972$5084  = b[95:64];
      default:
        \$verific$select_368$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:972$5084  = a;
    endcase
  endfunction
  assign \$verific$n2981$4672  = \$verific$select_368$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:972$5084 (32'd0, { pc_if_i, pc_id_i, pc_id_i }, { csr_save_if_i, \$verific$n2978$4478 , \$verific$n2980$4480  });
  function [31:0] \$verific$select_410$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5109 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$verific$select_410$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5109  = b[31:0];
      4'b??1?:
        \$verific$select_410$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5109  = b[63:32];
      4'b?1??:
        \$verific$select_410$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5109  = b[95:64];
      4'b1???:
        \$verific$select_410$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5109  = b[127:96];
      default:
        \$verific$select_410$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5109  = a;
    endcase
  endfunction
  assign depc_n = \$verific$select_410$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5109 (32'd0, { \$verific$n3098$4676 , \$verific$n2804$4669 , \$verific$n2804$4669 , \$verific$n2804$4669  }, { csr_save_cause_i, \$verific$n3187$4486 , \$verific$n3190$4489 , \$verific$n3192$4491  });
  function [31:0] \$verific$select_420$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5115 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$verific$select_420$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5115  = b[31:0];
      4'b??1?:
        \$verific$select_420$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5115  = b[63:32];
      4'b?1??:
        \$verific$select_420$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5115  = b[95:64];
      4'b1???:
        \$verific$select_420$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5115  = b[127:96];
      default:
        \$verific$select_420$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5115  = a;
    endcase
  endfunction
  assign mepc_n = \$verific$select_420$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5115 (32'd0, { \$verific$n3138$4678 , \$verific$n2730$4666 , \$verific$n2730$4666 , \$verific$n2730$4666  }, { csr_save_cause_i, \$verific$n3187$4486 , \$verific$n3190$4489 , \$verific$n3192$4491  });
  function [6:0] \$verific$select_421$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5116 ;
    input [6:0] a;
    input [27:0] b;
    input [3:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:963.5-1004.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$verific$select_421$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5116  = b[6:0];
      4'b??1?:
        \$verific$select_421$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5116  = b[13:7];
      4'b?1??:
        \$verific$select_421$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5116  = b[20:14];
      4'b1???:
        \$verific$select_421$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5116  = b[27:21];
      default:
        \$verific$select_421$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5116  = a;
    endcase
  endfunction
  assign mcause_n = \$verific$select_421$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_cs_registers.sv:1004$5116 (7'h00, { \$verific$n3171$4679 , \$verific$n2763$4667 , \$verific$n2763$4667 , \$verific$n2763$4667  }, { csr_save_cause_i, \$verific$n3187$4486 , \$verific$n3190$4489 , \$verific$n3192$4491  });
  assign irq_reqx = irq_fastx_i;
  assign \irq_req[irq_fast]  = irq_fast_i;
  assign { PCCR_in[11], PCCR_in[6:5], PCCR_in[0] } = { pipeline_stall_i, mem_store_i, mem_load_i, 1'h1 };
  assign pmpcfg_we = 16'h0000;
  assign pmpaddr_we = 16'h0000;
  assign \pmp_reg_n[pmpaddr][0]  = \pmp_addr_o[0] ;
  assign \pmp_reg_n[pmpaddr][1]  = \pmp_addr_o[1] ;
  assign \pmp_reg_n[pmpaddr][2]  = \pmp_addr_o[2] ;
  assign \pmp_reg_n[pmpaddr][3]  = \pmp_addr_o[3] ;
  assign \pmp_reg_n[pmpaddr][4]  = \pmp_addr_o[4] ;
  assign \pmp_reg_n[pmpaddr][5]  = \pmp_addr_o[5] ;
  assign \pmp_reg_n[pmpaddr][6]  = \pmp_addr_o[6] ;
  assign \pmp_reg_n[pmpaddr][7]  = \pmp_addr_o[7] ;
  assign \pmp_reg_n[pmpaddr][8]  = \pmp_addr_o[8] ;
  assign \pmp_reg_n[pmpaddr][9]  = \pmp_addr_o[9] ;
  assign \pmp_reg_n[pmpaddr][10]  = \pmp_addr_o[10] ;
  assign \pmp_reg_n[pmpaddr][11]  = \pmp_addr_o[11] ;
  assign \pmp_reg_n[pmpaddr][12]  = \pmp_addr_o[12] ;
  assign \pmp_reg_n[pmpaddr][13]  = \pmp_addr_o[13] ;
  assign \pmp_reg_n[pmpaddr][14]  = \pmp_addr_o[14] ;
  assign \pmp_reg_n[pmpaddr][15]  = \pmp_addr_o[15] ;
  assign \pmp_reg_q[pmpcfg][0]  = \pmp_cfg_o[0] ;
  assign \pmp_reg_q[pmpcfg][1]  = \pmp_cfg_o[1] ;
  assign \pmp_reg_q[pmpcfg][2]  = \pmp_cfg_o[2] ;
  assign \pmp_reg_q[pmpcfg][3]  = \pmp_cfg_o[3] ;
  assign \pmp_reg_q[pmpcfg][4]  = \pmp_cfg_o[4] ;
  assign \pmp_reg_q[pmpcfg][5]  = \pmp_cfg_o[5] ;
  assign \pmp_reg_q[pmpcfg][6]  = \pmp_cfg_o[6] ;
  assign \pmp_reg_q[pmpcfg][7]  = \pmp_cfg_o[7] ;
  assign \pmp_reg_q[pmpcfg][8]  = \pmp_cfg_o[8] ;
  assign \pmp_reg_q[pmpcfg][9]  = \pmp_cfg_o[9] ;
  assign \pmp_reg_q[pmpcfg][10]  = \pmp_cfg_o[10] ;
  assign \pmp_reg_q[pmpcfg][11]  = \pmp_cfg_o[11] ;
  assign \pmp_reg_q[pmpcfg][12]  = \pmp_cfg_o[12] ;
  assign \pmp_reg_q[pmpcfg][13]  = \pmp_cfg_o[13] ;
  assign \pmp_reg_q[pmpcfg][14]  = \pmp_cfg_o[14] ;
  assign \pmp_reg_q[pmpcfg][15]  = \pmp_cfg_o[15] ;
  assign \pmp_reg_q[pmpaddr][0]  = \pmp_addr_o[0] ;
  assign \pmp_reg_q[pmpaddr][1]  = \pmp_addr_o[1] ;
  assign \pmp_reg_q[pmpaddr][2]  = \pmp_addr_o[2] ;
  assign \pmp_reg_q[pmpaddr][3]  = \pmp_addr_o[3] ;
  assign \pmp_reg_q[pmpaddr][4]  = \pmp_addr_o[4] ;
  assign \pmp_reg_q[pmpaddr][5]  = \pmp_addr_o[5] ;
  assign \pmp_reg_q[pmpaddr][6]  = \pmp_addr_o[6] ;
  assign \pmp_reg_q[pmpaddr][7]  = \pmp_addr_o[7] ;
  assign \pmp_reg_q[pmpaddr][8]  = \pmp_addr_o[8] ;
  assign \pmp_reg_q[pmpaddr][9]  = \pmp_addr_o[9] ;
  assign \pmp_reg_q[pmpaddr][10]  = \pmp_addr_o[10] ;
  assign \pmp_reg_q[pmpaddr][11]  = \pmp_addr_o[11] ;
  assign \pmp_reg_q[pmpaddr][12]  = \pmp_addr_o[12] ;
  assign \pmp_reg_q[pmpaddr][13]  = \pmp_addr_o[13] ;
  assign \pmp_reg_q[pmpaddr][14]  = \pmp_addr_o[14] ;
  assign \pmp_reg_q[pmpaddr][15]  = \pmp_addr_o[15] ;
  assign priv_lvl_q = 2'h3;
  assign mipx = irq_fastx_i;
  assign \mip[irq_fast]  = irq_fast_i;
  assign utvec_q = 24'h000000;
  assign ucause_q = 7'h00;
  assign uepc_q = 32'd0;
  assign \irq_req[irq_nmi]  = irq_nmi_i;
  assign \irq_req[irq_external]  = irq_external_i;
  assign \irq_req[irq_timer]  = irq_timer_i;
  assign \irq_req[irq_software]  = irq_software_i;
  assign is_irq = csr_cause_i[6];
  assign \menip[irq_nmi]  = irq_nmi_i;
  assign \mie_n[irq_nmi]  = \mie_q[irq_nmi] ;
  assign \mip[irq_nmi]  = irq_nmi_i;
  assign \mip[irq_external]  = irq_external_i;
  assign \mip[irq_timer]  = irq_timer_i;
  assign \mip[irq_software]  = irq_software_i;
  assign hwlp_data_o = csr_wdata_int;
  assign priv_lvl_o = 2'h3;
  assign depc_o = depc_q;
  assign uepc_o = 32'd0;
  assign mepc_o = mepc_q;
  assign fprec_o = 5'h00;
  assign frm_o = 3'h0;
  assign utvec_o = 24'h000000;
  assign mtvecx_o = mtvecx_q;
  assign mtvec_o = mtvec_q;
  assign debug_ebreaku_o = \dcsr_q[ebreaku] ;
  assign debug_ebreakm_o = \dcsr_q[ebreakm] ;
  assign debug_single_step_o = \dcsr_q[step] ;
  assign sec_lvl_o = 1'h1;
  assign u_irq_enable_o = 1'h0;
  assign m_irq_enable_o = \mstatus_q[mie] ;
  assign csr_we_int = \$auto$bmuxmap.cc:84:execute$15371 ;
  assign \$verific$n11244$4881  = \$auto$bmuxmap.cc:84:execute$15376 ;
  assign \$verific$n11328$4888  = \$auto$bmuxmap.cc:84:execute$15381 ;
  assign \$verific$n12750$4925  = \$auto$bmuxmap.cc:84:execute$15386 ;
  assign \$verific$n12755$4927  = \$auto$bmuxmap.cc:84:execute$15391 ;
  assign \$verific$n12760$4929  = \$auto$bmuxmap.cc:84:execute$15396 ;
  assign \$verific$n12765$4931  = \$auto$bmuxmap.cc:84:execute$15401 ;
  assign \$verific$n12770$4933  = \$auto$bmuxmap.cc:84:execute$15406 ;
  assign \$verific$n12775$4935  = \$auto$bmuxmap.cc:84:execute$15411 ;
  assign \$verific$n12780$4937  = \$auto$bmuxmap.cc:84:execute$15416 ;
  assign \$verific$n12785$4939  = \$auto$bmuxmap.cc:84:execute$15421 ;
  assign \$verific$n12790$4941  = \$auto$bmuxmap.cc:84:execute$15426 ;
  assign \$verific$n12795$4943  = \$auto$bmuxmap.cc:84:execute$15431 ;
  assign \$verific$n12800$4945  = \$auto$bmuxmap.cc:84:execute$15436 ;
  assign \$verific$n12805$4947  = \$auto$bmuxmap.cc:84:execute$15441 ;
  assign csr_wdata_int = \$auto$bmuxmap.cc:84:execute$15446 ;
  assign \$verific$n6078$4761  = \$auto$bmuxmap.cc:84:execute$15465 ;
endmodule

(* hdlname = "riscv_decoder" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:38.8-38.21" *)
module \riscv_decoder(FP_DIVSQRT=1) (deassert_we_i, data_misaligned_i, mult_multicycle_i, instr_multicycle_o, illegal_insn_o, ebrk_insn_o, mret_insn_o, uret_insn_o, dret_insn_o, mret_dec_o, uret_dec_o, dret_dec_o, ecall_insn_o, pipe_flush_o, fencei_insn_o, rega_used_o, regb_used_o, regc_used_o, reg_fp_a_o, reg_fp_b_o, reg_fp_c_o
, reg_fp_d_o, alu_bmask_a_mux_sel_o, alu_bmask_b_mux_sel_o, illegal_c_insn_i, alu_en_o, scalar_replication_o, scalar_replication_c_o, is_clpx_o, is_subrot_o, mult_int_en_o, mult_dot_en_o, mult_sel_subword_o, apu_en_o, regfile_mem_we_o, regfile_alu_we_o, regfile_alu_we_dec_o, regfile_alu_waddr_sel_o, csr_access_o, csr_status_o, data_req_o, data_we_o
, prepost_useincr_o, data_load_event_o, hwloop_target_mux_sel_o, hwloop_start_mux_sel_o, hwloop_cnt_mux_sel_o, instr_rdata_i, frm_i, current_priv_lvl_i, bmask_a_mux_o, bmask_b_mux_o, alu_operator_o, alu_op_a_mux_sel_o, alu_op_b_mux_sel_o, alu_op_c_mux_sel_o, alu_vec_mode_o, imm_a_mux_sel_o, imm_b_mux_sel_o, regc_mux_o, mult_operator_o, mult_signed_mode_o, mult_imm_mux_o
, mult_dot_signed_o, fpu_src_fmt_o, fpu_dst_fmt_o, fpu_int_fmt_o, apu_type_o, apu_op_o, apu_lat_o, apu_flags_src_o, fp_rnd_mode_o, csr_op_o, data_type_o, data_sign_extension_o, data_reg_offset_o, atop_o, hwloop_we_o, jump_in_dec_o, jump_in_id_o, jump_target_mux_sel_o);
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15467 ;
  wire \$auto$bmuxmap.cc:84:execute$15470 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15472 ;
  wire \$auto$bmuxmap.cc:84:execute$15475 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15477 ;
  wire \$auto$bmuxmap.cc:84:execute$15480 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15482 ;
  wire \$auto$bmuxmap.cc:84:execute$15485 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15487 ;
  wire \$auto$bmuxmap.cc:84:execute$15490 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15492 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15525 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15542 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15551 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15556 ;
  wire \$auto$bmuxmap.cc:84:execute$15559 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15561 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15594 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15611 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15620 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15625 ;
  wire \$auto$bmuxmap.cc:84:execute$15628 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15630 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15663 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15680 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15689 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15694 ;
  wire \$auto$bmuxmap.cc:84:execute$15697 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15699 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15732 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15749 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15758 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15763 ;
  wire \$auto$bmuxmap.cc:84:execute$15766 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15768 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15801 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15818 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15827 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15832 ;
  wire \$auto$bmuxmap.cc:84:execute$15835 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15837 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15870 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15887 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15896 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15901 ;
  wire \$auto$bmuxmap.cc:84:execute$15904 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15906 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$15939 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$15956 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$15965 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$15970 ;
  wire \$auto$bmuxmap.cc:84:execute$15973 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$15975 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$16008 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16025 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16034 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16039 ;
  wire \$auto$bmuxmap.cc:84:execute$16042 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16044 ;
  wire \$auto$bmuxmap.cc:84:execute$16047 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16049 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16054 ;
  wire \$auto$bmuxmap.cc:84:execute$16057 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16059 ;
  wire \$auto$bmuxmap.cc:84:execute$16062 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16064 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16069 ;
  wire \$auto$bmuxmap.cc:84:execute$16072 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16074 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16079 ;
  wire \$auto$bmuxmap.cc:84:execute$16082 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16084 ;
  wire \$auto$bmuxmap.cc:84:execute$16087 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16089 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16094 ;
  wire \$auto$bmuxmap.cc:84:execute$16097 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16099 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16104 ;
  wire \$auto$bmuxmap.cc:84:execute$16107 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16109 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16114 ;
  wire \$auto$bmuxmap.cc:84:execute$16117 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16119 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16124 ;
  wire \$auto$bmuxmap.cc:84:execute$16127 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16129 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16134 ;
  wire \$auto$bmuxmap.cc:84:execute$16137 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16139 ;
  wire \$auto$bmuxmap.cc:84:execute$16142 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$16144 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16149 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16152 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16154 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16157 ;
  wire [13:0] \$auto$bmuxmap.cc:84:execute$16159 ;
  wire [6:0] \$auto$bmuxmap.cc:84:execute$16162 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16164 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16167 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16169 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16172 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16174 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$16177 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16179 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$16182 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16184 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16187 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16189 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$16192 ;
  wire [223:0] \$auto$bmuxmap.cc:84:execute$16194 ;
  wire [111:0] \$auto$bmuxmap.cc:84:execute$16227 ;
  wire [55:0] \$auto$bmuxmap.cc:84:execute$16244 ;
  wire [27:0] \$auto$bmuxmap.cc:84:execute$16253 ;
  wire [13:0] \$auto$bmuxmap.cc:84:execute$16258 ;
  wire [6:0] \$auto$bmuxmap.cc:84:execute$16261 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$16263 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16296 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16313 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$16322 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16327 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16330 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16332 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16365 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$16382 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16391 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16396 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16399 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16401 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16434 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$16451 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16460 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16465 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16468 ;
  wire [95:0] \$auto$bmuxmap.cc:84:execute$16470 ;
  wire [47:0] \$auto$bmuxmap.cc:84:execute$16503 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$16520 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$16529 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16534 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$16537 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16539 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16572 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$16589 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16598 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16603 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16606 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16608 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16611 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$16613 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16618 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$16621 ;
  wire [55:0] \$auto$bmuxmap.cc:84:execute$16623 ;
  wire [27:0] \$auto$bmuxmap.cc:84:execute$16628 ;
  wire [13:0] \$auto$bmuxmap.cc:84:execute$16631 ;
  wire [27:0] \$auto$bmuxmap.cc:84:execute$16633 ;
  wire [13:0] \$auto$bmuxmap.cc:84:execute$16636 ;
  wire [27:0] \$auto$bmuxmap.cc:84:execute$16638 ;
  wire [13:0] \$auto$bmuxmap.cc:84:execute$16643 ;
  wire [6:0] \$auto$bmuxmap.cc:84:execute$16646 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16648 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16653 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16656 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$16658 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16663 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16666 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16668 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16673 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16676 ;
  wire [27:0] \$auto$bmuxmap.cc:84:execute$16678 ;
  wire [13:0] \$auto$bmuxmap.cc:84:execute$16683 ;
  wire [6:0] \$auto$bmuxmap.cc:84:execute$16686 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$16688 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16693 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16696 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16698 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16703 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16706 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$16708 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16713 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$16716 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$16718 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16723 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$16726 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$10744 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$10826 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$10923 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$10933 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$10998 ;
  wire [6:0] \$verific$n10$10642 ;
  wire \$verific$n101$10434 ;
  wire [6:0] \$verific$n102$10651 ;
  wire \$verific$n110$10435 ;
  wire \$verific$n111$10436 ;
  wire \$verific$n112$10437 ;
  wire [6:0] \$verific$n113$10652 ;
  wire \$verific$n121$10438 ;
  wire [1:0] \$verific$n122$10653 ;
  wire [3:0] \$verific$n125$10654 ;
  wire [1:0] \$verific$n130$10655 ;
  wire \$verific$n133$10439 ;
  wire \$verific$n134$10440 ;
  wire \$verific$n135$10441 ;
  wire [6:0] \$verific$n136$10656 ;
  wire \$verific$n144$10442 ;
  wire \$verific$n146$10443 ;
  wire [3:0] \$verific$n147$10657 ;
  wire \$verific$n152$10444 ;
  wire [1:0] \$verific$n153$10658 ;
  wire [2:0] \$verific$n156$10659 ;
  wire [1:0] \$verific$n166$10660 ;
  wire [2:0] \$verific$n169$10661 ;
  wire \$verific$n173$10445 ;
  wire [6:0] \$verific$n174$10662 ;
  wire \$verific$n18$10412 ;
  wire \$verific$n182$10446 ;
  wire \$verific$n184$10447 ;
  wire [3:0] \$verific$n185$10663 ;
  wire [2:0] \$verific$n19$10643 ;
  wire \$verific$n190$10448 ;
  wire [1:0] \$verific$n191$10664 ;
  wire \$verific$n195$10449 ;
  wire \$verific$n196$10450 ;
  wire \$verific$n197$10451 ;
  wire \$verific$n198$10452 ;
  wire \$verific$n199$10453 ;
  wire \$verific$n200$10454 ;
  wire \$verific$n201$10455 ;
  wire \$verific$n202$10456 ;
  wire \$verific$n203$10457 ;
  wire \$verific$n204$10458 ;
  wire \$verific$n205$10459 ;
  wire \$verific$n206$10460 ;
  wire \$verific$n207$10461 ;
  wire \$verific$n208$10462 ;
  wire \$verific$n209$10463 ;
  wire \$verific$n210$10464 ;
  wire \$verific$n211$10465 ;
  wire \$verific$n212$10466 ;
  wire \$verific$n213$10467 ;
  wire \$verific$n214$10468 ;
  wire \$verific$n215$10469 ;
  wire \$verific$n216$10470 ;
  wire \$verific$n217$10471 ;
  wire \$verific$n218$10472 ;
  wire \$verific$n219$10473 ;
  wire \$verific$n220$10474 ;
  wire \$verific$n221$10475 ;
  wire \$verific$n222$10476 ;
  wire \$verific$n223$10477 ;
  wire \$verific$n224$10478 ;
  wire \$verific$n225$10479 ;
  wire \$verific$n226$10480 ;
  wire \$verific$n227$10481 ;
  wire \$verific$n228$10482 ;
  wire \$verific$n229$10483 ;
  wire [3:0] \$verific$n23$10644 ;
  wire \$verific$n230$10484 ;
  wire \$verific$n231$10485 ;
  wire \$verific$n232$10486 ;
  wire \$verific$n233$10487 ;
  wire \$verific$n234$10488 ;
  wire \$verific$n235$10489 ;
  wire \$verific$n236$10490 ;
  wire \$verific$n238$10491 ;
  wire \$verific$n239$10492 ;
  wire \$verific$n242$10493 ;
  wire \$verific$n243$10494 ;
  wire \$verific$n246$10495 ;
  wire \$verific$n249$10496 ;
  wire \$verific$n252$10497 ;
  wire \$verific$n253$10498 ;
  wire [2:0] \$verific$n256$10665 ;
  wire [1:0] \$verific$n260$10666 ;
  wire \$verific$n264$10499 ;
  wire [1:0] \$verific$n265$10667 ;
  wire \$verific$n269$10500 ;
  wire \$verific$n271$10501 ;
  wire \$verific$n275$10502 ;
  wire \$verific$n278$10503 ;
  wire \$verific$n279$10504 ;
  wire \$verific$n281$10505 ;
  wire [1:0] \$verific$n282$10668 ;
  wire \$verific$n29$10413 ;
  wire \$verific$n290$10506 ;
  wire \$verific$n291$10507 ;
  wire \$verific$n292$10508 ;
  wire [1:0] \$verific$n293$10669 ;
  wire [2:0] \$verific$n296$10670 ;
  wire \$verific$n300$10509 ;
  wire [6:0] \$verific$n301$10671 ;
  wire \$verific$n309$10510 ;
  wire \$verific$n310$10511 ;
  wire \$verific$n311$10512 ;
  wire [3:0] \$verific$n312$10672 ;
  wire \$verific$n317$10513 ;
  wire [1:0] \$verific$n318$10673 ;
  wire \$verific$n32$10414 ;
  wire \$verific$n321$10514 ;
  wire \$verific$n322$10515 ;
  wire [2:0] \$verific$n323$10674 ;
  wire [1:0] \$verific$n327$10675 ;
  wire \$verific$n330$10516 ;
  wire [1:0] \$verific$n331$10676 ;
  wire [1:0] \$verific$n334$10677 ;
  wire \$verific$n337$10517 ;
  wire \$verific$n338$10518 ;
  wire \$verific$n339$10519 ;
  wire [1:0] \$verific$n340$10678 ;
  wire [2:0] \$verific$n343$10679 ;
  wire \$verific$n347$10520 ;
  wire [6:0] \$verific$n348$10680 ;
  wire \$verific$n356$10521 ;
  wire [1:0] \$verific$n357$10681 ;
  wire [3:0] \$verific$n360$10682 ;
  wire \$verific$n365$10522 ;
  wire \$verific$n366$10523 ;
  wire \$verific$n367$10524 ;
  wire \$verific$n368$10525 ;
  wire \$verific$n369$10526 ;
  wire [2:0] \$verific$n370$10683 ;
  wire [1:0] \$verific$n374$10684 ;
  wire \$verific$n377$10527 ;
  wire [1:0] \$verific$n378$10685 ;
  wire [1:0] \$verific$n381$10686 ;
  wire [6:0] \$verific$n394$10689 ;
  wire \$verific$n4$10410 ;
  wire \$verific$n41$10415 ;
  wire [6:0] \$verific$n414$10690 ;
  wire \$verific$n43$10416 ;
  wire [6:0] \$verific$n434$10691 ;
  wire [1:0] \$verific$n44$10645 ;
  wire [1:0] \$verific$n442$10692 ;
  wire \$verific$n445$10529 ;
  wire [1:0] \$verific$n446$10693 ;
  wire \$verific$n449$10530 ;
  wire [2:0] \$verific$n450$10694 ;
  wire [2:0] \$verific$n454$10695 ;
  wire \$verific$n459$10531 ;
  wire [1:0] \$verific$n460$10696 ;
  wire \$verific$n463$10532 ;
  wire [2:0] \$verific$n465$10697 ;
  wire \$verific$n470$10533 ;
  wire [1:0] \$verific$n476$10698 ;
  wire \$verific$n479$10534 ;
  wire \$verific$n48$10417 ;
  wire \$verific$n482$10536 ;
  wire [6:0] \$verific$n483$10699 ;
  wire [3:0] \$verific$n491$10700 ;
  wire \$verific$n496$10537 ;
  wire \$verific$n497$10538 ;
  wire \$verific$n498$10539 ;
  wire [1:0] \$verific$n499$10701 ;
  wire \$verific$n502$10540 ;
  wire \$verific$n503$10541 ;
  wire [1:0] \$verific$n504$10702 ;
  wire [2:0] \$verific$n507$10703 ;
  wire \$verific$n511$10542 ;
  wire \$verific$n512$10543 ;
  wire [1:0] \$verific$n513$10704 ;
  wire \$verific$n517$10544 ;
  wire \$verific$n518$10545 ;
  wire \$verific$n521$10547 ;
  wire \$verific$n522$10548 ;
  wire \$verific$n523$10549 ;
  wire \$verific$n524$10550 ;
  wire \$verific$n525$10551 ;
  wire \$verific$n526$10552 ;
  wire \$verific$n527$10553 ;
  wire \$verific$n528$10554 ;
  wire \$verific$n532$10555 ;
  wire \$verific$n539$10556 ;
  wire \$verific$n540$10557 ;
  wire \$verific$n541$10558 ;
  wire \$verific$n542$10559 ;
  wire \$verific$n544$10560 ;
  wire \$verific$n545$10561 ;
  wire \$verific$n547$10562 ;
  wire [1:0] \$verific$n553$10705 ;
  wire \$verific$n556$10563 ;
  wire \$verific$n557$10564 ;
  wire \$verific$n558$10565 ;
  wire \$verific$n56$10419 ;
  wire \$verific$n560$10566 ;
  wire \$verific$n562$10567 ;
  wire \$verific$n563$10568 ;
  wire \$verific$n564$10569 ;
  wire \$verific$n565$10570 ;
  wire \$verific$n566$10571 ;
  wire \$verific$n567$10572 ;
  wire \$verific$n568$10573 ;
  wire \$verific$n57$10420 ;
  wire \$verific$n570$10574 ;
  wire \$verific$n571$10575 ;
  wire \$verific$n573$10576 ;
  wire \$verific$n574$10577 ;
  wire \$verific$n576$10579 ;
  wire \$verific$n577$10580 ;
  wire \$verific$n578$10581 ;
  wire \$verific$n579$10582 ;
  wire \$verific$n581$10583 ;
  wire \$verific$n582$10584 ;
  wire \$verific$n584$10585 ;
  wire \$verific$n585$10586 ;
  wire \$verific$n59$10422 ;
  wire [1:0] \$verific$n592$10706 ;
  wire \$verific$n595$10587 ;
  wire [1:0] \$verific$n596$10707 ;
  wire \$verific$n600$10589 ;
  wire [2:0] \$verific$n602$10708 ;
  wire \$verific$n606$10590 ;
  wire \$verific$n607$10591 ;
  wire \$verific$n608$10592 ;
  wire \$verific$n61$10423 ;
  wire \$verific$n610$10593 ;
  wire \$verific$n611$10594 ;
  wire \$verific$n612$10595 ;
  wire \$verific$n613$10596 ;
  wire \$verific$n614$10597 ;
  wire \$verific$n615$10598 ;
  wire \$verific$n616$10599 ;
  wire \$verific$n617$10600 ;
  wire \$verific$n618$10601 ;
  wire \$verific$n619$10602 ;
  wire \$verific$n62$10424 ;
  wire \$verific$n620$10603 ;
  wire \$verific$n621$10604 ;
  wire \$verific$n622$10605 ;
  wire \$verific$n623$10606 ;
  wire \$verific$n624$10607 ;
  wire \$verific$n625$10608 ;
  wire \$verific$n626$10609 ;
  wire \$verific$n627$10610 ;
  wire \$verific$n628$10611 ;
  wire \$verific$n629$10612 ;
  wire \$verific$n63$10425 ;
  wire \$verific$n630$10613 ;
  wire \$verific$n631$10614 ;
  wire \$verific$n632$10615 ;
  wire \$verific$n633$10616 ;
  wire \$verific$n634$10617 ;
  wire \$verific$n64$10426 ;
  wire [2:0] \$verific$n641$10709 ;
  wire [2:0] \$verific$n645$10710 ;
  wire [3:0] \$verific$n649$10711 ;
  wire [1:0] \$verific$n65$10646 ;
  wire \$verific$n662$10618 ;
  wire \$verific$n663$10619 ;
  wire \$verific$n664$10620 ;
  wire \$verific$n666$10621 ;
  wire \$verific$n667$10622 ;
  wire \$verific$n668$10623 ;
  wire \$verific$n670$10624 ;
  wire \$verific$n673$10625 ;
  wire \$verific$n674$10626 ;
  wire [1:0] \$verific$n675$10712 ;
  wire \$verific$n678$10627 ;
  wire \$verific$n679$10628 ;
  wire \$verific$n682$10629 ;
  wire \$verific$n688$10630 ;
  wire \$verific$n689$10631 ;
  wire \$verific$n699$10632 ;
  (* unused_bits = "0" *)
  wire [1:0] \$verific$n70$10647 ;
  wire \$verific$n720$10633 ;
  wire \$verific$n722$10634 ;
  wire \$verific$n73$10427 ;
  wire \$verific$n738$10635 ;
  wire [1:0] \$verific$n74$10648 ;
  wire [1:0] \$verific$n769$10713 ;
  wire \$verific$n77$10428 ;
  wire \$verific$n79$10429 ;
  wire \$verific$n8$10411 ;
  wire \$verific$n80$10430 ;
  wire \$verific$n81$10431 ;
  wire \$verific$n83$10432 ;
  wire \$verific$n85$10433 ;
  (* unused_bits = "1 2 3 4 5" *)
  wire [5:0] \$verific$n86$10649 ;
  wire [3:0] \$verific$n924$10717 ;
  wire [5:0] \$verific$n94$10650 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:86.23-86.44" *)
  output alu_bmask_a_mux_sel_o;
  wire alu_bmask_a_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:87.23-87.44" *)
  output alu_bmask_b_mux_sel_o;
  wire alu_bmask_b_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:94.23-94.31" *)
  output alu_en_o;
  wire alu_en_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:96.23-96.41" *)
  output [2:0] alu_op_a_mux_sel_o;
  wire [2:0] alu_op_a_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:97.23-97.41" *)
  output [2:0] alu_op_b_mux_sel_o;
  wire [2:0] alu_op_b_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:98.23-98.41" *)
  output [1:0] alu_op_c_mux_sel_o;
  wire [1:0] alu_op_c_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:95.35-95.49" *)
  output [6:0] alu_operator_o;
  wire [6:0] alu_operator_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:99.23-99.37" *)
  output [1:0] alu_vec_mode_o;
  wire [1:0] alu_vec_mode_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:199.15-199.21" *)
  wire apu_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:125.31-125.39" *)
  output apu_en_o;
  wire apu_en_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:129.31-129.46" *)
  output [-1:0] apu_flags_src_o;
  wire [-1:0] apu_flags_src_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:128.31-128.40" *)
  output [1:0] apu_lat_o;
  wire [1:0] apu_lat_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:127.35-127.43" *)
  output [5:0] apu_op_o;
  wire [5:0] apu_op_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:126.31-126.41" *)
  output [-1:0] apu_type_o;
  wire [-1:0] apu_type_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:154.23-154.29" *)
  output [5:0] atop_o;
  wire [5:0] atop_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:84.23-84.36" *)
  output bmask_a_mux_o;
  wire bmask_a_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:85.23-85.36" *)
  output [1:0] bmask_b_mux_o;
  wire [1:0] bmask_b_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:202.9-202.19" *)
  wire check_fprm;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:139.23-139.35" *)
  output csr_access_o;
  wire csr_access_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:195.15-195.21" *)
  wire [1:0] csr_op;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:141.23-141.31" *)
  output [1:0] csr_op_o;
  wire [1:0] csr_op_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:140.23-140.35" *)
  output csr_status_o;
  wire csr_status_o;
  (* enum_value_00 = "\\PRIV_LVL_U" *)
  (* enum_value_01 = "\\PRIV_LVL_S" *)
  (* enum_value_10 = "\\PRIV_LVL_H" *)
  (* enum_value_11 = "\\PRIV_LVL_M" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:142.23-142.41" *)
  (* wiretype = "\\PrivLvl_t" *)
  input [1:0] current_priv_lvl_i;
  wire [1:0] current_priv_lvl_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:151.23-151.40" *)
  output data_load_event_o;
  wire data_load_event_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:55.23-55.40" *)
  input data_misaligned_i;
  wire data_misaligned_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:150.23-150.40" *)
  output [1:0] data_reg_offset_o;
  wire [1:0] data_reg_offset_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:190.15-190.23" *)
  wire data_req;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:145.23-145.33" *)
  output data_req_o;
  wire data_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:149.23-149.44" *)
  output [1:0] data_sign_extension_o;
  wire [1:0] data_sign_extension_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:148.23-148.34" *)
  output [1:0] data_type_o;
  wire [1:0] data_type_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:146.23-146.32" *)
  output data_we_o;
  wire data_we_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:54.23-54.36" *)
  input deassert_we_i;
  wire deassert_we_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:68.23-68.33" *)
  output dret_dec_o;
  wire dret_dec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:64.23-64.34" *)
  output dret_insn_o;
  wire dret_insn_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:60.23-60.34" *)
  output ebrk_insn_o;
  wire ebrk_insn_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:70.23-70.35" *)
  output ecall_insn_o;
  wire ecall_insn_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:73.23-73.36" *)
  output fencei_insn_o;
  wire fencei_insn_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:208.52-208.63" *)
  wire [1:0] fp_op_group;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:130.31-130.44" *)
  output [2:0] fp_rnd_mode_o;
  wire [2:0] fp_rnd_mode_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:120.39-120.52" *)
  output [2:0] fpu_dst_fmt_o;
  wire [2:0] fpu_dst_fmt_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:122.39-122.52" *)
  output [1:0] fpu_int_fmt_o;
  wire [1:0] fpu_int_fmt_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:204.30-204.36" *)
  wire [3:0] fpu_op;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:205.30-205.40" *)
  wire fpu_op_mod;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:121.39-121.52" *)
  output [2:0] fpu_src_fmt_o;
  wire [2:0] fpu_src_fmt_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:206.30-206.40" *)
  wire fpu_vec_op;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:118.39-118.44" *)
  input [2:0] frm_i;
  wire [2:0] frm_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:160.23-160.43" *)
  output hwloop_cnt_mux_sel_o;
  wire hwloop_cnt_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:159.23-159.45" *)
  output hwloop_start_mux_sel_o;
  wire hwloop_start_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:158.23-158.46" *)
  output hwloop_target_mux_sel_o;
  wire hwloop_target_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:191.15-191.24" *)
  wire [2:0] hwloop_we;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:157.23-157.34" *)
  output [2:0] hwloop_we_o;
  wire [2:0] hwloop_we_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:91.23-91.39" *)
  input illegal_c_insn_i;
  wire illegal_c_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:59.23-59.37" *)
  output illegal_insn_o;
  wire illegal_insn_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:102.23-102.38" *)
  output imm_a_mux_sel_o;
  wire imm_a_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:103.23-103.38" *)
  output [3:0] imm_b_mux_sel_o;
  wire [3:0] imm_b_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:57.23-57.41" *)
  output instr_multicycle_o;
  wire instr_multicycle_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:90.23-90.36" *)
  input [31:0] instr_rdata_i;
  wire [31:0] instr_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:105.23-105.32" *)
  output is_clpx_o;
  wire is_clpx_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:106.23-106.34" *)
  output is_subrot_o;
  wire is_subrot_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:163.23-163.36" *)
  output [1:0] jump_in_dec_o;
  wire [1:0] jump_in_dec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:193.15-193.25" *)
  wire [1:0] jump_in_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:164.23-164.35" *)
  output [1:0] jump_in_id_o;
  wire [1:0] jump_in_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:165.23-165.44" *)
  output [1:0] jump_target_mux_sel_o;
  wire [1:0] jump_target_mux_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:66.23-66.33" *)
  output mret_dec_o;
  wire mret_dec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:62.23-62.34" *)
  output mret_insn_o;
  wire mret_insn_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:198.15-198.26" *)
  wire mult_dot_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:111.23-111.36" *)
  output mult_dot_en_o;
  wire mult_dot_en_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:115.23-115.40" *)
  output [1:0] mult_dot_signed_o;
  wire [1:0] mult_dot_signed_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:112.23-112.37" *)
  output mult_imm_mux_o;
  wire mult_imm_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:197.15-197.26" *)
  wire mult_int_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:110.23-110.36" *)
  output mult_int_en_o;
  wire mult_int_en_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:56.23-56.40" *)
  input mult_multicycle_i;
  wire mult_multicycle_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:109.23-109.38" *)
  output [2:0] mult_operator_o;
  wire [2:0] mult_operator_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:113.23-113.41" *)
  output mult_sel_subword_o;
  wire mult_sel_subword_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:114.23-114.41" *)
  output [1:0] mult_signed_mode_o;
  wire [1:0] mult_signed_mode_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:71.23-71.35" *)
  output pipe_flush_o;
  wire pipe_flush_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:147.23-147.40" *)
  output prepost_useincr_o;
  wire prepost_useincr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:79.23-79.33" *)
  output reg_fp_a_o;
  wire reg_fp_a_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:80.23-80.33" *)
  output reg_fp_b_o;
  wire reg_fp_b_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:81.23-81.33" *)
  output reg_fp_c_o;
  wire reg_fp_c_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:82.23-82.33" *)
  output reg_fp_d_o;
  wire reg_fp_d_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:75.23-75.34" *)
  output rega_used_o;
  wire rega_used_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:76.23-76.34" *)
  output regb_used_o;
  wire regb_used_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:104.23-104.33" *)
  output [1:0] regc_mux_o;
  wire [1:0] regc_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:77.23-77.34" *)
  output regc_used_o;
  wire regc_used_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:136.23-136.46" *)
  output regfile_alu_waddr_sel_o;
  wire regfile_alu_waddr_sel_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:189.15-189.29" *)
  wire regfile_alu_we;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:135.23-135.43" *)
  output regfile_alu_we_dec_o;
  wire regfile_alu_we_dec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:134.23-134.39" *)
  output regfile_alu_we_o;
  wire regfile_alu_we_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:188.15-188.29" *)
  wire regfile_mem_we;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:133.23-133.39" *)
  output regfile_mem_we_o;
  wire regfile_mem_we_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:101.23-101.45" *)
  output scalar_replication_c_o;
  wire scalar_replication_c_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:100.23-100.43" *)
  output scalar_replication_o;
  wire scalar_replication_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:67.23-67.33" *)
  output uret_dec_o;
  wire uret_dec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:63.23-63.34" *)
  output uret_insn_o;
  wire uret_insn_o;
  assign \$auto$bmuxmap.cc:84:execute$15467 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15467 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15470  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) \$auto$bmuxmap.cc:84:execute$15467 [1] : \$auto$bmuxmap.cc:84:execute$15467 [0];
  assign \$auto$bmuxmap.cc:84:execute$15472 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15472 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15475  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) \$auto$bmuxmap.cc:84:execute$15472 [1] : \$auto$bmuxmap.cc:84:execute$15472 [0];
  assign \$auto$bmuxmap.cc:84:execute$15477 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15477 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) instr_rdata_i[30] : instr_rdata_i[30];
  assign \$auto$bmuxmap.cc:84:execute$15480  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$15477 [1] : \$auto$bmuxmap.cc:84:execute$15477 [0];
  assign \$auto$bmuxmap.cc:84:execute$15482 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15482 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$verific$n57$10420  : \$verific$n57$10420 ;
  assign \$auto$bmuxmap.cc:84:execute$15485  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$15482 [1] : \$auto$bmuxmap.cc:84:execute$15482 [0];
  assign \$auto$bmuxmap.cc:84:execute$15487 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) instr_rdata_i[30] : instr_rdata_i[30];
  assign \$auto$bmuxmap.cc:84:execute$15487 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15490  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$15487 [1] : \$auto$bmuxmap.cc:84:execute$15487 [0];
  assign \$auto$bmuxmap.cc:84:execute$15492 [0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [1] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [5] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [11] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [13] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [17] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [19] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [23] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [25] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [29] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15492 [31] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15525 [0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [1] : \$auto$bmuxmap.cc:84:execute$15492 [0];
  assign \$auto$bmuxmap.cc:84:execute$15525 [1] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [3] : \$auto$bmuxmap.cc:84:execute$15492 [2];
  assign \$auto$bmuxmap.cc:84:execute$15525 [2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [5] : \$auto$bmuxmap.cc:84:execute$15492 [4];
  assign \$auto$bmuxmap.cc:84:execute$15525 [3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [7] : \$auto$bmuxmap.cc:84:execute$15492 [6];
  assign \$auto$bmuxmap.cc:84:execute$15525 [4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [9] : \$auto$bmuxmap.cc:84:execute$15492 [8];
  assign \$auto$bmuxmap.cc:84:execute$15525 [5] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [11] : \$auto$bmuxmap.cc:84:execute$15492 [10];
  assign \$auto$bmuxmap.cc:84:execute$15525 [6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [13] : \$auto$bmuxmap.cc:84:execute$15492 [12];
  assign \$auto$bmuxmap.cc:84:execute$15525 [7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [15] : \$auto$bmuxmap.cc:84:execute$15492 [14];
  assign \$auto$bmuxmap.cc:84:execute$15525 [8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [17] : \$auto$bmuxmap.cc:84:execute$15492 [16];
  assign \$auto$bmuxmap.cc:84:execute$15525 [9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [19] : \$auto$bmuxmap.cc:84:execute$15492 [18];
  assign \$auto$bmuxmap.cc:84:execute$15525 [10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [21] : \$auto$bmuxmap.cc:84:execute$15492 [20];
  assign \$auto$bmuxmap.cc:84:execute$15525 [11] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [23] : \$auto$bmuxmap.cc:84:execute$15492 [22];
  assign \$auto$bmuxmap.cc:84:execute$15525 [12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [25] : \$auto$bmuxmap.cc:84:execute$15492 [24];
  assign \$auto$bmuxmap.cc:84:execute$15525 [13] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [27] : \$auto$bmuxmap.cc:84:execute$15492 [26];
  assign \$auto$bmuxmap.cc:84:execute$15525 [14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [29] : \$auto$bmuxmap.cc:84:execute$15492 [28];
  assign \$auto$bmuxmap.cc:84:execute$15525 [15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15492 [31] : \$auto$bmuxmap.cc:84:execute$15492 [30];
  assign \$auto$bmuxmap.cc:84:execute$15542 [0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15525 [1] : \$auto$bmuxmap.cc:84:execute$15525 [0];
  assign \$auto$bmuxmap.cc:84:execute$15542 [1] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15525 [3] : \$auto$bmuxmap.cc:84:execute$15525 [2];
  assign \$auto$bmuxmap.cc:84:execute$15542 [2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15525 [5] : \$auto$bmuxmap.cc:84:execute$15525 [4];
  assign \$auto$bmuxmap.cc:84:execute$15542 [3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15525 [7] : \$auto$bmuxmap.cc:84:execute$15525 [6];
  assign \$auto$bmuxmap.cc:84:execute$15542 [4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15525 [9] : \$auto$bmuxmap.cc:84:execute$15525 [8];
  assign \$auto$bmuxmap.cc:84:execute$15542 [5] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15525 [11] : \$auto$bmuxmap.cc:84:execute$15525 [10];
  assign \$auto$bmuxmap.cc:84:execute$15542 [6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15525 [13] : \$auto$bmuxmap.cc:84:execute$15525 [12];
  assign \$auto$bmuxmap.cc:84:execute$15542 [7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15525 [15] : \$auto$bmuxmap.cc:84:execute$15525 [14];
  assign \$auto$bmuxmap.cc:84:execute$15551 [0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15542 [1] : \$auto$bmuxmap.cc:84:execute$15542 [0];
  assign \$auto$bmuxmap.cc:84:execute$15551 [1] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15542 [3] : \$auto$bmuxmap.cc:84:execute$15542 [2];
  assign \$auto$bmuxmap.cc:84:execute$15551 [2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15542 [5] : \$auto$bmuxmap.cc:84:execute$15542 [4];
  assign \$auto$bmuxmap.cc:84:execute$15551 [3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15542 [7] : \$auto$bmuxmap.cc:84:execute$15542 [6];
  assign \$auto$bmuxmap.cc:84:execute$15556 [0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15551 [1] : \$auto$bmuxmap.cc:84:execute$15551 [0];
  assign \$auto$bmuxmap.cc:84:execute$15556 [1] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15551 [3] : \$auto$bmuxmap.cc:84:execute$15551 [2];
  assign \$auto$bmuxmap.cc:84:execute$15559  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15556 [1] : \$auto$bmuxmap.cc:84:execute$15556 [0];
  assign \$auto$bmuxmap.cc:84:execute$15561 [0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [1] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [5] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [11] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [13] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [17] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [19] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [23] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : \$verific$n479$10534 ;
  assign \$auto$bmuxmap.cc:84:execute$15561 [24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15561 [25] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15561 [26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15561 [27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15561 [28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15561 [29] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15561 [30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15561 [31] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$verific$n479$10534  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15594 [0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [1] : \$auto$bmuxmap.cc:84:execute$15561 [0];
  assign \$auto$bmuxmap.cc:84:execute$15594 [1] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [3] : \$auto$bmuxmap.cc:84:execute$15561 [2];
  assign \$auto$bmuxmap.cc:84:execute$15594 [2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [5] : \$auto$bmuxmap.cc:84:execute$15561 [4];
  assign \$auto$bmuxmap.cc:84:execute$15594 [3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [7] : \$auto$bmuxmap.cc:84:execute$15561 [6];
  assign \$auto$bmuxmap.cc:84:execute$15594 [4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [9] : \$auto$bmuxmap.cc:84:execute$15561 [8];
  assign \$auto$bmuxmap.cc:84:execute$15594 [5] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [11] : \$auto$bmuxmap.cc:84:execute$15561 [10];
  assign \$auto$bmuxmap.cc:84:execute$15594 [6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [13] : \$auto$bmuxmap.cc:84:execute$15561 [12];
  assign \$auto$bmuxmap.cc:84:execute$15594 [7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [15] : \$auto$bmuxmap.cc:84:execute$15561 [14];
  assign \$auto$bmuxmap.cc:84:execute$15594 [8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [17] : \$auto$bmuxmap.cc:84:execute$15561 [16];
  assign \$auto$bmuxmap.cc:84:execute$15594 [9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [19] : \$auto$bmuxmap.cc:84:execute$15561 [18];
  assign \$auto$bmuxmap.cc:84:execute$15594 [10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [21] : \$auto$bmuxmap.cc:84:execute$15561 [20];
  assign \$auto$bmuxmap.cc:84:execute$15594 [11] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [23] : \$auto$bmuxmap.cc:84:execute$15561 [22];
  assign \$auto$bmuxmap.cc:84:execute$15594 [12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [25] : \$auto$bmuxmap.cc:84:execute$15561 [24];
  assign \$auto$bmuxmap.cc:84:execute$15594 [13] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [27] : \$auto$bmuxmap.cc:84:execute$15561 [26];
  assign \$auto$bmuxmap.cc:84:execute$15594 [14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [29] : \$auto$bmuxmap.cc:84:execute$15561 [28];
  assign \$auto$bmuxmap.cc:84:execute$15594 [15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15561 [31] : \$auto$bmuxmap.cc:84:execute$15561 [30];
  assign \$auto$bmuxmap.cc:84:execute$15611 [0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15594 [1] : \$auto$bmuxmap.cc:84:execute$15594 [0];
  assign \$auto$bmuxmap.cc:84:execute$15611 [1] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15594 [3] : \$auto$bmuxmap.cc:84:execute$15594 [2];
  assign \$auto$bmuxmap.cc:84:execute$15611 [2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15594 [5] : \$auto$bmuxmap.cc:84:execute$15594 [4];
  assign \$auto$bmuxmap.cc:84:execute$15611 [3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15594 [7] : \$auto$bmuxmap.cc:84:execute$15594 [6];
  assign \$auto$bmuxmap.cc:84:execute$15611 [4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15594 [9] : \$auto$bmuxmap.cc:84:execute$15594 [8];
  assign \$auto$bmuxmap.cc:84:execute$15611 [5] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15594 [11] : \$auto$bmuxmap.cc:84:execute$15594 [10];
  assign \$auto$bmuxmap.cc:84:execute$15611 [6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15594 [13] : \$auto$bmuxmap.cc:84:execute$15594 [12];
  assign \$auto$bmuxmap.cc:84:execute$15611 [7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15594 [15] : \$auto$bmuxmap.cc:84:execute$15594 [14];
  assign \$auto$bmuxmap.cc:84:execute$15620 [0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15611 [1] : \$auto$bmuxmap.cc:84:execute$15611 [0];
  assign \$auto$bmuxmap.cc:84:execute$15620 [1] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15611 [3] : \$auto$bmuxmap.cc:84:execute$15611 [2];
  assign \$auto$bmuxmap.cc:84:execute$15620 [2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15611 [5] : \$auto$bmuxmap.cc:84:execute$15611 [4];
  assign \$auto$bmuxmap.cc:84:execute$15620 [3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15611 [7] : \$auto$bmuxmap.cc:84:execute$15611 [6];
  assign \$auto$bmuxmap.cc:84:execute$15625 [0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15620 [1] : \$auto$bmuxmap.cc:84:execute$15620 [0];
  assign \$auto$bmuxmap.cc:84:execute$15625 [1] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15620 [3] : \$auto$bmuxmap.cc:84:execute$15620 [2];
  assign \$auto$bmuxmap.cc:84:execute$15628  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15625 [1] : \$auto$bmuxmap.cc:84:execute$15625 [0];
  assign \$auto$bmuxmap.cc:84:execute$15630 [0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [1] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [5] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [11] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [13] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [17] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [19] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [23] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15630 [25] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15630 [26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : instr_rdata_i[14];
  assign \$auto$bmuxmap.cc:84:execute$15630 [29] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15630 [30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15630 [31] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) instr_rdata_i[14] : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15663 [0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [1] : \$auto$bmuxmap.cc:84:execute$15630 [0];
  assign \$auto$bmuxmap.cc:84:execute$15663 [1] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [3] : \$auto$bmuxmap.cc:84:execute$15630 [2];
  assign \$auto$bmuxmap.cc:84:execute$15663 [2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [5] : \$auto$bmuxmap.cc:84:execute$15630 [4];
  assign \$auto$bmuxmap.cc:84:execute$15663 [3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [7] : \$auto$bmuxmap.cc:84:execute$15630 [6];
  assign \$auto$bmuxmap.cc:84:execute$15663 [4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [9] : \$auto$bmuxmap.cc:84:execute$15630 [8];
  assign \$auto$bmuxmap.cc:84:execute$15663 [5] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [11] : \$auto$bmuxmap.cc:84:execute$15630 [10];
  assign \$auto$bmuxmap.cc:84:execute$15663 [6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [13] : \$auto$bmuxmap.cc:84:execute$15630 [12];
  assign \$auto$bmuxmap.cc:84:execute$15663 [7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [15] : \$auto$bmuxmap.cc:84:execute$15630 [14];
  assign \$auto$bmuxmap.cc:84:execute$15663 [8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [17] : \$auto$bmuxmap.cc:84:execute$15630 [16];
  assign \$auto$bmuxmap.cc:84:execute$15663 [9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [19] : \$auto$bmuxmap.cc:84:execute$15630 [18];
  assign \$auto$bmuxmap.cc:84:execute$15663 [10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [21] : \$auto$bmuxmap.cc:84:execute$15630 [20];
  assign \$auto$bmuxmap.cc:84:execute$15663 [11] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [23] : \$auto$bmuxmap.cc:84:execute$15630 [22];
  assign \$auto$bmuxmap.cc:84:execute$15663 [12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [25] : \$auto$bmuxmap.cc:84:execute$15630 [24];
  assign \$auto$bmuxmap.cc:84:execute$15663 [13] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [27] : \$auto$bmuxmap.cc:84:execute$15630 [26];
  assign \$auto$bmuxmap.cc:84:execute$15663 [14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [29] : \$auto$bmuxmap.cc:84:execute$15630 [28];
  assign \$auto$bmuxmap.cc:84:execute$15663 [15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15630 [31] : \$auto$bmuxmap.cc:84:execute$15630 [30];
  assign \$auto$bmuxmap.cc:84:execute$15680 [0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15663 [1] : \$auto$bmuxmap.cc:84:execute$15663 [0];
  assign \$auto$bmuxmap.cc:84:execute$15680 [1] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15663 [3] : \$auto$bmuxmap.cc:84:execute$15663 [2];
  assign \$auto$bmuxmap.cc:84:execute$15680 [2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15663 [5] : \$auto$bmuxmap.cc:84:execute$15663 [4];
  assign \$auto$bmuxmap.cc:84:execute$15680 [3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15663 [7] : \$auto$bmuxmap.cc:84:execute$15663 [6];
  assign \$auto$bmuxmap.cc:84:execute$15680 [4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15663 [9] : \$auto$bmuxmap.cc:84:execute$15663 [8];
  assign \$auto$bmuxmap.cc:84:execute$15680 [5] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15663 [11] : \$auto$bmuxmap.cc:84:execute$15663 [10];
  assign \$auto$bmuxmap.cc:84:execute$15680 [6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15663 [13] : \$auto$bmuxmap.cc:84:execute$15663 [12];
  assign \$auto$bmuxmap.cc:84:execute$15680 [7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15663 [15] : \$auto$bmuxmap.cc:84:execute$15663 [14];
  assign \$auto$bmuxmap.cc:84:execute$15689 [0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15680 [1] : \$auto$bmuxmap.cc:84:execute$15680 [0];
  assign \$auto$bmuxmap.cc:84:execute$15689 [1] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15680 [3] : \$auto$bmuxmap.cc:84:execute$15680 [2];
  assign \$auto$bmuxmap.cc:84:execute$15689 [2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15680 [5] : \$auto$bmuxmap.cc:84:execute$15680 [4];
  assign \$auto$bmuxmap.cc:84:execute$15689 [3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15680 [7] : \$auto$bmuxmap.cc:84:execute$15680 [6];
  assign \$auto$bmuxmap.cc:84:execute$15694 [0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15689 [1] : \$auto$bmuxmap.cc:84:execute$15689 [0];
  assign \$auto$bmuxmap.cc:84:execute$15694 [1] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15689 [3] : \$auto$bmuxmap.cc:84:execute$15689 [2];
  assign \$auto$bmuxmap.cc:84:execute$15697  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15694 [1] : \$auto$bmuxmap.cc:84:execute$15694 [0];
  assign \$auto$bmuxmap.cc:84:execute$15699 [0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [1] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [5] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [11] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [13] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [17] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [19] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15699 [21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15699 [22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15699 [23] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15699 [24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [25] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15699 [26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15699 [28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15699 [29] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15699 [31] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15732 [0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [1] : \$auto$bmuxmap.cc:84:execute$15699 [0];
  assign \$auto$bmuxmap.cc:84:execute$15732 [1] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [3] : \$auto$bmuxmap.cc:84:execute$15699 [2];
  assign \$auto$bmuxmap.cc:84:execute$15732 [2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [5] : \$auto$bmuxmap.cc:84:execute$15699 [4];
  assign \$auto$bmuxmap.cc:84:execute$15732 [3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [7] : \$auto$bmuxmap.cc:84:execute$15699 [6];
  assign \$auto$bmuxmap.cc:84:execute$15732 [4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [9] : \$auto$bmuxmap.cc:84:execute$15699 [8];
  assign \$auto$bmuxmap.cc:84:execute$15732 [5] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [11] : \$auto$bmuxmap.cc:84:execute$15699 [10];
  assign \$auto$bmuxmap.cc:84:execute$15732 [6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [13] : \$auto$bmuxmap.cc:84:execute$15699 [12];
  assign \$auto$bmuxmap.cc:84:execute$15732 [7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [15] : \$auto$bmuxmap.cc:84:execute$15699 [14];
  assign \$auto$bmuxmap.cc:84:execute$15732 [8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [17] : \$auto$bmuxmap.cc:84:execute$15699 [16];
  assign \$auto$bmuxmap.cc:84:execute$15732 [9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [19] : \$auto$bmuxmap.cc:84:execute$15699 [18];
  assign \$auto$bmuxmap.cc:84:execute$15732 [10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [21] : \$auto$bmuxmap.cc:84:execute$15699 [20];
  assign \$auto$bmuxmap.cc:84:execute$15732 [11] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [23] : \$auto$bmuxmap.cc:84:execute$15699 [22];
  assign \$auto$bmuxmap.cc:84:execute$15732 [12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [25] : \$auto$bmuxmap.cc:84:execute$15699 [24];
  assign \$auto$bmuxmap.cc:84:execute$15732 [13] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [27] : \$auto$bmuxmap.cc:84:execute$15699 [26];
  assign \$auto$bmuxmap.cc:84:execute$15732 [14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [29] : \$auto$bmuxmap.cc:84:execute$15699 [28];
  assign \$auto$bmuxmap.cc:84:execute$15732 [15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15699 [31] : \$auto$bmuxmap.cc:84:execute$15699 [30];
  assign \$auto$bmuxmap.cc:84:execute$15749 [0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15732 [1] : \$auto$bmuxmap.cc:84:execute$15732 [0];
  assign \$auto$bmuxmap.cc:84:execute$15749 [1] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15732 [3] : \$auto$bmuxmap.cc:84:execute$15732 [2];
  assign \$auto$bmuxmap.cc:84:execute$15749 [2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15732 [5] : \$auto$bmuxmap.cc:84:execute$15732 [4];
  assign \$auto$bmuxmap.cc:84:execute$15749 [3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15732 [7] : \$auto$bmuxmap.cc:84:execute$15732 [6];
  assign \$auto$bmuxmap.cc:84:execute$15749 [4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15732 [9] : \$auto$bmuxmap.cc:84:execute$15732 [8];
  assign \$auto$bmuxmap.cc:84:execute$15749 [5] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15732 [11] : \$auto$bmuxmap.cc:84:execute$15732 [10];
  assign \$auto$bmuxmap.cc:84:execute$15749 [6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15732 [13] : \$auto$bmuxmap.cc:84:execute$15732 [12];
  assign \$auto$bmuxmap.cc:84:execute$15749 [7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15732 [15] : \$auto$bmuxmap.cc:84:execute$15732 [14];
  assign \$auto$bmuxmap.cc:84:execute$15758 [0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15749 [1] : \$auto$bmuxmap.cc:84:execute$15749 [0];
  assign \$auto$bmuxmap.cc:84:execute$15758 [1] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15749 [3] : \$auto$bmuxmap.cc:84:execute$15749 [2];
  assign \$auto$bmuxmap.cc:84:execute$15758 [2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15749 [5] : \$auto$bmuxmap.cc:84:execute$15749 [4];
  assign \$auto$bmuxmap.cc:84:execute$15758 [3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15749 [7] : \$auto$bmuxmap.cc:84:execute$15749 [6];
  assign \$auto$bmuxmap.cc:84:execute$15763 [0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15758 [1] : \$auto$bmuxmap.cc:84:execute$15758 [0];
  assign \$auto$bmuxmap.cc:84:execute$15763 [1] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15758 [3] : \$auto$bmuxmap.cc:84:execute$15758 [2];
  assign \$auto$bmuxmap.cc:84:execute$15766  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15763 [1] : \$auto$bmuxmap.cc:84:execute$15763 [0];
  assign \$auto$bmuxmap.cc:84:execute$15768 [0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [1] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [5] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [11] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [13] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15768 [17] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15768 [18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [19] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15768 [20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15768 [21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15768 [22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [23] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15768 [24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [25] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [29] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15768 [31] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15801 [0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [1] : \$auto$bmuxmap.cc:84:execute$15768 [0];
  assign \$auto$bmuxmap.cc:84:execute$15801 [1] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [3] : \$auto$bmuxmap.cc:84:execute$15768 [2];
  assign \$auto$bmuxmap.cc:84:execute$15801 [2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [5] : \$auto$bmuxmap.cc:84:execute$15768 [4];
  assign \$auto$bmuxmap.cc:84:execute$15801 [3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [7] : \$auto$bmuxmap.cc:84:execute$15768 [6];
  assign \$auto$bmuxmap.cc:84:execute$15801 [4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [9] : \$auto$bmuxmap.cc:84:execute$15768 [8];
  assign \$auto$bmuxmap.cc:84:execute$15801 [5] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [11] : \$auto$bmuxmap.cc:84:execute$15768 [10];
  assign \$auto$bmuxmap.cc:84:execute$15801 [6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [13] : \$auto$bmuxmap.cc:84:execute$15768 [12];
  assign \$auto$bmuxmap.cc:84:execute$15801 [7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [15] : \$auto$bmuxmap.cc:84:execute$15768 [14];
  assign \$auto$bmuxmap.cc:84:execute$15801 [8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [17] : \$auto$bmuxmap.cc:84:execute$15768 [16];
  assign \$auto$bmuxmap.cc:84:execute$15801 [9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [19] : \$auto$bmuxmap.cc:84:execute$15768 [18];
  assign \$auto$bmuxmap.cc:84:execute$15801 [10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [21] : \$auto$bmuxmap.cc:84:execute$15768 [20];
  assign \$auto$bmuxmap.cc:84:execute$15801 [11] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [23] : \$auto$bmuxmap.cc:84:execute$15768 [22];
  assign \$auto$bmuxmap.cc:84:execute$15801 [12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [25] : \$auto$bmuxmap.cc:84:execute$15768 [24];
  assign \$auto$bmuxmap.cc:84:execute$15801 [13] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [27] : \$auto$bmuxmap.cc:84:execute$15768 [26];
  assign \$auto$bmuxmap.cc:84:execute$15801 [14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [29] : \$auto$bmuxmap.cc:84:execute$15768 [28];
  assign \$auto$bmuxmap.cc:84:execute$15801 [15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15768 [31] : \$auto$bmuxmap.cc:84:execute$15768 [30];
  assign \$auto$bmuxmap.cc:84:execute$15818 [0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15801 [1] : \$auto$bmuxmap.cc:84:execute$15801 [0];
  assign \$auto$bmuxmap.cc:84:execute$15818 [1] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15801 [3] : \$auto$bmuxmap.cc:84:execute$15801 [2];
  assign \$auto$bmuxmap.cc:84:execute$15818 [2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15801 [5] : \$auto$bmuxmap.cc:84:execute$15801 [4];
  assign \$auto$bmuxmap.cc:84:execute$15818 [3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15801 [7] : \$auto$bmuxmap.cc:84:execute$15801 [6];
  assign \$auto$bmuxmap.cc:84:execute$15818 [4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15801 [9] : \$auto$bmuxmap.cc:84:execute$15801 [8];
  assign \$auto$bmuxmap.cc:84:execute$15818 [5] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15801 [11] : \$auto$bmuxmap.cc:84:execute$15801 [10];
  assign \$auto$bmuxmap.cc:84:execute$15818 [6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15801 [13] : \$auto$bmuxmap.cc:84:execute$15801 [12];
  assign \$auto$bmuxmap.cc:84:execute$15818 [7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15801 [15] : \$auto$bmuxmap.cc:84:execute$15801 [14];
  assign \$auto$bmuxmap.cc:84:execute$15827 [0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15818 [1] : \$auto$bmuxmap.cc:84:execute$15818 [0];
  assign \$auto$bmuxmap.cc:84:execute$15827 [1] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15818 [3] : \$auto$bmuxmap.cc:84:execute$15818 [2];
  assign \$auto$bmuxmap.cc:84:execute$15827 [2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15818 [5] : \$auto$bmuxmap.cc:84:execute$15818 [4];
  assign \$auto$bmuxmap.cc:84:execute$15827 [3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15818 [7] : \$auto$bmuxmap.cc:84:execute$15818 [6];
  assign \$auto$bmuxmap.cc:84:execute$15832 [0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15827 [1] : \$auto$bmuxmap.cc:84:execute$15827 [0];
  assign \$auto$bmuxmap.cc:84:execute$15832 [1] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15827 [3] : \$auto$bmuxmap.cc:84:execute$15827 [2];
  assign \$auto$bmuxmap.cc:84:execute$15835  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15832 [1] : \$auto$bmuxmap.cc:84:execute$15832 [0];
  assign \$auto$bmuxmap.cc:84:execute$15837 [0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [1] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [5] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [11] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [13] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15837 [17] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15837 [18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [19] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15837 [20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15837 [21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15837 [22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [23] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$15837 [24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [25] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [29] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15837 [31] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15870 [0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [1] : \$auto$bmuxmap.cc:84:execute$15837 [0];
  assign \$auto$bmuxmap.cc:84:execute$15870 [1] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [3] : \$auto$bmuxmap.cc:84:execute$15837 [2];
  assign \$auto$bmuxmap.cc:84:execute$15870 [2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [5] : \$auto$bmuxmap.cc:84:execute$15837 [4];
  assign \$auto$bmuxmap.cc:84:execute$15870 [3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [7] : \$auto$bmuxmap.cc:84:execute$15837 [6];
  assign \$auto$bmuxmap.cc:84:execute$15870 [4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [9] : \$auto$bmuxmap.cc:84:execute$15837 [8];
  assign \$auto$bmuxmap.cc:84:execute$15870 [5] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [11] : \$auto$bmuxmap.cc:84:execute$15837 [10];
  assign \$auto$bmuxmap.cc:84:execute$15870 [6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [13] : \$auto$bmuxmap.cc:84:execute$15837 [12];
  assign \$auto$bmuxmap.cc:84:execute$15870 [7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [15] : \$auto$bmuxmap.cc:84:execute$15837 [14];
  assign \$auto$bmuxmap.cc:84:execute$15870 [8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [17] : \$auto$bmuxmap.cc:84:execute$15837 [16];
  assign \$auto$bmuxmap.cc:84:execute$15870 [9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [19] : \$auto$bmuxmap.cc:84:execute$15837 [18];
  assign \$auto$bmuxmap.cc:84:execute$15870 [10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [21] : \$auto$bmuxmap.cc:84:execute$15837 [20];
  assign \$auto$bmuxmap.cc:84:execute$15870 [11] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [23] : \$auto$bmuxmap.cc:84:execute$15837 [22];
  assign \$auto$bmuxmap.cc:84:execute$15870 [12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [25] : \$auto$bmuxmap.cc:84:execute$15837 [24];
  assign \$auto$bmuxmap.cc:84:execute$15870 [13] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [27] : \$auto$bmuxmap.cc:84:execute$15837 [26];
  assign \$auto$bmuxmap.cc:84:execute$15870 [14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [29] : \$auto$bmuxmap.cc:84:execute$15837 [28];
  assign \$auto$bmuxmap.cc:84:execute$15870 [15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15837 [31] : \$auto$bmuxmap.cc:84:execute$15837 [30];
  assign \$auto$bmuxmap.cc:84:execute$15887 [0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15870 [1] : \$auto$bmuxmap.cc:84:execute$15870 [0];
  assign \$auto$bmuxmap.cc:84:execute$15887 [1] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15870 [3] : \$auto$bmuxmap.cc:84:execute$15870 [2];
  assign \$auto$bmuxmap.cc:84:execute$15887 [2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15870 [5] : \$auto$bmuxmap.cc:84:execute$15870 [4];
  assign \$auto$bmuxmap.cc:84:execute$15887 [3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15870 [7] : \$auto$bmuxmap.cc:84:execute$15870 [6];
  assign \$auto$bmuxmap.cc:84:execute$15887 [4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15870 [9] : \$auto$bmuxmap.cc:84:execute$15870 [8];
  assign \$auto$bmuxmap.cc:84:execute$15887 [5] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15870 [11] : \$auto$bmuxmap.cc:84:execute$15870 [10];
  assign \$auto$bmuxmap.cc:84:execute$15887 [6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15870 [13] : \$auto$bmuxmap.cc:84:execute$15870 [12];
  assign \$auto$bmuxmap.cc:84:execute$15887 [7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15870 [15] : \$auto$bmuxmap.cc:84:execute$15870 [14];
  assign \$auto$bmuxmap.cc:84:execute$15896 [0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15887 [1] : \$auto$bmuxmap.cc:84:execute$15887 [0];
  assign \$auto$bmuxmap.cc:84:execute$15896 [1] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15887 [3] : \$auto$bmuxmap.cc:84:execute$15887 [2];
  assign \$auto$bmuxmap.cc:84:execute$15896 [2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15887 [5] : \$auto$bmuxmap.cc:84:execute$15887 [4];
  assign \$auto$bmuxmap.cc:84:execute$15896 [3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15887 [7] : \$auto$bmuxmap.cc:84:execute$15887 [6];
  assign \$auto$bmuxmap.cc:84:execute$15901 [0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15896 [1] : \$auto$bmuxmap.cc:84:execute$15896 [0];
  assign \$auto$bmuxmap.cc:84:execute$15901 [1] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15896 [3] : \$auto$bmuxmap.cc:84:execute$15896 [2];
  assign \$auto$bmuxmap.cc:84:execute$15904  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15901 [1] : \$auto$bmuxmap.cc:84:execute$15901 [0];
  assign \$auto$bmuxmap.cc:84:execute$15906 [0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [1] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [5] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [11] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [13] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [17] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [19] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [23] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [25] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [29] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15906 [31] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15939 [0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [1] : \$auto$bmuxmap.cc:84:execute$15906 [0];
  assign \$auto$bmuxmap.cc:84:execute$15939 [1] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [3] : \$auto$bmuxmap.cc:84:execute$15906 [2];
  assign \$auto$bmuxmap.cc:84:execute$15939 [2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [5] : \$auto$bmuxmap.cc:84:execute$15906 [4];
  assign \$auto$bmuxmap.cc:84:execute$15939 [3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [7] : \$auto$bmuxmap.cc:84:execute$15906 [6];
  assign \$auto$bmuxmap.cc:84:execute$15939 [4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [9] : \$auto$bmuxmap.cc:84:execute$15906 [8];
  assign \$auto$bmuxmap.cc:84:execute$15939 [5] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [11] : \$auto$bmuxmap.cc:84:execute$15906 [10];
  assign \$auto$bmuxmap.cc:84:execute$15939 [6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [13] : \$auto$bmuxmap.cc:84:execute$15906 [12];
  assign \$auto$bmuxmap.cc:84:execute$15939 [7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [15] : \$auto$bmuxmap.cc:84:execute$15906 [14];
  assign \$auto$bmuxmap.cc:84:execute$15939 [8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [17] : \$auto$bmuxmap.cc:84:execute$15906 [16];
  assign \$auto$bmuxmap.cc:84:execute$15939 [9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [19] : \$auto$bmuxmap.cc:84:execute$15906 [18];
  assign \$auto$bmuxmap.cc:84:execute$15939 [10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [21] : \$auto$bmuxmap.cc:84:execute$15906 [20];
  assign \$auto$bmuxmap.cc:84:execute$15939 [11] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [23] : \$auto$bmuxmap.cc:84:execute$15906 [22];
  assign \$auto$bmuxmap.cc:84:execute$15939 [12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [25] : \$auto$bmuxmap.cc:84:execute$15906 [24];
  assign \$auto$bmuxmap.cc:84:execute$15939 [13] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [27] : \$auto$bmuxmap.cc:84:execute$15906 [26];
  assign \$auto$bmuxmap.cc:84:execute$15939 [14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [29] : \$auto$bmuxmap.cc:84:execute$15906 [28];
  assign \$auto$bmuxmap.cc:84:execute$15939 [15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15906 [31] : \$auto$bmuxmap.cc:84:execute$15906 [30];
  assign \$auto$bmuxmap.cc:84:execute$15956 [0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15939 [1] : \$auto$bmuxmap.cc:84:execute$15939 [0];
  assign \$auto$bmuxmap.cc:84:execute$15956 [1] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15939 [3] : \$auto$bmuxmap.cc:84:execute$15939 [2];
  assign \$auto$bmuxmap.cc:84:execute$15956 [2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15939 [5] : \$auto$bmuxmap.cc:84:execute$15939 [4];
  assign \$auto$bmuxmap.cc:84:execute$15956 [3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15939 [7] : \$auto$bmuxmap.cc:84:execute$15939 [6];
  assign \$auto$bmuxmap.cc:84:execute$15956 [4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15939 [9] : \$auto$bmuxmap.cc:84:execute$15939 [8];
  assign \$auto$bmuxmap.cc:84:execute$15956 [5] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15939 [11] : \$auto$bmuxmap.cc:84:execute$15939 [10];
  assign \$auto$bmuxmap.cc:84:execute$15956 [6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15939 [13] : \$auto$bmuxmap.cc:84:execute$15939 [12];
  assign \$auto$bmuxmap.cc:84:execute$15956 [7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15939 [15] : \$auto$bmuxmap.cc:84:execute$15939 [14];
  assign \$auto$bmuxmap.cc:84:execute$15965 [0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15956 [1] : \$auto$bmuxmap.cc:84:execute$15956 [0];
  assign \$auto$bmuxmap.cc:84:execute$15965 [1] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15956 [3] : \$auto$bmuxmap.cc:84:execute$15956 [2];
  assign \$auto$bmuxmap.cc:84:execute$15965 [2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15956 [5] : \$auto$bmuxmap.cc:84:execute$15956 [4];
  assign \$auto$bmuxmap.cc:84:execute$15965 [3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15956 [7] : \$auto$bmuxmap.cc:84:execute$15956 [6];
  assign \$auto$bmuxmap.cc:84:execute$15970 [0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15965 [1] : \$auto$bmuxmap.cc:84:execute$15965 [0];
  assign \$auto$bmuxmap.cc:84:execute$15970 [1] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15965 [3] : \$auto$bmuxmap.cc:84:execute$15965 [2];
  assign \$auto$bmuxmap.cc:84:execute$15973  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15970 [1] : \$auto$bmuxmap.cc:84:execute$15970 [0];
  assign \$auto$bmuxmap.cc:84:execute$15975 [0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [1] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [5] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [11] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [13] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [17] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [19] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [23] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [25] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [29] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$15975 [31] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16008 [0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [1] : \$auto$bmuxmap.cc:84:execute$15975 [0];
  assign \$auto$bmuxmap.cc:84:execute$16008 [1] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [3] : \$auto$bmuxmap.cc:84:execute$15975 [2];
  assign \$auto$bmuxmap.cc:84:execute$16008 [2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [5] : \$auto$bmuxmap.cc:84:execute$15975 [4];
  assign \$auto$bmuxmap.cc:84:execute$16008 [3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [7] : \$auto$bmuxmap.cc:84:execute$15975 [6];
  assign \$auto$bmuxmap.cc:84:execute$16008 [4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [9] : \$auto$bmuxmap.cc:84:execute$15975 [8];
  assign \$auto$bmuxmap.cc:84:execute$16008 [5] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [11] : \$auto$bmuxmap.cc:84:execute$15975 [10];
  assign \$auto$bmuxmap.cc:84:execute$16008 [6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [13] : \$auto$bmuxmap.cc:84:execute$15975 [12];
  assign \$auto$bmuxmap.cc:84:execute$16008 [7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [15] : \$auto$bmuxmap.cc:84:execute$15975 [14];
  assign \$auto$bmuxmap.cc:84:execute$16008 [8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [17] : \$auto$bmuxmap.cc:84:execute$15975 [16];
  assign \$auto$bmuxmap.cc:84:execute$16008 [9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [19] : \$auto$bmuxmap.cc:84:execute$15975 [18];
  assign \$auto$bmuxmap.cc:84:execute$16008 [10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [21] : \$auto$bmuxmap.cc:84:execute$15975 [20];
  assign \$auto$bmuxmap.cc:84:execute$16008 [11] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [23] : \$auto$bmuxmap.cc:84:execute$15975 [22];
  assign \$auto$bmuxmap.cc:84:execute$16008 [12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [25] : \$auto$bmuxmap.cc:84:execute$15975 [24];
  assign \$auto$bmuxmap.cc:84:execute$16008 [13] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [27] : \$auto$bmuxmap.cc:84:execute$15975 [26];
  assign \$auto$bmuxmap.cc:84:execute$16008 [14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [29] : \$auto$bmuxmap.cc:84:execute$15975 [28];
  assign \$auto$bmuxmap.cc:84:execute$16008 [15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$15975 [31] : \$auto$bmuxmap.cc:84:execute$15975 [30];
  assign \$auto$bmuxmap.cc:84:execute$16025 [0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16008 [1] : \$auto$bmuxmap.cc:84:execute$16008 [0];
  assign \$auto$bmuxmap.cc:84:execute$16025 [1] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16008 [3] : \$auto$bmuxmap.cc:84:execute$16008 [2];
  assign \$auto$bmuxmap.cc:84:execute$16025 [2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16008 [5] : \$auto$bmuxmap.cc:84:execute$16008 [4];
  assign \$auto$bmuxmap.cc:84:execute$16025 [3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16008 [7] : \$auto$bmuxmap.cc:84:execute$16008 [6];
  assign \$auto$bmuxmap.cc:84:execute$16025 [4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16008 [9] : \$auto$bmuxmap.cc:84:execute$16008 [8];
  assign \$auto$bmuxmap.cc:84:execute$16025 [5] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16008 [11] : \$auto$bmuxmap.cc:84:execute$16008 [10];
  assign \$auto$bmuxmap.cc:84:execute$16025 [6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16008 [13] : \$auto$bmuxmap.cc:84:execute$16008 [12];
  assign \$auto$bmuxmap.cc:84:execute$16025 [7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16008 [15] : \$auto$bmuxmap.cc:84:execute$16008 [14];
  assign \$auto$bmuxmap.cc:84:execute$16034 [0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16025 [1] : \$auto$bmuxmap.cc:84:execute$16025 [0];
  assign \$auto$bmuxmap.cc:84:execute$16034 [1] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16025 [3] : \$auto$bmuxmap.cc:84:execute$16025 [2];
  assign \$auto$bmuxmap.cc:84:execute$16034 [2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16025 [5] : \$auto$bmuxmap.cc:84:execute$16025 [4];
  assign \$auto$bmuxmap.cc:84:execute$16034 [3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16025 [7] : \$auto$bmuxmap.cc:84:execute$16025 [6];
  assign \$auto$bmuxmap.cc:84:execute$16039 [0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16034 [1] : \$auto$bmuxmap.cc:84:execute$16034 [0];
  assign \$auto$bmuxmap.cc:84:execute$16039 [1] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16034 [3] : \$auto$bmuxmap.cc:84:execute$16034 [2];
  assign \$auto$bmuxmap.cc:84:execute$16042  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16039 [1] : \$auto$bmuxmap.cc:84:execute$16039 [0];
  assign \$auto$bmuxmap.cc:84:execute$16044 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2398.11-2403.18" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16044 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2398.11-2403.18" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16047  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2398.11-2403.18" *) \$auto$bmuxmap.cc:84:execute$16044 [1] : \$auto$bmuxmap.cc:84:execute$16044 [0];
  assign \$auto$bmuxmap.cc:84:execute$16049 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16049 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16049 [2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16049 [3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16054 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16049 [1] : \$auto$bmuxmap.cc:84:execute$16049 [0];
  assign \$auto$bmuxmap.cc:84:execute$16054 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16049 [3] : \$auto$bmuxmap.cc:84:execute$16049 [2];
  assign \$auto$bmuxmap.cc:84:execute$16057  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16054 [1] : \$auto$bmuxmap.cc:84:execute$16054 [0];
  assign \$auto$bmuxmap.cc:84:execute$16059 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16059 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16062  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16059 [1] : \$auto$bmuxmap.cc:84:execute$16059 [0];
  assign \$auto$bmuxmap.cc:84:execute$16064 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16064 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16064 [2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16064 [3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16069 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16064 [1] : \$auto$bmuxmap.cc:84:execute$16064 [0];
  assign \$auto$bmuxmap.cc:84:execute$16069 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16064 [3] : \$auto$bmuxmap.cc:84:execute$16064 [2];
  assign \$auto$bmuxmap.cc:84:execute$16072  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16069 [1] : \$auto$bmuxmap.cc:84:execute$16069 [0];
  assign \$auto$bmuxmap.cc:84:execute$16074 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:579.9-603.16" *) \$verific$n83$10432  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16074 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:579.9-603.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16074 [2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:579.9-603.16" *) \$verific$n101$10434  : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16074 [3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:579.9-603.16" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16079 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:579.9-603.16" *) \$auto$bmuxmap.cc:84:execute$16074 [1] : \$auto$bmuxmap.cc:84:execute$16074 [0];
  assign \$auto$bmuxmap.cc:84:execute$16079 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:579.9-603.16" *) \$auto$bmuxmap.cc:84:execute$16074 [3] : \$auto$bmuxmap.cc:84:execute$16074 [2];
  assign \$auto$bmuxmap.cc:84:execute$16082  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:579.9-603.16" *) \$auto$bmuxmap.cc:84:execute$16079 [1] : \$auto$bmuxmap.cc:84:execute$16079 [0];
  assign \$auto$bmuxmap.cc:84:execute$16084 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16084 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16087  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16084 [1] : \$auto$bmuxmap.cc:84:execute$16084 [0];
  assign \$auto$bmuxmap.cc:84:execute$16089 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16089 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16089 [2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16089 [3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16094 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16089 [1] : \$auto$bmuxmap.cc:84:execute$16089 [0];
  assign \$auto$bmuxmap.cc:84:execute$16094 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16089 [3] : \$auto$bmuxmap.cc:84:execute$16089 [2];
  assign \$auto$bmuxmap.cc:84:execute$16097  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16094 [1] : \$auto$bmuxmap.cc:84:execute$16094 [0];
  assign \$auto$bmuxmap.cc:84:execute$16099 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16099 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16099 [2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16099 [3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16104 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16099 [1] : \$auto$bmuxmap.cc:84:execute$16099 [0];
  assign \$auto$bmuxmap.cc:84:execute$16104 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16099 [3] : \$auto$bmuxmap.cc:84:execute$16099 [2];
  assign \$auto$bmuxmap.cc:84:execute$16107  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16104 [1] : \$auto$bmuxmap.cc:84:execute$16104 [0];
  assign \$auto$bmuxmap.cc:84:execute$16109 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16109 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16109 [2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16109 [3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16114 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16109 [1] : \$auto$bmuxmap.cc:84:execute$16109 [0];
  assign \$auto$bmuxmap.cc:84:execute$16114 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16109 [3] : \$auto$bmuxmap.cc:84:execute$16109 [2];
  assign \$auto$bmuxmap.cc:84:execute$16117  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16114 [1] : \$auto$bmuxmap.cc:84:execute$16114 [0];
  assign \$auto$bmuxmap.cc:84:execute$16119 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16119 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16119 [2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16119 [3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16124 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16119 [1] : \$auto$bmuxmap.cc:84:execute$16119 [0];
  assign \$auto$bmuxmap.cc:84:execute$16124 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16119 [3] : \$auto$bmuxmap.cc:84:execute$16119 [2];
  assign \$auto$bmuxmap.cc:84:execute$16127  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16124 [1] : \$auto$bmuxmap.cc:84:execute$16124 [0];
  assign \$auto$bmuxmap.cc:84:execute$16129 [0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16129 [1] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16129 [2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16129 [3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16134 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16129 [1] : \$auto$bmuxmap.cc:84:execute$16129 [0];
  assign \$auto$bmuxmap.cc:84:execute$16134 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16129 [3] : \$auto$bmuxmap.cc:84:execute$16129 [2];
  assign \$auto$bmuxmap.cc:84:execute$16137  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16134 [1] : \$auto$bmuxmap.cc:84:execute$16134 [0];
  assign \$auto$bmuxmap.cc:84:execute$16139 [0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16139 [1] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16142  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16139 [1] : \$auto$bmuxmap.cc:84:execute$16139 [0];
  assign \$auto$bmuxmap.cc:84:execute$16144 [3:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 4'h0 : 4'h0;
  assign \$auto$bmuxmap.cc:84:execute$16144 [7:4] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 4'hb : 4'hb;
  assign \$auto$bmuxmap.cc:84:execute$16144 [11:8] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 4'h0 : 4'h0;
  assign \$auto$bmuxmap.cc:84:execute$16144 [15:12] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 4'h0 : 4'h0;
  assign \$auto$bmuxmap.cc:84:execute$16149 [3:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16144 [7:4] : \$auto$bmuxmap.cc:84:execute$16144 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16149 [7:4] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16144 [15:12] : \$auto$bmuxmap.cc:84:execute$16144 [11:8];
  assign \$auto$bmuxmap.cc:84:execute$16152  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16149 [7:4] : \$auto$bmuxmap.cc:84:execute$16149 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16154 [1:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) 2'h1 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16154 [3:2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16157  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:428.9-437.16" *) \$auto$bmuxmap.cc:84:execute$16154 [3:2] : \$auto$bmuxmap.cc:84:execute$16154 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16159 [6:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16159 [13:7] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$verific$n414$10690  : \$verific$n394$10689 ;
  assign \$auto$bmuxmap.cc:84:execute$16162  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$16159 [13:7] : \$auto$bmuxmap.cc:84:execute$16159 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16164 [1:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16164 [3:2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 2'h1 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16167  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$16164 [3:2] : \$auto$bmuxmap.cc:84:execute$16164 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16169 [1:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 2'h1 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16169 [3:2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) { \$verific$n57$10420 , 1'h1 } : { \$verific$n57$10420 , 1'h1 };
  assign \$auto$bmuxmap.cc:84:execute$16172  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$16169 [3:2] : \$auto$bmuxmap.cc:84:execute$16169 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16174 [2:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$16174 [5:3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) { instr_rdata_i[30], 2'h0 } : { instr_rdata_i[30], 2'h0 };
  assign \$auto$bmuxmap.cc:84:execute$16177  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$16174 [5:3] : \$auto$bmuxmap.cc:84:execute$16174 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16179 [2:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$16179 [5:3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) { 1'h0, instr_rdata_i[30], instr_rdata_i[30] } : { 1'h0, instr_rdata_i[30], instr_rdata_i[30] };
  assign \$auto$bmuxmap.cc:84:execute$16182  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$16179 [5:3] : \$auto$bmuxmap.cc:84:execute$16179 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16184 [1:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) { instr_rdata_i[31], instr_rdata_i[31] } : { instr_rdata_i[31], instr_rdata_i[31] };
  assign \$auto$bmuxmap.cc:84:execute$16184 [3:2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16187  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$16184 [3:2] : \$auto$bmuxmap.cc:84:execute$16184 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16189 [2:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) { 2'h1, instr_rdata_i[14] } : { 2'h1, instr_rdata_i[14] };
  assign \$auto$bmuxmap.cc:84:execute$16189 [5:3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) 3'h2 : 3'h2;
  assign \$auto$bmuxmap.cc:84:execute$16192  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) \$auto$bmuxmap.cc:84:execute$16189 [5:3] : \$auto$bmuxmap.cc:84:execute$16189 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16194 [6:0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h0c : 7'h18;
  assign \$auto$bmuxmap.cc:84:execute$16194 [13:7] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h0d : 7'h19;
  assign \$auto$bmuxmap.cc:84:execute$16194 [20:14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h08 : 7'h18;
  assign \$auto$bmuxmap.cc:84:execute$16194 [27:21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h0a : 7'h1a;
  assign \$auto$bmuxmap.cc:84:execute$16194 [34:28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h00 : 7'h10;
  assign \$auto$bmuxmap.cc:84:execute$16194 [41:35] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h04 : 7'h11;
  assign \$auto$bmuxmap.cc:84:execute$16194 [48:42] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h09 : 7'h12;
  assign \$auto$bmuxmap.cc:84:execute$16194 [55:49] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h0b : 7'h13;
  assign \$auto$bmuxmap.cc:84:execute$16194 [62:56] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h01 : 7'h25;
  assign \$auto$bmuxmap.cc:84:execute$16194 [69:63] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h05 : 7'h24;
  assign \$auto$bmuxmap.cc:84:execute$16194 [76:70] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h27;
  assign \$auto$bmuxmap.cc:84:execute$16194 [83:77] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h14 : 7'h2e;
  assign \$auto$bmuxmap.cc:84:execute$16194 [90:84] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h19 : 7'h2f;
  assign \$auto$bmuxmap.cc:84:execute$16194 [97:91] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h19 : 7'h15;
  assign \$auto$bmuxmap.cc:84:execute$16194 [104:98] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h18 : 7'h14;
  assign \$auto$bmuxmap.cc:84:execute$16194 [111:105] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h3e;
  assign \$auto$bmuxmap.cc:84:execute$16194 [118:112] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16194 [125:119] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16194 [132:126] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h3f;
  assign \$auto$bmuxmap.cc:84:execute$16194 [139:133] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16194 [146:140] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16194 [153:147] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16194 [160:154] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h2d;
  assign \$auto$bmuxmap.cc:84:execute$16194 [167:161] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16194 [174:168] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h3a;
  assign \$auto$bmuxmap.cc:84:execute$16194 [181:175] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h3b;
  assign \$auto$bmuxmap.cc:84:execute$16194 [188:182] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : { 6'h1c, instr_rdata_i[25] };
  assign \$auto$bmuxmap.cc:84:execute$16194 [195:189] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h39;
  assign \$auto$bmuxmap.cc:84:execute$16194 [202:196] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h38;
  assign \$auto$bmuxmap.cc:84:execute$16194 [209:203] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h3a;
  assign \$auto$bmuxmap.cc:84:execute$16194 [216:210] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h3a;
  assign \$auto$bmuxmap.cc:84:execute$16194 [223:217] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 7'h03 : 7'h3a;
  assign \$auto$bmuxmap.cc:84:execute$16227 [6:0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [13:7] : \$auto$bmuxmap.cc:84:execute$16194 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16227 [13:7] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [27:21] : \$auto$bmuxmap.cc:84:execute$16194 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$16227 [20:14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [41:35] : \$auto$bmuxmap.cc:84:execute$16194 [34:28];
  assign \$auto$bmuxmap.cc:84:execute$16227 [27:21] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [55:49] : \$auto$bmuxmap.cc:84:execute$16194 [48:42];
  assign \$auto$bmuxmap.cc:84:execute$16227 [34:28] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [69:63] : \$auto$bmuxmap.cc:84:execute$16194 [62:56];
  assign \$auto$bmuxmap.cc:84:execute$16227 [41:35] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [83:77] : \$auto$bmuxmap.cc:84:execute$16194 [76:70];
  assign \$auto$bmuxmap.cc:84:execute$16227 [48:42] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [97:91] : \$auto$bmuxmap.cc:84:execute$16194 [90:84];
  assign \$auto$bmuxmap.cc:84:execute$16227 [55:49] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [111:105] : \$auto$bmuxmap.cc:84:execute$16194 [104:98];
  assign \$auto$bmuxmap.cc:84:execute$16227 [62:56] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [125:119] : \$auto$bmuxmap.cc:84:execute$16194 [118:112];
  assign \$auto$bmuxmap.cc:84:execute$16227 [69:63] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [139:133] : \$auto$bmuxmap.cc:84:execute$16194 [132:126];
  assign \$auto$bmuxmap.cc:84:execute$16227 [76:70] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [153:147] : \$auto$bmuxmap.cc:84:execute$16194 [146:140];
  assign \$auto$bmuxmap.cc:84:execute$16227 [83:77] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [167:161] : \$auto$bmuxmap.cc:84:execute$16194 [160:154];
  assign \$auto$bmuxmap.cc:84:execute$16227 [90:84] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [181:175] : \$auto$bmuxmap.cc:84:execute$16194 [174:168];
  assign \$auto$bmuxmap.cc:84:execute$16227 [97:91] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [195:189] : \$auto$bmuxmap.cc:84:execute$16194 [188:182];
  assign \$auto$bmuxmap.cc:84:execute$16227 [104:98] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [209:203] : \$auto$bmuxmap.cc:84:execute$16194 [202:196];
  assign \$auto$bmuxmap.cc:84:execute$16227 [111:105] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16194 [223:217] : \$auto$bmuxmap.cc:84:execute$16194 [216:210];
  assign \$auto$bmuxmap.cc:84:execute$16244 [6:0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16227 [13:7] : \$auto$bmuxmap.cc:84:execute$16227 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16244 [13:7] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16227 [27:21] : \$auto$bmuxmap.cc:84:execute$16227 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$16244 [20:14] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16227 [41:35] : \$auto$bmuxmap.cc:84:execute$16227 [34:28];
  assign \$auto$bmuxmap.cc:84:execute$16244 [27:21] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16227 [55:49] : \$auto$bmuxmap.cc:84:execute$16227 [48:42];
  assign \$auto$bmuxmap.cc:84:execute$16244 [34:28] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16227 [69:63] : \$auto$bmuxmap.cc:84:execute$16227 [62:56];
  assign \$auto$bmuxmap.cc:84:execute$16244 [41:35] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16227 [83:77] : \$auto$bmuxmap.cc:84:execute$16227 [76:70];
  assign \$auto$bmuxmap.cc:84:execute$16244 [48:42] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16227 [97:91] : \$auto$bmuxmap.cc:84:execute$16227 [90:84];
  assign \$auto$bmuxmap.cc:84:execute$16244 [55:49] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16227 [111:105] : \$auto$bmuxmap.cc:84:execute$16227 [104:98];
  assign \$auto$bmuxmap.cc:84:execute$16253 [6:0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16244 [13:7] : \$auto$bmuxmap.cc:84:execute$16244 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16253 [13:7] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16244 [27:21] : \$auto$bmuxmap.cc:84:execute$16244 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$16253 [20:14] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16244 [41:35] : \$auto$bmuxmap.cc:84:execute$16244 [34:28];
  assign \$auto$bmuxmap.cc:84:execute$16253 [27:21] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16244 [55:49] : \$auto$bmuxmap.cc:84:execute$16244 [48:42];
  assign \$auto$bmuxmap.cc:84:execute$16258 [6:0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16253 [13:7] : \$auto$bmuxmap.cc:84:execute$16253 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16258 [13:7] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16253 [27:21] : \$auto$bmuxmap.cc:84:execute$16253 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$16261  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16258 [13:7] : \$auto$bmuxmap.cc:84:execute$16258 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16263 [3:0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [7:4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [11:8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [15:12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h7;
  assign \$auto$bmuxmap.cc:84:execute$16263 [19:16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [23:20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h7;
  assign \$auto$bmuxmap.cc:84:execute$16263 [27:24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h7 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [31:28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h7 : 4'h7;
  assign \$auto$bmuxmap.cc:84:execute$16263 [35:32] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h7 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [39:36] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h7 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [43:40] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [47:44] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [51:48] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [55:52] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [59:56] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [63:60] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [67:64] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h7;
  assign \$auto$bmuxmap.cc:84:execute$16263 [71:68] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [75:72] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [79:76] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [83:80] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h7;
  assign \$auto$bmuxmap.cc:84:execute$16263 [87:84] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [91:88] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [95:92] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [99:96] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h8;
  assign \$auto$bmuxmap.cc:84:execute$16263 [103:100] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [107:104] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [111:108] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [115:112] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h6;
  assign \$auto$bmuxmap.cc:84:execute$16263 [119:116] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h8;
  assign \$auto$bmuxmap.cc:84:execute$16263 [123:120] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h8;
  assign \$auto$bmuxmap.cc:84:execute$16263 [127:124] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 4'h6 : 4'h8;
  assign \$auto$bmuxmap.cc:84:execute$16296 [3:0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [7:4] : \$auto$bmuxmap.cc:84:execute$16263 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16296 [7:4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [15:12] : \$auto$bmuxmap.cc:84:execute$16263 [11:8];
  assign \$auto$bmuxmap.cc:84:execute$16296 [11:8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [23:20] : \$auto$bmuxmap.cc:84:execute$16263 [19:16];
  assign \$auto$bmuxmap.cc:84:execute$16296 [15:12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [31:28] : \$auto$bmuxmap.cc:84:execute$16263 [27:24];
  assign \$auto$bmuxmap.cc:84:execute$16296 [19:16] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [39:36] : \$auto$bmuxmap.cc:84:execute$16263 [35:32];
  assign \$auto$bmuxmap.cc:84:execute$16296 [23:20] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [47:44] : \$auto$bmuxmap.cc:84:execute$16263 [43:40];
  assign \$auto$bmuxmap.cc:84:execute$16296 [27:24] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [55:52] : \$auto$bmuxmap.cc:84:execute$16263 [51:48];
  assign \$auto$bmuxmap.cc:84:execute$16296 [31:28] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [63:60] : \$auto$bmuxmap.cc:84:execute$16263 [59:56];
  assign \$auto$bmuxmap.cc:84:execute$16296 [35:32] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [71:68] : \$auto$bmuxmap.cc:84:execute$16263 [67:64];
  assign \$auto$bmuxmap.cc:84:execute$16296 [39:36] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [79:76] : \$auto$bmuxmap.cc:84:execute$16263 [75:72];
  assign \$auto$bmuxmap.cc:84:execute$16296 [43:40] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [87:84] : \$auto$bmuxmap.cc:84:execute$16263 [83:80];
  assign \$auto$bmuxmap.cc:84:execute$16296 [47:44] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [95:92] : \$auto$bmuxmap.cc:84:execute$16263 [91:88];
  assign \$auto$bmuxmap.cc:84:execute$16296 [51:48] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [103:100] : \$auto$bmuxmap.cc:84:execute$16263 [99:96];
  assign \$auto$bmuxmap.cc:84:execute$16296 [55:52] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [111:108] : \$auto$bmuxmap.cc:84:execute$16263 [107:104];
  assign \$auto$bmuxmap.cc:84:execute$16296 [59:56] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [119:116] : \$auto$bmuxmap.cc:84:execute$16263 [115:112];
  assign \$auto$bmuxmap.cc:84:execute$16296 [63:60] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16263 [127:124] : \$auto$bmuxmap.cc:84:execute$16263 [123:120];
  assign \$auto$bmuxmap.cc:84:execute$16313 [3:0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16296 [7:4] : \$auto$bmuxmap.cc:84:execute$16296 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16313 [7:4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16296 [15:12] : \$auto$bmuxmap.cc:84:execute$16296 [11:8];
  assign \$auto$bmuxmap.cc:84:execute$16313 [11:8] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16296 [23:20] : \$auto$bmuxmap.cc:84:execute$16296 [19:16];
  assign \$auto$bmuxmap.cc:84:execute$16313 [15:12] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16296 [31:28] : \$auto$bmuxmap.cc:84:execute$16296 [27:24];
  assign \$auto$bmuxmap.cc:84:execute$16313 [19:16] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16296 [39:36] : \$auto$bmuxmap.cc:84:execute$16296 [35:32];
  assign \$auto$bmuxmap.cc:84:execute$16313 [23:20] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16296 [47:44] : \$auto$bmuxmap.cc:84:execute$16296 [43:40];
  assign \$auto$bmuxmap.cc:84:execute$16313 [27:24] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16296 [55:52] : \$auto$bmuxmap.cc:84:execute$16296 [51:48];
  assign \$auto$bmuxmap.cc:84:execute$16313 [31:28] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16296 [63:60] : \$auto$bmuxmap.cc:84:execute$16296 [59:56];
  assign \$auto$bmuxmap.cc:84:execute$16322 [3:0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16313 [7:4] : \$auto$bmuxmap.cc:84:execute$16313 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16322 [7:4] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16313 [15:12] : \$auto$bmuxmap.cc:84:execute$16313 [11:8];
  assign \$auto$bmuxmap.cc:84:execute$16322 [11:8] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16313 [23:20] : \$auto$bmuxmap.cc:84:execute$16313 [19:16];
  assign \$auto$bmuxmap.cc:84:execute$16322 [15:12] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16313 [31:28] : \$auto$bmuxmap.cc:84:execute$16313 [27:24];
  assign \$auto$bmuxmap.cc:84:execute$16327 [3:0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16322 [7:4] : \$auto$bmuxmap.cc:84:execute$16322 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16327 [7:4] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16322 [15:12] : \$auto$bmuxmap.cc:84:execute$16322 [11:8];
  assign \$auto$bmuxmap.cc:84:execute$16330  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16327 [7:4] : \$auto$bmuxmap.cc:84:execute$16327 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16332 [1:0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [3:2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [5:4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [7:6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [9:8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [11:10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [13:12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [15:14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [17:16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [19:18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [21:20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h1 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [23:22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [25:24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [27:26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [29:28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [31:30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [33:32] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [35:34] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [37:36] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [39:38] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [41:40] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16332 [43:42] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16332 [45:44] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16332 [47:46] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16332 [49:48] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [51:50] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16332 [53:52] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [55:54] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16332 [57:56] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16332 [59:58] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [61:60] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16332 [63:62] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16365 [1:0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [3:2] : \$auto$bmuxmap.cc:84:execute$16332 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16365 [3:2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [7:6] : \$auto$bmuxmap.cc:84:execute$16332 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16365 [5:4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [11:10] : \$auto$bmuxmap.cc:84:execute$16332 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16365 [7:6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [15:14] : \$auto$bmuxmap.cc:84:execute$16332 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16365 [9:8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [19:18] : \$auto$bmuxmap.cc:84:execute$16332 [17:16];
  assign \$auto$bmuxmap.cc:84:execute$16365 [11:10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [23:22] : \$auto$bmuxmap.cc:84:execute$16332 [21:20];
  assign \$auto$bmuxmap.cc:84:execute$16365 [13:12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [27:26] : \$auto$bmuxmap.cc:84:execute$16332 [25:24];
  assign \$auto$bmuxmap.cc:84:execute$16365 [15:14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [31:30] : \$auto$bmuxmap.cc:84:execute$16332 [29:28];
  assign \$auto$bmuxmap.cc:84:execute$16365 [17:16] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [35:34] : \$auto$bmuxmap.cc:84:execute$16332 [33:32];
  assign \$auto$bmuxmap.cc:84:execute$16365 [19:18] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [39:38] : \$auto$bmuxmap.cc:84:execute$16332 [37:36];
  assign \$auto$bmuxmap.cc:84:execute$16365 [21:20] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [43:42] : \$auto$bmuxmap.cc:84:execute$16332 [41:40];
  assign \$auto$bmuxmap.cc:84:execute$16365 [23:22] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [47:46] : \$auto$bmuxmap.cc:84:execute$16332 [45:44];
  assign \$auto$bmuxmap.cc:84:execute$16365 [25:24] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [51:50] : \$auto$bmuxmap.cc:84:execute$16332 [49:48];
  assign \$auto$bmuxmap.cc:84:execute$16365 [27:26] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [55:54] : \$auto$bmuxmap.cc:84:execute$16332 [53:52];
  assign \$auto$bmuxmap.cc:84:execute$16365 [29:28] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [59:58] : \$auto$bmuxmap.cc:84:execute$16332 [57:56];
  assign \$auto$bmuxmap.cc:84:execute$16365 [31:30] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16332 [63:62] : \$auto$bmuxmap.cc:84:execute$16332 [61:60];
  assign \$auto$bmuxmap.cc:84:execute$16382 [1:0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16365 [3:2] : \$auto$bmuxmap.cc:84:execute$16365 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16382 [3:2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16365 [7:6] : \$auto$bmuxmap.cc:84:execute$16365 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16382 [5:4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16365 [11:10] : \$auto$bmuxmap.cc:84:execute$16365 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16382 [7:6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16365 [15:14] : \$auto$bmuxmap.cc:84:execute$16365 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16382 [9:8] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16365 [19:18] : \$auto$bmuxmap.cc:84:execute$16365 [17:16];
  assign \$auto$bmuxmap.cc:84:execute$16382 [11:10] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16365 [23:22] : \$auto$bmuxmap.cc:84:execute$16365 [21:20];
  assign \$auto$bmuxmap.cc:84:execute$16382 [13:12] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16365 [27:26] : \$auto$bmuxmap.cc:84:execute$16365 [25:24];
  assign \$auto$bmuxmap.cc:84:execute$16382 [15:14] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16365 [31:30] : \$auto$bmuxmap.cc:84:execute$16365 [29:28];
  assign \$auto$bmuxmap.cc:84:execute$16391 [1:0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16382 [3:2] : \$auto$bmuxmap.cc:84:execute$16382 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16391 [3:2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16382 [7:6] : \$auto$bmuxmap.cc:84:execute$16382 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16391 [5:4] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16382 [11:10] : \$auto$bmuxmap.cc:84:execute$16382 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16391 [7:6] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16382 [15:14] : \$auto$bmuxmap.cc:84:execute$16382 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16396 [1:0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16391 [3:2] : \$auto$bmuxmap.cc:84:execute$16391 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16396 [3:2] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16391 [7:6] : \$auto$bmuxmap.cc:84:execute$16391 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16399  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16396 [3:2] : \$auto$bmuxmap.cc:84:execute$16396 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16401 [1:0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [3:2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [5:4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [7:6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [9:8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [11:10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [13:12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [15:14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [17:16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [19:18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [21:20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h3 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [23:22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [25:24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [27:26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [29:28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [31:30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [33:32] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [35:34] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16401 [37:36] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [39:38] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16401 [41:40] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [43:42] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16401 [45:44] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [47:46] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16401 [49:48] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [51:50] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [53:52] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [55:54] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [57:56] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [59:58] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [61:60] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16401 [63:62] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16434 [1:0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [3:2] : \$auto$bmuxmap.cc:84:execute$16401 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16434 [3:2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [7:6] : \$auto$bmuxmap.cc:84:execute$16401 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16434 [5:4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [11:10] : \$auto$bmuxmap.cc:84:execute$16401 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16434 [7:6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [15:14] : \$auto$bmuxmap.cc:84:execute$16401 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16434 [9:8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [19:18] : \$auto$bmuxmap.cc:84:execute$16401 [17:16];
  assign \$auto$bmuxmap.cc:84:execute$16434 [11:10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [23:22] : \$auto$bmuxmap.cc:84:execute$16401 [21:20];
  assign \$auto$bmuxmap.cc:84:execute$16434 [13:12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [27:26] : \$auto$bmuxmap.cc:84:execute$16401 [25:24];
  assign \$auto$bmuxmap.cc:84:execute$16434 [15:14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [31:30] : \$auto$bmuxmap.cc:84:execute$16401 [29:28];
  assign \$auto$bmuxmap.cc:84:execute$16434 [17:16] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [35:34] : \$auto$bmuxmap.cc:84:execute$16401 [33:32];
  assign \$auto$bmuxmap.cc:84:execute$16434 [19:18] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [39:38] : \$auto$bmuxmap.cc:84:execute$16401 [37:36];
  assign \$auto$bmuxmap.cc:84:execute$16434 [21:20] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [43:42] : \$auto$bmuxmap.cc:84:execute$16401 [41:40];
  assign \$auto$bmuxmap.cc:84:execute$16434 [23:22] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [47:46] : \$auto$bmuxmap.cc:84:execute$16401 [45:44];
  assign \$auto$bmuxmap.cc:84:execute$16434 [25:24] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [51:50] : \$auto$bmuxmap.cc:84:execute$16401 [49:48];
  assign \$auto$bmuxmap.cc:84:execute$16434 [27:26] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [55:54] : \$auto$bmuxmap.cc:84:execute$16401 [53:52];
  assign \$auto$bmuxmap.cc:84:execute$16434 [29:28] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [59:58] : \$auto$bmuxmap.cc:84:execute$16401 [57:56];
  assign \$auto$bmuxmap.cc:84:execute$16434 [31:30] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16401 [63:62] : \$auto$bmuxmap.cc:84:execute$16401 [61:60];
  assign \$auto$bmuxmap.cc:84:execute$16451 [1:0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16434 [3:2] : \$auto$bmuxmap.cc:84:execute$16434 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16451 [3:2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16434 [7:6] : \$auto$bmuxmap.cc:84:execute$16434 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16451 [5:4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16434 [11:10] : \$auto$bmuxmap.cc:84:execute$16434 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16451 [7:6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16434 [15:14] : \$auto$bmuxmap.cc:84:execute$16434 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16451 [9:8] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16434 [19:18] : \$auto$bmuxmap.cc:84:execute$16434 [17:16];
  assign \$auto$bmuxmap.cc:84:execute$16451 [11:10] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16434 [23:22] : \$auto$bmuxmap.cc:84:execute$16434 [21:20];
  assign \$auto$bmuxmap.cc:84:execute$16451 [13:12] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16434 [27:26] : \$auto$bmuxmap.cc:84:execute$16434 [25:24];
  assign \$auto$bmuxmap.cc:84:execute$16451 [15:14] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16434 [31:30] : \$auto$bmuxmap.cc:84:execute$16434 [29:28];
  assign \$auto$bmuxmap.cc:84:execute$16460 [1:0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16451 [3:2] : \$auto$bmuxmap.cc:84:execute$16451 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16460 [3:2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16451 [7:6] : \$auto$bmuxmap.cc:84:execute$16451 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16460 [5:4] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16451 [11:10] : \$auto$bmuxmap.cc:84:execute$16451 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16460 [7:6] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16451 [15:14] : \$auto$bmuxmap.cc:84:execute$16451 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16465 [1:0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16460 [3:2] : \$auto$bmuxmap.cc:84:execute$16460 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16465 [3:2] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16460 [7:6] : \$auto$bmuxmap.cc:84:execute$16460 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16468  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16465 [3:2] : \$auto$bmuxmap.cc:84:execute$16465 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16470 [2:0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [5:3] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [8:6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [11:9] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [14:12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [17:15] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [20:18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [23:21] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [26:24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [29:27] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [32:30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 3'h0 : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [35:33] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [38:36] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 3'h0 : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [41:39] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 3'h0 : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [44:42] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 3'h0 : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [47:45] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [50:48] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [53:51] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [56:54] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [59:57] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [62:60] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [65:63] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [68:66] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$16470 [71:69] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [74:72] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [77:75] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [80:78] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [83:81] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [86:84] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [89:87] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [92:90] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16470 [95:93] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) { 1'h0, \$verific$n476$10698  } : { 1'h0, \$verific$n476$10698  };
  assign \$auto$bmuxmap.cc:84:execute$16503 [2:0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [5:3] : \$auto$bmuxmap.cc:84:execute$16470 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16503 [5:3] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [11:9] : \$auto$bmuxmap.cc:84:execute$16470 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$16503 [8:6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [17:15] : \$auto$bmuxmap.cc:84:execute$16470 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$16503 [11:9] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [23:21] : \$auto$bmuxmap.cc:84:execute$16470 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$16503 [14:12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [29:27] : \$auto$bmuxmap.cc:84:execute$16470 [26:24];
  assign \$auto$bmuxmap.cc:84:execute$16503 [17:15] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [35:33] : \$auto$bmuxmap.cc:84:execute$16470 [32:30];
  assign \$auto$bmuxmap.cc:84:execute$16503 [20:18] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [41:39] : \$auto$bmuxmap.cc:84:execute$16470 [38:36];
  assign \$auto$bmuxmap.cc:84:execute$16503 [23:21] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [47:45] : \$auto$bmuxmap.cc:84:execute$16470 [44:42];
  assign \$auto$bmuxmap.cc:84:execute$16503 [26:24] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [53:51] : \$auto$bmuxmap.cc:84:execute$16470 [50:48];
  assign \$auto$bmuxmap.cc:84:execute$16503 [29:27] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [59:57] : \$auto$bmuxmap.cc:84:execute$16470 [56:54];
  assign \$auto$bmuxmap.cc:84:execute$16503 [32:30] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [65:63] : \$auto$bmuxmap.cc:84:execute$16470 [62:60];
  assign \$auto$bmuxmap.cc:84:execute$16503 [35:33] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [71:69] : \$auto$bmuxmap.cc:84:execute$16470 [68:66];
  assign \$auto$bmuxmap.cc:84:execute$16503 [38:36] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [77:75] : \$auto$bmuxmap.cc:84:execute$16470 [74:72];
  assign \$auto$bmuxmap.cc:84:execute$16503 [41:39] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [83:81] : \$auto$bmuxmap.cc:84:execute$16470 [80:78];
  assign \$auto$bmuxmap.cc:84:execute$16503 [44:42] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [89:87] : \$auto$bmuxmap.cc:84:execute$16470 [86:84];
  assign \$auto$bmuxmap.cc:84:execute$16503 [47:45] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16470 [95:93] : \$auto$bmuxmap.cc:84:execute$16470 [92:90];
  assign \$auto$bmuxmap.cc:84:execute$16520 [2:0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16503 [5:3] : \$auto$bmuxmap.cc:84:execute$16503 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16520 [5:3] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16503 [11:9] : \$auto$bmuxmap.cc:84:execute$16503 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$16520 [8:6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16503 [17:15] : \$auto$bmuxmap.cc:84:execute$16503 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$16520 [11:9] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16503 [23:21] : \$auto$bmuxmap.cc:84:execute$16503 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$16520 [14:12] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16503 [29:27] : \$auto$bmuxmap.cc:84:execute$16503 [26:24];
  assign \$auto$bmuxmap.cc:84:execute$16520 [17:15] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16503 [35:33] : \$auto$bmuxmap.cc:84:execute$16503 [32:30];
  assign \$auto$bmuxmap.cc:84:execute$16520 [20:18] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16503 [41:39] : \$auto$bmuxmap.cc:84:execute$16503 [38:36];
  assign \$auto$bmuxmap.cc:84:execute$16520 [23:21] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16503 [47:45] : \$auto$bmuxmap.cc:84:execute$16503 [44:42];
  assign \$auto$bmuxmap.cc:84:execute$16529 [2:0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16520 [5:3] : \$auto$bmuxmap.cc:84:execute$16520 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16529 [5:3] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16520 [11:9] : \$auto$bmuxmap.cc:84:execute$16520 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$16529 [8:6] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16520 [17:15] : \$auto$bmuxmap.cc:84:execute$16520 [14:12];
  assign \$auto$bmuxmap.cc:84:execute$16529 [11:9] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16520 [23:21] : \$auto$bmuxmap.cc:84:execute$16520 [20:18];
  assign \$auto$bmuxmap.cc:84:execute$16534 [2:0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16529 [5:3] : \$auto$bmuxmap.cc:84:execute$16529 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16534 [5:3] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16529 [11:9] : \$auto$bmuxmap.cc:84:execute$16529 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$16537  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16534 [5:3] : \$auto$bmuxmap.cc:84:execute$16534 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16539 [1:0] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [3:2] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [5:4] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16539 [7:6] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16539 [9:8] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [11:10] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [13:12] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [15:14] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [17:16] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [19:18] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [21:20] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [23:22] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [25:24] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [27:26] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [29:28] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [31:30] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [33:32] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [35:34] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [37:36] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [39:38] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [41:40] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [43:42] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [45:44] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [47:46] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [49:48] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [51:50] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [53:52] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [55:54] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [57:56] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [59:58] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [61:60] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16539 [63:62] = instr_rdata_i[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16572 [1:0] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [3:2] : \$auto$bmuxmap.cc:84:execute$16539 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16572 [3:2] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [7:6] : \$auto$bmuxmap.cc:84:execute$16539 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16572 [5:4] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [11:10] : \$auto$bmuxmap.cc:84:execute$16539 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16572 [7:6] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [15:14] : \$auto$bmuxmap.cc:84:execute$16539 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16572 [9:8] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [19:18] : \$auto$bmuxmap.cc:84:execute$16539 [17:16];
  assign \$auto$bmuxmap.cc:84:execute$16572 [11:10] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [23:22] : \$auto$bmuxmap.cc:84:execute$16539 [21:20];
  assign \$auto$bmuxmap.cc:84:execute$16572 [13:12] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [27:26] : \$auto$bmuxmap.cc:84:execute$16539 [25:24];
  assign \$auto$bmuxmap.cc:84:execute$16572 [15:14] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [31:30] : \$auto$bmuxmap.cc:84:execute$16539 [29:28];
  assign \$auto$bmuxmap.cc:84:execute$16572 [17:16] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [35:34] : \$auto$bmuxmap.cc:84:execute$16539 [33:32];
  assign \$auto$bmuxmap.cc:84:execute$16572 [19:18] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [39:38] : \$auto$bmuxmap.cc:84:execute$16539 [37:36];
  assign \$auto$bmuxmap.cc:84:execute$16572 [21:20] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [43:42] : \$auto$bmuxmap.cc:84:execute$16539 [41:40];
  assign \$auto$bmuxmap.cc:84:execute$16572 [23:22] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [47:46] : \$auto$bmuxmap.cc:84:execute$16539 [45:44];
  assign \$auto$bmuxmap.cc:84:execute$16572 [25:24] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [51:50] : \$auto$bmuxmap.cc:84:execute$16539 [49:48];
  assign \$auto$bmuxmap.cc:84:execute$16572 [27:26] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [55:54] : \$auto$bmuxmap.cc:84:execute$16539 [53:52];
  assign \$auto$bmuxmap.cc:84:execute$16572 [29:28] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [59:58] : \$auto$bmuxmap.cc:84:execute$16539 [57:56];
  assign \$auto$bmuxmap.cc:84:execute$16572 [31:30] = instr_rdata_i[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16539 [63:62] : \$auto$bmuxmap.cc:84:execute$16539 [61:60];
  assign \$auto$bmuxmap.cc:84:execute$16589 [1:0] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16572 [3:2] : \$auto$bmuxmap.cc:84:execute$16572 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16589 [3:2] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16572 [7:6] : \$auto$bmuxmap.cc:84:execute$16572 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16589 [5:4] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16572 [11:10] : \$auto$bmuxmap.cc:84:execute$16572 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16589 [7:6] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16572 [15:14] : \$auto$bmuxmap.cc:84:execute$16572 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16589 [9:8] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16572 [19:18] : \$auto$bmuxmap.cc:84:execute$16572 [17:16];
  assign \$auto$bmuxmap.cc:84:execute$16589 [11:10] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16572 [23:22] : \$auto$bmuxmap.cc:84:execute$16572 [21:20];
  assign \$auto$bmuxmap.cc:84:execute$16589 [13:12] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16572 [27:26] : \$auto$bmuxmap.cc:84:execute$16572 [25:24];
  assign \$auto$bmuxmap.cc:84:execute$16589 [15:14] = instr_rdata_i[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16572 [31:30] : \$auto$bmuxmap.cc:84:execute$16572 [29:28];
  assign \$auto$bmuxmap.cc:84:execute$16598 [1:0] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16589 [3:2] : \$auto$bmuxmap.cc:84:execute$16589 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16598 [3:2] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16589 [7:6] : \$auto$bmuxmap.cc:84:execute$16589 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16598 [5:4] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16589 [11:10] : \$auto$bmuxmap.cc:84:execute$16589 [9:8];
  assign \$auto$bmuxmap.cc:84:execute$16598 [7:6] = instr_rdata_i[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16589 [15:14] : \$auto$bmuxmap.cc:84:execute$16589 [13:12];
  assign \$auto$bmuxmap.cc:84:execute$16603 [1:0] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16598 [3:2] : \$auto$bmuxmap.cc:84:execute$16598 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16603 [3:2] = instr_rdata_i[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16598 [7:6] : \$auto$bmuxmap.cc:84:execute$16598 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16606  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2126.9-2297.16" *) \$auto$bmuxmap.cc:84:execute$16603 [3:2] : \$auto$bmuxmap.cc:84:execute$16603 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16608 [1:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2398.11-2403.18" *) 2'h1 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16608 [3:2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2398.11-2403.18" *) 2'h3 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16611  = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2398.11-2403.18" *) \$auto$bmuxmap.cc:84:execute$16608 [3:2] : \$auto$bmuxmap.cc:84:execute$16608 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16613 [2:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 3'h2 : 3'h1;
  assign \$auto$bmuxmap.cc:84:execute$16613 [5:3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 3'h4 : 3'h4;
  assign \$auto$bmuxmap.cc:84:execute$16613 [8:6] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 3'h7 : 3'h7;
  assign \$auto$bmuxmap.cc:84:execute$16613 [11:9] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$16618 [2:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16613 [5:3] : \$auto$bmuxmap.cc:84:execute$16613 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16618 [5:3] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16613 [11:9] : \$auto$bmuxmap.cc:84:execute$16613 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$16621  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2435.9-2481.16" *) \$auto$bmuxmap.cc:84:execute$16618 [5:3] : \$auto$bmuxmap.cc:84:execute$16618 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16623 [13:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 14'h06a7 : 14'h0618;
  assign \$auto$bmuxmap.cc:84:execute$16623 [27:14] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 14'h0683 : 14'h0602;
  assign \$auto$bmuxmap.cc:84:execute$16623 [41:28] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) { 8'h14, \$verific$n94$10650  } : 14'h002f;
  assign \$auto$bmuxmap.cc:84:execute$16623 [55:42] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 14'h0595 : 14'h00ae;
  assign \$auto$bmuxmap.cc:84:execute$16628 [13:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16623 [27:14] : \$auto$bmuxmap.cc:84:execute$16623 [13:0];
  assign \$auto$bmuxmap.cc:84:execute$16628 [27:14] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16623 [55:42] : \$auto$bmuxmap.cc:84:execute$16623 [41:28];
  assign \$auto$bmuxmap.cc:84:execute$16631  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16628 [27:14] : \$auto$bmuxmap.cc:84:execute$16628 [13:0];
  assign \$auto$bmuxmap.cc:84:execute$16633 [13:0] = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2072.13-2077.20" *) 14'h0e9c : 14'h0c98;
  assign \$auto$bmuxmap.cc:84:execute$16633 [27:14] = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2072.13-2077.20" *) 14'h0f9e : 14'h0d9a;
  assign \$auto$bmuxmap.cc:84:execute$16636  = instr_rdata_i[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2072.13-2077.20" *) \$auto$bmuxmap.cc:84:execute$16633 [27:14] : \$auto$bmuxmap.cc:84:execute$16633 [13:0];
  assign \$auto$bmuxmap.cc:84:execute$16638 [6:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 7'h29 : 7'h28;
  assign \$auto$bmuxmap.cc:84:execute$16638 [13:7] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 7'h2b : 7'h2a;
  assign \$auto$bmuxmap.cc:84:execute$16638 [20:14] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 7'h49 : 7'h2c;
  assign \$auto$bmuxmap.cc:84:execute$16638 [27:21] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16643 [6:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16638 [13:7] : \$auto$bmuxmap.cc:84:execute$16638 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16643 [13:7] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16638 [27:21] : \$auto$bmuxmap.cc:84:execute$16638 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$16646  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16643 [13:7] : \$auto$bmuxmap.cc:84:execute$16643 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16648 [1:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16648 [3:2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16648 [5:4] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 2'h1 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16648 [7:6] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16653 [1:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16648 [3:2] : \$auto$bmuxmap.cc:84:execute$16648 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16653 [3:2] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16648 [7:6] : \$auto$bmuxmap.cc:84:execute$16648 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16656  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16653 [3:2] : \$auto$bmuxmap.cc:84:execute$16653 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16658 [3:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 4'h4 : 4'h4;
  assign \$auto$bmuxmap.cc:84:execute$16658 [7:4] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 4'h0 : 4'h4;
  assign \$auto$bmuxmap.cc:84:execute$16658 [11:8] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 4'h4 : 4'h0;
  assign \$auto$bmuxmap.cc:84:execute$16658 [15:12] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 4'h0 : 4'h0;
  assign \$auto$bmuxmap.cc:84:execute$16663 [3:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16658 [7:4] : \$auto$bmuxmap.cc:84:execute$16658 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16663 [7:4] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16658 [15:12] : \$auto$bmuxmap.cc:84:execute$16658 [11:8];
  assign \$auto$bmuxmap.cc:84:execute$16666  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16663 [7:4] : \$auto$bmuxmap.cc:84:execute$16663 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16668 [1:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 2'h2 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16668 [3:2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16668 [5:4] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16668 [7:6] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16673 [1:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16668 [3:2] : \$auto$bmuxmap.cc:84:execute$16668 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16673 [3:2] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16668 [7:6] : \$auto$bmuxmap.cc:84:execute$16668 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16676  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:623.11-657.18" *) \$auto$bmuxmap.cc:84:execute$16673 [3:2] : \$auto$bmuxmap.cc:84:execute$16673 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16678 [6:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 7'h29 : 7'h28;
  assign \$auto$bmuxmap.cc:84:execute$16678 [13:7] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 7'h2b : 7'h2a;
  assign \$auto$bmuxmap.cc:84:execute$16678 [20:14] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 7'h03 : 7'h2c;
  assign \$auto$bmuxmap.cc:84:execute$16678 [27:21] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 7'h03 : 7'h03;
  assign \$auto$bmuxmap.cc:84:execute$16683 [6:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16678 [13:7] : \$auto$bmuxmap.cc:84:execute$16678 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16683 [13:7] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16678 [27:21] : \$auto$bmuxmap.cc:84:execute$16678 [20:14];
  assign \$auto$bmuxmap.cc:84:execute$16686  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16683 [13:7] : \$auto$bmuxmap.cc:84:execute$16683 [6:0];
  assign \$auto$bmuxmap.cc:84:execute$16688 [3:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 4'h4 : 4'h4;
  assign \$auto$bmuxmap.cc:84:execute$16688 [7:4] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 4'h0 : 4'h4;
  assign \$auto$bmuxmap.cc:84:execute$16688 [11:8] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 4'h0 : 4'h0;
  assign \$auto$bmuxmap.cc:84:execute$16688 [15:12] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 4'h0 : 4'h0;
  assign \$auto$bmuxmap.cc:84:execute$16693 [3:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16688 [7:4] : \$auto$bmuxmap.cc:84:execute$16688 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16693 [7:4] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16688 [15:12] : \$auto$bmuxmap.cc:84:execute$16688 [11:8];
  assign \$auto$bmuxmap.cc:84:execute$16696  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16693 [7:4] : \$auto$bmuxmap.cc:84:execute$16693 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16698 [1:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16698 [3:2] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 2'h3 : 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$16698 [5:4] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16698 [7:6] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 2'h3 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16703 [1:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16698 [3:2] : \$auto$bmuxmap.cc:84:execute$16698 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16703 [3:2] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16698 [7:6] : \$auto$bmuxmap.cc:84:execute$16698 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16706  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16703 [3:2] : \$auto$bmuxmap.cc:84:execute$16703 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16708 [2:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 3'h4 : 3'h4;
  assign \$auto$bmuxmap.cc:84:execute$16708 [5:3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 3'h2 : 3'h4;
  assign \$auto$bmuxmap.cc:84:execute$16708 [8:6] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 3'h2 : 3'h2;
  assign \$auto$bmuxmap.cc:84:execute$16708 [11:9] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) 3'h2 : 3'h2;
  assign \$auto$bmuxmap.cc:84:execute$16713 [2:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16708 [5:3] : \$auto$bmuxmap.cc:84:execute$16708 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16713 [5:3] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16708 [11:9] : \$auto$bmuxmap.cc:84:execute$16708 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$16716  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:675.13-720.20" *) \$auto$bmuxmap.cc:84:execute$16713 [5:3] : \$auto$bmuxmap.cc:84:execute$16713 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16718 [2:0] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$16718 [5:3] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 3'h2 : 3'h2;
  assign \$auto$bmuxmap.cc:84:execute$16718 [8:6] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$16718 [11:9] = instr_rdata_i[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$16723 [2:0] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16718 [5:3] : \$auto$bmuxmap.cc:84:execute$16718 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$16723 [5:3] = instr_rdata_i[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16718 [11:9] : \$auto$bmuxmap.cc:84:execute$16718 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$16726  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:366.9-385.16" *) \$auto$bmuxmap.cc:84:execute$16723 [5:3] : \$auto$bmuxmap.cc:84:execute$16723 [2:0];
  assign \$verific$n557$10564  = current_priv_lvl_i < (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2405.15-2405.56" *) instr_rdata_i[29:28];
  function [0:0] \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009 ;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009  = b[0:0];
      7'b?????1?:
        \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009  = b[1:1];
      7'b????1??:
        \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009  = b[2:2];
      7'b???1???:
        \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009  = b[3:3];
      7'b??1????:
        \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009  = b[4:4];
      7'b?1?????:
        \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009  = b[5:5];
      7'b1??????:
        \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009  = b[6:6];
      default:
        \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009  = a;
    endcase
  endfunction
  assign \$verific$n666$10621  = \$verific$Select_390$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11009 (1'h0, { 1'h1, \$verific$n8$10411 , 1'h0, \$verific$n614$10597 , \$verific$n616$10599 , \$verific$n337$10517 , \$verific$n585$10586  }, { \$verific$n662$10618 , \$verific$n611$10594 , \$verific$n663$10619 , \$verific$n664$10620 , regfile_mem_we, \$verific$n621$10604 , \$verific$n632$10615  });
  function [0:0] \$verific$Select_393$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11012 ;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        \$verific$Select_393$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11012  = b[0:0];
      5'b???1?:
        \$verific$Select_393$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11012  = b[1:1];
      5'b??1??:
        \$verific$Select_393$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11012  = b[2:2];
      5'b?1???:
        \$verific$Select_393$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11012  = b[3:3];
      5'b1????:
        \$verific$Select_393$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11012  = b[4:4];
      default:
        \$verific$Select_393$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11012  = a;
    endcase
  endfunction
  assign rega_used_o = \$verific$Select_393$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11012 (1'h0, { 2'h1, \$verific$n338$10518 , \$verific$n595$10587 , \$verific$n608$10592  }, { \$verific$n667$10622 , \$verific$n668$10623 , \$verific$n621$10604 , \$verific$n632$10615 , \$verific$n633$10616  });
  function [0:0] \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015 ;
    input [0:0] a;
    input [10:0] b;
    input [10:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      11'b??????????1:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[0:0];
      11'b?????????1?:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[1:1];
      11'b????????1??:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[2:2];
      11'b???????1???:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[3:3];
      11'b??????1????:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[4:4];
      11'b?????1?????:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[5:5];
      11'b????1??????:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[6:6];
      11'b???1???????:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[7:7];
      11'b??1????????:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[8:8];
      11'b?1?????????:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[9:9];
      11'b1??????????:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = b[10:10];
      default:
        \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015  = a;
    endcase
  endfunction
  assign \$verific$n674$10626  = \$verific$Select_398$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11015 (1'h0, { 1'h0, \$verific$n4$10410 , \$verific$n43$10416 , \$verific$n81$10431 , 1'h1, \$verific$n110$10435 , \$verific$n347$10520 , \$verific$n482$10536 , \$verific$n518$10545 , \$verific$n578$10581 , \$verific$n112$10437  }, { \$verific$n670$10624 , \$verific$n611$10594 , \$verific$n664$10620 , regfile_mem_we, \$verific$n673$10625 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616  });
  function [0:0] \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019 ;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019  = b[0:0];
      6'b????1?:
        \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019  = b[1:1];
      6'b???1??:
        \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019  = b[2:2];
      6'b??1???:
        \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019  = b[3:3];
      6'b?1????:
        \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019  = b[4:4];
      6'b1?????:
        \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019  = b[5:5];
      default:
        \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019  = a;
    endcase
  endfunction
  assign regb_used_o = \$verific$Select_403$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11019 (1'h0, { 1'h0, \$verific$n18$10412 , 1'h1, \$verific$n56$10419 , \$verific$n366$10523 , \$verific$n496$10537  }, { \$verific$n678$10627 , \$verific$n612$10595 , \$verific$n679$10628 , regfile_mem_we, \$verific$n621$10604 , \$verific$n630$10613  });
  function [0:0] \$verific$Select_407$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11021 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_407$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11021  = b[0:0];
      3'b?1?:
        \$verific$Select_407$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11021  = b[1:1];
      3'b1??:
        \$verific$Select_407$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11021  = b[2:2];
      default:
        \$verific$Select_407$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11021  = a;
    endcase
  endfunction
  assign data_req = \$verific$Select_407$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11021 (1'h0, { 1'h0, \$verific$n41$10415 , 1'h1 }, { \$verific$n682$10629 , \$verific$n664$10620 , regfile_mem_we });
  function [0:0] \$verific$Select_412$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11025 ;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$verific$Select_412$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11025  = b[0:0];
      4'b??1?:
        \$verific$Select_412$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11025  = b[1:1];
      4'b?1??:
        \$verific$Select_412$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11025  = b[2:2];
      4'b1???:
        \$verific$Select_412$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11025  = b[3:3];
      default:
        \$verific$Select_412$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11025  = a;
    endcase
  endfunction
  assign instr_multicycle_o = \$verific$Select_412$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11025 (1'h0, { 2'h1, \$verific$n377$10527 , \$verific$n585$10586  }, { \$verific$n688$10630 , \$verific$n689$10631 , \$verific$n621$10604 , \$verific$n632$10615  });
  function [0:0] \$verific$Select_416$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11026 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_416$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11026  = b[0:0];
      3'b?1?:
        \$verific$Select_416$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11026  = b[1:1];
      3'b1??:
        \$verific$Select_416$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11026  = b[2:2];
      default:
        \$verific$Select_416$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11026  = a;
    endcase
  endfunction
  assign regfile_alu_waddr_sel_o = \$verific$Select_416$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11026 (1'h0, { 1'h1, \$verific$n29$10413 , \$verific$n48$10417  }, { \$verific$n682$10629 , \$verific$n664$10620 , regfile_mem_we });
  function [0:0] \$verific$Select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11028 ;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        \$verific$Select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11028  = b[0:0];
      5'b???1?:
        \$verific$Select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11028  = b[1:1];
      5'b??1??:
        \$verific$Select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11028  = b[2:2];
      5'b?1???:
        \$verific$Select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11028  = b[3:3];
      5'b1????:
        \$verific$Select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11028  = b[4:4];
      default:
        \$verific$Select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11028  = a;
    endcase
  endfunction
  assign regc_used_o = \$verific$Select_423$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11028 (1'h0, { 1'h0, instr_rdata_i[14], \$verific$n356$10521 , \$verific$n445$10529 , \$verific$n498$10539  }, { \$verific$n699$10632 , \$verific$n664$10620 , \$verific$n621$10604 , \$verific$n629$10612 , \$verific$n630$10613  });
  function [0:0] \$verific$Select_437$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11038 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_437$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11038  = b[0:0];
      3'b?1?:
        \$verific$Select_437$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11038  = b[1:1];
      3'b1??:
        \$verific$Select_437$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11038  = b[2:2];
      default:
        \$verific$Select_437$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11038  = a;
    endcase
  endfunction
  assign alu_bmask_b_mux_sel_o = \$verific$Select_437$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11038 (1'h0, { 1'h1, \$verific$n367$10524 , \$verific$n449$10530  }, { \$verific$n720$10633 , \$verific$n621$10604 , \$verific$n629$10612  });
  function [0:0] \$verific$Select_439$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11040 ;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$verific$Select_439$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11040  = b[0:0];
      4'b??1?:
        \$verific$Select_439$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11040  = b[1:1];
      4'b?1??:
        \$verific$Select_439$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11040  = b[2:2];
      4'b1???:
        \$verific$Select_439$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11040  = b[3:3];
      default:
        \$verific$Select_439$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11040  = a;
    endcase
  endfunction
  assign alu_en_o = \$verific$Select_439$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11040 (1'h0, { 1'h1, \$verific$n368$10525 , instr_rdata_i[13], \$verific$n502$10540  }, { \$verific$n722$10634 , \$verific$n621$10604 , \$verific$n629$10612 , \$verific$n630$10613  });
  function [0:0] \$verific$Select_441$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11041 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_441$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11041  = b[0:0];
      3'b?1?:
        \$verific$Select_441$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11041  = b[1:1];
      3'b1??:
        \$verific$Select_441$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11041  = b[2:2];
      default:
        \$verific$Select_441$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11041  = a;
    endcase
  endfunction
  assign mult_int_en = \$verific$Select_441$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11041 (1'h0, { 1'h0, \$verific$n369$10526 , \$verific$n463$10532  }, { \$verific$n720$10633 , \$verific$n621$10604 , \$verific$n629$10612  });
  assign \$verific$n201$10455  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1146.13-1146.33" *) 9'h006;
  assign \$verific$n202$10456  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1147.13-1147.33" *) 9'h007;
  assign \$verific$n203$10457  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1148.13-1148.33" *) 9'h001;
  assign \$verific$n204$10458  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1149.13-1149.33" *) 9'h005;
  assign \$verific$n205$10459  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1150.13-1150.33" *) 9'h105;
  assign \$verific$n206$10460  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1153.13-1153.33" *) 9'h008;
  assign \$verific$n207$10461  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1159.13-1159.33" *) 9'h009;
  assign \$verific$n208$10462  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1168.13-1168.33" *) 9'h00a;
  assign \$verific$n209$10463  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1177.13-1177.33" *) 9'h00b;
  assign \$verific$n210$10464  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1186.13-1186.33" *) 9'h00c;
  assign \$verific$n614$10597  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:410.13-410.52" *) 7'h2b;
  assign \$verific$n211$10465  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1197.13-1197.33" *) 9'h00d;
  assign \$verific$n212$10466  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1208.13-1208.33" *) 9'h00e;
  assign \$verific$n213$10467  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1219.13-1219.33" *) 9'h00f;
  assign \$verific$n214$10468  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1232.13-1232.33" *) 9'h108;
  assign \$verific$n215$10469  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1240.13-1240.33" *) 9'h109;
  assign \$verific$n216$10470  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1248.13-1248.33" *) 9'h012;
  assign \$verific$n217$10471  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1249.13-1249.33" *) 9'h013;
  assign \$verific$n218$10472  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1250.13-1250.33" *) 9'h014;
  assign \$verific$n219$10473  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1251.13-1251.33" *) 9'h015;
  assign \$verific$n220$10474  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1252.13-1252.33" *) 9'h016;
  assign \$verific$n221$10475  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1253.13-1253.33" *) 9'h017;
  assign \$verific$n222$10476  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1254.13-1254.33" *) 9'h025;
  assign \$verific$n223$10477  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1257.13-1257.33" *) 9'h040;
  assign \$verific$n224$10478  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1258.13-1258.33" *) 9'h041;
  assign \$verific$n225$10479  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1259.13-1259.33" *) 9'h042;
  assign \$verific$n226$10480  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1260.13-1260.33" *) 9'h043;
  assign \$verific$n227$10481  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1261.13-1261.33" *) 9'h044;
  assign \$verific$n228$10482  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1262.13-1262.33" *) 9'h045;
  assign \$verific$n229$10483  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1263.13-1263.33" *) 9'h046;
  assign \$verific$n230$10484  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1264.13-1264.33" *) 9'h047;
  assign \$verific$n231$10485  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1266.13-1266.33" *) 9'h010;
  assign \$verific$n232$10486  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1268.13-1268.33" *) 9'h051;
  assign \$verific$n233$10487  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1274.13-1274.33" *) 9'h052;
  assign \$verific$n234$10488  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1280.13-1280.33" *) 9'h055;
  assign \$verific$n235$10489  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1285.13-1285.33" *) 9'h056;
  assign \$verific$n616$10599  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:453.13-453.51" *) 7'h0b;
  assign \$verific$n521$10547  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2312.11-2312.17" *) instr_rdata_i[14:12];
  assign \$verific$n517$10544  = instr_rdata_i[14:12] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2317.11-2317.17" *) 3'h1;
  assign \$verific$n522$10548  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2332.16-2332.65" *) { instr_rdata_i[19:15], instr_rdata_i[11:7] };
  assign \$verific$n523$10549  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2335.15-2335.22" *) instr_rdata_i[31:20];
  assign \$verific$n524$10550  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2341.15-2341.22" *) 12'h001;
  assign \$verific$n525$10551  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2347.15-2347.22" *) 12'h302;
  assign \$verific$n526$10552  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2354.15-2354.22" *) 12'h002;
  assign \$verific$n527$10553  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2360.15-2360.22" *) 12'h7b2;
  assign \$verific$n528$10554  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2367.15-2367.22" *) 12'h105;
  assign \$verific$n56$10419  = instr_rdata_i[14:12] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:471.13-471.43" *) 3'h7;
  assign \$verific$n560$10566  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2411.17-2411.48" *) 12'h300;
  assign \$verific$n563$10568  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2411.88-2411.119" *) 12'h041;
  assign \$verific$n565$10570  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2412.15-2412.46" *) 12'h7b0;
  assign \$verific$n567$10572  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2412.50-2412.81" *) 12'h7b1;
  assign \$verific$n571$10575  = instr_rdata_i[31:20] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2412.120-2412.151" *) 12'h7b3;
  assign \$verific$n59$10422  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:481.13-481.24" *) instr_rdata_i[31:25];
  assign \$verific$n85$10433  = instr_rdata_i[31:25] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:481.13-481.24" *) 7'h20;
  assign \$verific$n610$10593  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:328.7-328.17" *) 7'h6f;
  assign \$verific$n611$10594  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:340.7-340.18" *) 7'h67;
  assign \$verific$n612$10595  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:359.7-359.20" *) 7'h63;
  assign \$verific$n613$10596  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:398.7-398.19" *) 7'h23;
  assign \$verific$n61$10423  = instr_rdata_i[31:25] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:483.13-483.24" *) 7'h08;
  assign \$verific$n615$10598  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:440.7-440.18" *) 7'h03;
  assign \$verific$n617$10600  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:502.7-502.17" *) 7'h2f;
  assign \$verific$n618$10601  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:556.7-556.17" *) 7'h37;
  assign \$verific$n619$10602  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:565.7-565.19" *) 7'h17;
  assign \$verific$n620$10603  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:573.7-573.19" *) 7'h13;
  assign \$verific$n621$10604  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:606.7-606.16" *) 7'h33;
  assign \$verific$n622$10605  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1308.7-1308.19" *) 7'h53;
  assign \$verific$n623$10606  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1797.7-1797.22" *) 7'h43;
  assign \$verific$n624$10607  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1797.7-1797.22" *) 7'h47;
  assign \$verific$n62$10424  = instr_rdata_i[31:25] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:483.13-483.24" *) 7'h28;
  assign \$verific$n625$10608  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1797.7-1797.22" *) 7'h4b;
  assign \$verific$n626$10609  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1797.7-1797.22" *) 7'h4f;
  assign \$verific$n627$10610  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1919.7-1919.22" *) 7'h27;
  assign \$verific$n628$10611  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1964.7-1964.21" *) 7'h07;
  assign \$verific$n629$10612  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2002.7-2002.21" *) 7'h5b;
  assign \$verific$n630$10613  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2095.7-2095.19" *) 7'h57;
  assign \$verific$n631$10614  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2310.7-2310.19" *) 7'h0f;
  assign \$verific$n632$10615  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2328.7-2328.20" *) 7'h73;
  assign \$verific$n633$10616  = instr_rdata_i[6:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2432.7-2432.20" *) 7'h7b;
  assign \$verific$n63$10425  = instr_rdata_i[31:25] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:485.13-485.24" *) 7'h10;
  assign \$verific$n79$10429  = instr_rdata_i[14:12] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:493.13-493.43" *) 3'h6;
  assign \$verific$n80$10430  = instr_rdata_i[14:12] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:496.13-496.43" *) 3'h3;
  assign \$verific$n111$10436  = instr_rdata_i[31:30] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.13-609.42" *) 2'h3;
  assign \$verific$n133$10439  = instr_rdata_i[31:30] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.18-661.47" *) 2'h2;
  assign \$verific$n134$10440  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.15-666.45" *) instr_rdata_i[29:25];
  assign \$verific$n196$10450  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1141.13-1141.33" *) { instr_rdata_i[30:25], instr_rdata_i[14:12] };
  assign \$verific$n197$10451  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1142.13-1142.33" *) 9'h100;
  assign \$verific$n198$10452  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1143.13-1143.33" *) 9'h002;
  assign \$verific$n199$10453  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1144.13-1144.33" *) 9'h003;
  assign \$verific$n200$10454  = { instr_rdata_i[30:25], instr_rdata_i[14:12] } == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1145.13-1145.33" *) 9'h004;
  assign \$verific$n275$10502  = \$verific$n232$10486  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) \$verific$n233$10487 ;
  assign \$verific$n279$10504  = \$verific$n278$10503  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) 1'h1 : \$verific$n195$10449 ;
  assign \$verific$n290$10506  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n134$10440  : 1'h1;
  assign \$verific$n291$10507  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n134$10440  : \$verific$n281$10505 ;
  assign \$verific$n292$10508  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n134$10440  : 1'h0;
  assign \$verific$n300$10509  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n173$10445  : \$verific$n236$10490 ;
  assign \$verific$n309$10510  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n182$10446  : \$verific$n279$10504 ;
  assign \$verific$n310$10511  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n173$10445  : 1'h1;
  assign \$verific$n311$10512  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n184$10447  : 1'h1;
  assign \$verific$n317$10513  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n190$10448  : \$verific$n264$10499 ;
  assign \$verific$n321$10514  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) 1'h1 : \$verific$n253$10498 ;
  assign \$verific$n322$10515  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) 1'h0 : \$verific$n252$10497 ;
  assign \$verific$n330$10516  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) 1'h0 : \$verific$n269$10500 ;
  assign \$verific$n337$10517  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h1 : \$verific$n290$10506 ;
  assign \$verific$n338$10518  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h1 : \$verific$n291$10507 ;
  assign \$verific$n339$10519  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h1 : \$verific$n292$10508 ;
  assign \$verific$n347$10520  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) \$verific$n112$10437  : \$verific$n300$10509 ;
  assign \$verific$n356$10521  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) \$verific$n121$10438  : \$verific$n317$10513 ;
  assign \$verific$n365$10522  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h1 : \$verific$n310$10511 ;
  assign \$verific$n366$10523  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h0 : \$verific$n309$10510 ;
  assign \$verific$n367$10524  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h1 : \$verific$n311$10512 ;
  assign \$verific$n368$10525  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h1 : \$verific$n321$10514 ;
  assign \$verific$n369$10526  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h0 : \$verific$n322$10515 ;
  assign \$verific$n377$10527  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 1'h0 : \$verific$n330$10516 ;
  assign \$verific$n479$10534  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2110.9-2123.12" *) \$verific$n463$10532  : 1'h1;
  assign \$verific$n539$10556  = \$verific$n522$10548  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2332.11-2378.42" *) \$verific$n523$10549  : 1'h0;
  assign \$verific$n540$10557  = \$verific$n522$10548  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2332.11-2378.42" *) \$verific$n524$10550  : 1'h0;
  assign \$verific$n541$10558  = \$verific$n522$10548  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2332.11-2378.42" *) \$verific$n532$10555  : 1'h1;
  assign \$verific$n542$10559  = \$verific$n522$10548  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2332.11-2378.42" *) \$verific$n525$10551  : 1'h0;
  assign \$verific$n544$10560  = \$verific$n522$10548  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2332.11-2378.42" *) \$verific$n526$10552  : 1'h0;
  assign \$verific$n545$10561  = \$verific$n522$10548  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2332.11-2378.42" *) \$verific$n527$10553  : 1'h0;
  assign \$verific$n547$10562  = \$verific$n522$10548  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2332.11-2378.42" *) \$verific$n528$10554  : 1'h0;
  assign \$verific$n558$10565  = \$verific$n557$10564  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2405.11-2408.14" *) 1'h1 : \$verific$n556$10563 ;
  assign \$verific$n562$10567  = \$verific$n560$10566  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2411.17-2411.83" *) \$verific$n523$10549 ;
  assign \$verific$n564$10569  = \$verific$n562$10567  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2411.17-2411.119" *) \$verific$n563$10568 ;
  assign \$verific$n566$10571  = \$verific$n564$10569  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2411.17-2412.46" *) \$verific$n565$10570 ;
  assign \$verific$n568$10573  = \$verific$n566$10571  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2411.17-2412.81" *) \$verific$n567$10572 ;
  assign \$verific$n570$10574  = \$verific$n568$10573  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2411.17-2412.116" *) \$verific$n527$10553 ;
  assign \$verific$n573$10576  = \$verific$n570$10574  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2411.17-2412.151" *) \$verific$n571$10575 ;
  assign \$verific$n574$10577  = \$verific$n558$10565  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2410.11-2414.35" *) 1'h0 : \$verific$n573$10576 ;
  assign \$verific$n57$10420  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:477.42-477.60" *) instr_rdata_i[30];
  assign \$verific$n576$10579  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) \$verific$n539$10556  : 1'h0;
  assign \$verific$n577$10580  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) \$verific$n540$10557  : 1'h0;
  assign \$verific$n578$10581  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) \$verific$n541$10558  : \$verific$n558$10565 ;
  assign \$verific$n579$10582  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) \$verific$n542$10559  : 1'h0;
  assign \$verific$n581$10583  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) \$verific$n544$10560  : 1'h0;
  assign \$verific$n582$10584  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) \$verific$n545$10561  : 1'h0;
  assign \$verific$n584$10585  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) \$verific$n547$10562  : 1'h0;
  assign \$verific$n595$10587  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) 1'h0 : \$verific$n32$10414 ;
  assign \$verific$n600$10589  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) 1'h0 : \$verific$n574$10577 ;
  assign \$verific$n664$10620  = \$verific$n613$10596  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n614$10597 ;
  assign regfile_mem_we = \$verific$n615$10598  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n616$10599 ;
  assign data_we_o = \$verific$n664$10620  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n41$10415  : 1'h0;
  assign data_sign_extension_o[0] = regfile_mem_we ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n73$10427  : 1'h0;
  assign data_load_event_o = regfile_mem_we ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n79$10429  : 1'h0;
  assign imm_a_mux_sel_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n521$10547  : 1'h1;
  assign bmask_a_mux_o = \$verific$n621$10604  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n339$10519  : 1'h0;
  assign alu_bmask_a_mux_sel_o = \$verific$n621$10604  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n365$10522  : 1'h1;
  assign mult_sel_subword_o = \$verific$n629$10612  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n459$10531  : 1'h0;
  assign mult_imm_mux_o = \$verific$n629$10612  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n463$10532  : 1'h0;
  assign \$verific$n738$10635  = \$verific$n630$10613  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n497$10538  : 1'h0;
  assign mult_dot_en = \$verific$n630$10613  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n503$10541  : 1'h0;
  assign \$verific$n73$10427  = \$verific$n56$10419  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:471.9-490.12" *) \$verific$n57$10420  : \$verific$n32$10414 ;
  assign is_clpx_o = \$verific$n630$10613  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n511$10542  : 1'h0;
  assign is_subrot_o = \$verific$n630$10613  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n512$10543  : 1'h0;
  assign fencei_insn_o = \$verific$n631$10614  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$auto$rtlil.cc:2465:ReduceOr$10923  : 1'h0;
  assign ecall_insn_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n576$10579  : 1'h0;
  assign ebrk_insn_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n577$10580  : 1'h0;
  assign mret_insn_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n579$10582  : 1'h0;
  assign mret_dec_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n579$10582  : 1'h0;
  assign uret_dec_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n581$10583  : 1'h0;
  assign dret_insn_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n582$10584  : 1'h0;
  assign dret_dec_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n582$10584  : 1'h0;
  assign pipe_flush_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n584$10585  : 1'h0;
  assign csr_access_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n585$10586  : 1'h0;
  assign csr_status_o = \$verific$n632$10615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n600$10589  : 1'h0;
  assign hwloop_target_mux_sel_o = \$verific$n633$10616  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n606$10590  : 1'h0;
  assign hwloop_start_mux_sel_o = \$verific$n633$10616  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n607$10591  : 1'h0;
  assign hwloop_cnt_mux_sel_o = \$verific$n633$10616  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$verific$n608$10592  : 1'h0;
  assign \$verific$n77$10428  = \$verific$n56$10419  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:471.9-490.12" *) \$verific$n64$10426  : 1'h0;
  assign illegal_insn_o = illegal_c_insn_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2490.5-2492.8" *) 1'h1 : \$verific$n674$10626 ;
  assign regfile_alu_we = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2496.5-2516.8" *) 1'h0 : \$verific$n666$10621 ;
  assign prepost_useincr_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2496.5-2516.8" *) 1'h1 : regfile_alu_waddr_sel_o;
  assign scalar_replication_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2496.5-2516.8" *) 1'h0 : \$verific$n738$10635 ;
  assign apu_en_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2520.30-2520.70" *) 1'h0 : 1'h0;
  assign mult_int_en_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2521.30-2521.75" *) 1'h0 : mult_int_en;
  assign mult_dot_en_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2522.30-2522.75" *) 1'h0 : mult_dot_en;
  assign regfile_mem_we_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2523.30-2523.78" *) 1'h0 : regfile_mem_we;
  assign \$verific$n81$10431  = \$verific$n80$10430  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:496.9-499.12" *) 1'h1 : \$verific$n77$10428 ;
  assign regfile_alu_we_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2524.30-2524.78" *) 1'h0 : regfile_alu_we;
  assign data_req_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2525.30-2525.72" *) 1'h0 : data_req;
  assign \$verific$n8$10411  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:352.9-356.12" *) \$verific$n4$10410 ;
  assign \$verific$n29$10413  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:410.9-414.12" *) \$verific$n614$10597 ;
  assign \$verific$n48$10417  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:453.9-457.12" *) \$verific$n616$10599 ;
  assign \$verific$n86$10649 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:596.18-599.37" *) \$verific$n85$10433 ;
  assign \$verific$n253$10498  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) \$verific$n252$10497 ;
  assign \$verific$n281$10505  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) \$verific$n271$10501 ;
  assign \$verific$n463$10532  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2007.9-2092.16" *) instr_rdata_i[13];
  assign \$verific$n470$10533  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2101.9-2107.12" *) instr_rdata_i[12];
  assign \$verific$n101$10434  = \$verific$n59$10422  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:594.13-599.37" *) 1'h0 : \$verific$n86$10649 [0];
  assign \$verific$n173$10445  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n135$10441  : 1'h1;
  assign \$verific$n182$10446  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n144$10442  : 1'h0;
  assign \$verific$n184$10447  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n146$10443  : 1'h1;
  assign \$verific$n190$10448  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n152$10444  : 1'h0;
  assign \$verific$n195$10449  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1137.15-1137.33" *) instr_rdata_i[28];
  assign \$verific$n924$10717  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n239$10492 , \$verific$n243$10494 , \$verific$n246$10495 , \$verific$n249$10496  };
  assign { \$verific$n32$10414 , \$verific$n70$10647 [1], \$verific$n585$10586  } = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:416.13-416.38" *) { instr_rdata_i[14], \$verific$n56$10419 , \$verific$n521$10547  };
  assign \$verific$n293$10669  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n166$10660  : 2'h2;
  assign \$verific$n296$10670  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n169$10661  : { 1'h0, \$verific$n275$10502 , \$verific$n271$10501  };
  assign \$verific$n301$10671  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n174$10662  : { 1'h0, \$verific$n238$10491 , \$verific$n924$10717 [3], \$verific$n242$10493 , \$verific$n924$10717 [2:0] };
  assign \$verific$n312$10672  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n185$10663  : { \$verific$n275$10502 , 2'h0, \$verific$n275$10502  };
  assign \$verific$n318$10673  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) \$verific$n191$10664  : \$verific$n260$10666 ;
  assign \$verific$n323$10674  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) 3'h2 : \$verific$n256$10665 ;
  assign \$verific$n327$10675  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) 2'h0 : \$verific$n265$10667 ;
  assign \$verific$n331$10676  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) 2'h0 : { \$verific$n271$10501 , \$verific$n271$10501  };
  assign \$verific$n334$10677  = \$verific$n133$10439  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:661.14-1294.12" *) 2'h0 : \$verific$n282$10668 ;
  assign \$verific$n340$10678  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) \$verific$n130$10655  : \$verific$n293$10669 ;
  assign \$verific$n343$10679  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 3'h2 : \$verific$n296$10670 ;
  assign \$verific$n348$10680  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) \$verific$n113$10652  : \$verific$n301$10671 ;
  assign \$verific$n357$10681  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) \$verific$n122$10653  : \$verific$n318$10673 ;
  assign \$verific$n360$10682  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) \$verific$n125$10654  : \$verific$n312$10672 ;
  assign \$verific$n370$10683  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 3'h2 : \$verific$n323$10674 ;
  assign \$verific$n374$10684  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 2'h0 : \$verific$n327$10675 ;
  assign \$verific$n378$10685  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 2'h0 : \$verific$n331$10676 ;
  assign \$verific$n381$10686  = \$verific$n111$10436  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:609.9-1294.12" *) 2'h0 : \$verific$n334$10677 ;
  assign \$verific$n476$10698  = instr_rdata_i[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2110.9-2123.12" *) { instr_rdata_i[13], 1'h0 } : 2'h0;
  assign \$verific$n592$10706  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) 2'h0 : { instr_rdata_i[14], 1'h0 };
  assign \$verific$n596$10707  = \$verific$n521$10547  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2329.9-2418.12" *) 2'h0 : \$verific$n553$10705 ;
  assign \$verific$n74$10648  = \$verific$n56$10419  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:471.9-490.12" *) \$verific$n65$10646  : \$verific$n44$10645 ;
  assign \$verific$n769$10713  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2514.14-2516.8" *) 2'h0 : \$verific$n675$10712 ;
  assign alu_op_a_mux_sel_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2496.5-2516.8" *) 3'h0 : \$verific$n641$10709 ;
  assign alu_op_b_mux_sel_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2496.5-2516.8" *) 3'h2 : \$verific$n645$10710 ;
  assign imm_b_mux_sel_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2496.5-2516.8" *) 4'h3 : \$verific$n649$10711 ;
  assign alu_op_c_mux_sel_o = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2496.5-2516.8" *) \$verific$n675$10712  : \$verific$n769$10713 ;
  assign hwloop_we_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2526.30-2526.73" *) 3'h0 : hwloop_we;
  assign csr_op_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2527.30-2527.70" *) 2'h0 : csr_op;
  assign jump_in_id_o = deassert_we_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2528.30-2528.74" *) 2'h0 : jump_in_id;
  assign \$verific$n94$10650  = \$verific$n59$10422  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:594.13-599.37" *) 6'h25 : { \$verific$n85$10433 , 2'h0, \$verific$n85$10433 , \$verific$n86$10649 [0], \$verific$n86$10649 [0] };
  assign \$verific$n166$10660  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n130$10655  : 2'h2;
  assign \$verific$n169$10661  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n156$10659  : 3'h0;
  assign \$verific$n174$10662  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n136$10656  : 7'h03;
  assign \$verific$n185$10663  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n147$10657  : 4'h0;
  assign \$verific$n191$10664  = \$verific$n134$10440  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:666.11-1127.14" *) \$verific$n153$10658  : 2'h3;
  assign \$verific$n4$10410  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:352.13-352.41" *) instr_rdata_i[14:12];
  assign \$verific$n83$10432  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:589.17-589.45" *) instr_rdata_i[31:25];
  assign \$verific$n236$10490  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) \$auto$rtlil.cc:2465:ReduceOr$10826 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$10826  = | { \$verific$n196$10450 , \$verific$n197$10451 , \$verific$n198$10452 , \$verific$n199$10453 , \$verific$n200$10454 , \$verific$n201$10455 , \$verific$n202$10456 , \$verific$n203$10457 , \$verific$n204$10458 , \$verific$n205$10459 , \$verific$n206$10460 , \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n214$10468 , \$verific$n215$10469 , \$verific$n216$10470 , \$verific$n217$10471 , \$verific$n218$10472 , \$verific$n219$10473 , \$verific$n220$10474 , \$verific$n221$10475 , \$verific$n222$10476 , \$verific$n223$10477 , \$verific$n224$10478 , \$verific$n225$10479 , \$verific$n226$10480 , \$verific$n227$10481 , \$verific$n228$10482 , \$verific$n229$10483 , \$verific$n230$10484 , \$verific$n231$10485 , \$verific$n232$10486 , \$verific$n233$10487 , \$verific$n234$10488 , \$verific$n235$10489  };
  assign \$verific$n518$10545  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2311.9-2325.16" *) \$auto$rtlil.cc:2465:ReduceOr$10923 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$10923  = | { \$verific$n521$10547 , \$verific$n517$10544  };
  assign \$verific$n532$10555  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2334.13-2377.20" *) \$auto$rtlil.cc:2465:ReduceOr$10933 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$10933  = | { \$verific$n523$10549 , \$verific$n524$10550 , \$verific$n525$10551 , \$verific$n526$10552 , \$verific$n527$10553 , \$verific$n528$10554  };
  assign \$verific$n634$10617  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) \$auto$rtlil.cc:2465:ReduceOr$10998 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$10998  = | { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616  };
  assign \$verific$n64$10426  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:480.11-489.18" *) \$auto$rtlil.cc:2465:ReduceOr$10744 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$10744  = | { \$verific$n59$10422 , \$verific$n85$10433 , \$verific$n61$10423 , \$verific$n62$10424 , \$verific$n63$10425  };
  assign \$verific$n238$10491  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n200$10454 , \$verific$n201$10455 , \$verific$n203$10457 , \$verific$n204$10458 , \$verific$n205$10459 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n222$10476 , \$verific$n223$10477 , \$verific$n224$10478 , \$verific$n225$10479 , \$verific$n226$10480 , \$verific$n227$10481 , \$verific$n228$10482 , \$verific$n229$10483 , \$verific$n230$10484  };
  assign \$verific$n239$10492  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n198$10452 , \$verific$n199$10453 , \$verific$n200$10454 , \$verific$n201$10455 , \$verific$n203$10457 , \$verific$n204$10458 , \$verific$n205$10459 , \$verific$n206$10460 , \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n214$10468 , \$verific$n215$10469 , \$verific$n216$10470 , \$verific$n217$10471 , \$verific$n222$10476 , \$verific$n236$10490  };
  assign \$verific$n242$10493  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n196$10450 , \$verific$n197$10451 , \$verific$n200$10454 , \$verific$n201$10455 , \$verific$n227$10481 , \$verific$n228$10482 , \$verific$n229$10483 , \$verific$n230$10484  };
  assign \$verific$n243$10494  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n196$10450 , \$verific$n197$10451 , \$verific$n198$10452 , \$verific$n199$10453 , \$verific$n206$10460 , \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n214$10468 , \$verific$n215$10469 , \$verific$n218$10472 , \$verific$n219$10473 , \$verific$n220$10474 , \$verific$n221$10475 , \$verific$n236$10490  };
  assign \$verific$n246$10495  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n196$10450 , \$verific$n197$10451 , \$verific$n202$10456 , \$verific$n204$10458 , \$verific$n205$10459 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n218$10472 , \$verific$n219$10473 , \$verific$n225$10479 , \$verific$n226$10480 , \$verific$n231$10485  };
  assign \$verific$n249$10496  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n196$10450 , \$verific$n198$10452 , \$verific$n201$10455 , \$verific$n205$10459 , \$verific$n211$10465 , \$verific$n213$10467 , \$verific$n216$10470 , \$verific$n218$10472 , \$verific$n220$10474 , \$verific$n222$10476 , \$verific$n223$10477 , \$verific$n226$10480 , \$verific$n227$10481 , \$verific$n229$10483 , \$verific$n231$10485 , \$verific$n232$10486 , \$verific$n234$10488  };
  assign \$verific$n252$10497  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n206$10460 , \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n214$10468 , \$verific$n215$10469  };
  assign \$verific$n264$10499  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n214$10468 , \$verific$n215$10469  };
  assign \$verific$n269$10500  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467  };
  assign \$verific$n271$10501  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467  };
  assign \$verific$n278$10503  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *) { \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n234$10488 , \$verific$n235$10489  };
  assign \$verific$n662$10618  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n629$10612 , \$verific$n630$10613  };
  assign \$verific$n663$10619  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n612$10595 , \$verific$n617$10600 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n631$10614 , \$verific$n633$10616 , \$verific$n634$10617  };
  assign \$verific$n667$10622  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n631$10614 , \$verific$n634$10617  };
  assign \$verific$n668$10623  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n620$10603 , \$verific$n629$10612 , \$verific$n630$10613  };
  assign \$verific$n670$10624  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n612$10595 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n629$10612  };
  assign \$verific$n673$10625  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n617$10600 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n634$10617  };
  assign \$verific$n678$10627  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  };
  assign \$verific$n679$10628  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n629$10612  };
  assign \$verific$n682$10629  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  };
  assign \$verific$n688$10630  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n633$10616 , \$verific$n634$10617  };
  assign \$verific$n689$10631  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599  };
  assign \$verific$n699$10632  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  };
  assign \$verific$n720$10633  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  };
  assign \$verific$n722$10634  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *) { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  };
  function [2:0] \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836 ;
    input [2:0] a;
    input [122:0] b;
    input [40:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *)
    (* parallel_case *)
    casez (s)
      41'b????????????????????????????????????????1:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[2:0];
      41'b???????????????????????????????????????1?:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[5:3];
      41'b??????????????????????????????????????1??:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[8:6];
      41'b?????????????????????????????????????1???:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[11:9];
      41'b????????????????????????????????????1????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[14:12];
      41'b???????????????????????????????????1?????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[17:15];
      41'b??????????????????????????????????1??????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[20:18];
      41'b?????????????????????????????????1???????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[23:21];
      41'b????????????????????????????????1????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[26:24];
      41'b???????????????????????????????1?????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[29:27];
      41'b??????????????????????????????1??????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[32:30];
      41'b?????????????????????????????1???????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[35:33];
      41'b????????????????????????????1????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[38:36];
      41'b???????????????????????????1?????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[41:39];
      41'b??????????????????????????1??????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[44:42];
      41'b?????????????????????????1???????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[47:45];
      41'b????????????????????????1????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[50:48];
      41'b???????????????????????1?????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[53:51];
      41'b??????????????????????1??????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[56:54];
      41'b?????????????????????1???????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[59:57];
      41'b????????????????????1????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[62:60];
      41'b???????????????????1?????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[65:63];
      41'b??????????????????1??????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[68:66];
      41'b?????????????????1???????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[71:69];
      41'b????????????????1????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[74:72];
      41'b???????????????1?????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[77:75];
      41'b??????????????1??????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[80:78];
      41'b?????????????1???????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[83:81];
      41'b????????????1????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[86:84];
      41'b???????????1?????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[89:87];
      41'b??????????1??????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[92:90];
      41'b?????????1???????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[95:93];
      41'b????????1????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[98:96];
      41'b???????1?????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[101:99];
      41'b??????1??????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[104:102];
      41'b?????1???????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[107:105];
      41'b????1????????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[110:108];
      41'b???1?????????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[113:111];
      41'b??1??????????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[116:114];
      41'b?1???????????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[119:117];
      41'b1????????????????????????????????????????:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = b[122:120];
      default:
        \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836  = a;
    endcase
  endfunction
  assign \$verific$n256$10665  = \$verific$select_155$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10836 (3'h0, 123'h2492492436c9240a492492492492492, { \$verific$n196$10450 , \$verific$n197$10451 , \$verific$n198$10452 , \$verific$n199$10453 , \$verific$n200$10454 , \$verific$n201$10455 , \$verific$n202$10456 , \$verific$n203$10457 , \$verific$n204$10458 , \$verific$n205$10459 , \$verific$n206$10460 , \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n214$10468 , \$verific$n215$10469 , \$verific$n216$10470 , \$verific$n217$10471 , \$verific$n218$10472 , \$verific$n219$10473 , \$verific$n220$10474 , \$verific$n221$10475 , \$verific$n222$10476 , \$verific$n223$10477 , \$verific$n224$10478 , \$verific$n225$10479 , \$verific$n226$10480 , \$verific$n227$10481 , \$verific$n228$10482 , \$verific$n229$10483 , \$verific$n230$10484 , \$verific$n231$10485 , \$verific$n232$10486 , \$verific$n233$10487 , \$verific$n234$10488 , \$verific$n235$10489 , \$verific$n236$10490  });
  function [1:0] \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837 ;
    input [1:0] a;
    input [81:0] b;
    input [40:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *)
    (* parallel_case *)
    casez (s)
      41'b????????????????????????????????????????1:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[1:0];
      41'b???????????????????????????????????????1?:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[3:2];
      41'b??????????????????????????????????????1??:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[5:4];
      41'b?????????????????????????????????????1???:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[7:6];
      41'b????????????????????????????????????1????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[9:8];
      41'b???????????????????????????????????1?????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[11:10];
      41'b??????????????????????????????????1??????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[13:12];
      41'b?????????????????????????????????1???????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[15:14];
      41'b????????????????????????????????1????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[17:16];
      41'b???????????????????????????????1?????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[19:18];
      41'b??????????????????????????????1??????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[21:20];
      41'b?????????????????????????????1???????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[23:22];
      41'b????????????????????????????1????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[25:24];
      41'b???????????????????????????1?????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[27:26];
      41'b??????????????????????????1??????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[29:28];
      41'b?????????????????????????1???????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[31:30];
      41'b????????????????????????1????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[33:32];
      41'b???????????????????????1?????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[35:34];
      41'b??????????????????????1??????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[37:36];
      41'b?????????????????????1???????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[39:38];
      41'b????????????????????1????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[41:40];
      41'b???????????????????1?????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[43:42];
      41'b??????????????????1??????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[45:44];
      41'b?????????????????1???????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[47:46];
      41'b????????????????1????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[49:48];
      41'b???????????????1?????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[51:50];
      41'b??????????????1??????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[53:52];
      41'b?????????????1???????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[55:54];
      41'b????????????1????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[57:56];
      41'b???????????1?????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[59:58];
      41'b??????????1??????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[61:60];
      41'b?????????1???????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[63:62];
      41'b????????1????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[65:64];
      41'b???????1?????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[67:66];
      41'b??????1??????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[69:68];
      41'b?????1???????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[71:70];
      41'b????1????????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[73:72];
      41'b???1?????????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[75:74];
      41'b??1??????????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[77:76];
      41'b?1???????????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[79:78];
      41'b1????????????????????????????????????????:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = b[81:80];
      default:
        \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837  = a;
    endcase
  endfunction
  assign \$verific$n260$10666  = \$verific$select_156$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10837 (2'h0, 82'h3ffffffea97ffffffffff, { \$verific$n196$10450 , \$verific$n197$10451 , \$verific$n198$10452 , \$verific$n199$10453 , \$verific$n200$10454 , \$verific$n201$10455 , \$verific$n202$10456 , \$verific$n203$10457 , \$verific$n204$10458 , \$verific$n205$10459 , \$verific$n206$10460 , \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n214$10468 , \$verific$n215$10469 , \$verific$n216$10470 , \$verific$n217$10471 , \$verific$n218$10472 , \$verific$n219$10473 , \$verific$n220$10474 , \$verific$n221$10475 , \$verific$n222$10476 , \$verific$n223$10477 , \$verific$n224$10478 , \$verific$n225$10479 , \$verific$n226$10480 , \$verific$n227$10481 , \$verific$n228$10482 , \$verific$n229$10483 , \$verific$n230$10484 , \$verific$n231$10485 , \$verific$n232$10486 , \$verific$n233$10487 , \$verific$n234$10488 , \$verific$n235$10489 , \$verific$n236$10490  });
  function [1:0] \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839 ;
    input [1:0] a;
    input [81:0] b;
    input [40:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *)
    (* parallel_case *)
    casez (s)
      41'b????????????????????????????????????????1:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[1:0];
      41'b???????????????????????????????????????1?:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[3:2];
      41'b??????????????????????????????????????1??:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[5:4];
      41'b?????????????????????????????????????1???:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[7:6];
      41'b????????????????????????????????????1????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[9:8];
      41'b???????????????????????????????????1?????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[11:10];
      41'b??????????????????????????????????1??????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[13:12];
      41'b?????????????????????????????????1???????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[15:14];
      41'b????????????????????????????????1????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[17:16];
      41'b???????????????????????????????1?????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[19:18];
      41'b??????????????????????????????1??????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[21:20];
      41'b?????????????????????????????1???????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[23:22];
      41'b????????????????????????????1????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[25:24];
      41'b???????????????????????????1?????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[27:26];
      41'b??????????????????????????1??????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[29:28];
      41'b?????????????????????????1???????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[31:30];
      41'b????????????????????????1????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[33:32];
      41'b???????????????????????1?????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[35:34];
      41'b??????????????????????1??????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[37:36];
      41'b?????????????????????1???????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[39:38];
      41'b????????????????????1????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[41:40];
      41'b???????????????????1?????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[43:42];
      41'b??????????????????1??????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[45:44];
      41'b?????????????????1???????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[47:46];
      41'b????????????????1????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[49:48];
      41'b???????????????1?????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[51:50];
      41'b??????????????1??????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[53:52];
      41'b?????????????1???????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[55:54];
      41'b????????????1????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[57:56];
      41'b???????????1?????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[59:58];
      41'b??????????1??????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[61:60];
      41'b?????????1???????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[63:62];
      41'b????????1????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[65:64];
      41'b???????1?????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[67:66];
      41'b??????1??????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[69:68];
      41'b?????1???????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[71:70];
      41'b????1????????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[73:72];
      41'b???1?????????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[75:74];
      41'b??1??????????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[77:76];
      41'b?1???????????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[79:78];
      41'b1????????????????????????????????????????:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = b[81:80];
      default:
        \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839  = a;
    endcase
  endfunction
  assign \$verific$n265$10667  = \$verific$select_159$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10839 (2'h0, 82'h000000d00000000000000, { \$verific$n196$10450 , \$verific$n197$10451 , \$verific$n198$10452 , \$verific$n199$10453 , \$verific$n200$10454 , \$verific$n201$10455 , \$verific$n202$10456 , \$verific$n203$10457 , \$verific$n204$10458 , \$verific$n205$10459 , \$verific$n206$10460 , \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n214$10468 , \$verific$n215$10469 , \$verific$n216$10470 , \$verific$n217$10471 , \$verific$n218$10472 , \$verific$n219$10473 , \$verific$n220$10474 , \$verific$n221$10475 , \$verific$n222$10476 , \$verific$n223$10477 , \$verific$n224$10478 , \$verific$n225$10479 , \$verific$n226$10480 , \$verific$n227$10481 , \$verific$n228$10482 , \$verific$n229$10483 , \$verific$n230$10484 , \$verific$n231$10485 , \$verific$n232$10486 , \$verific$n233$10487 , \$verific$n234$10488 , \$verific$n235$10489 , \$verific$n236$10490  });
  function [1:0] \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846 ;
    input [1:0] a;
    input [81:0] b;
    input [40:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1139.11-1293.18" *)
    (* parallel_case *)
    casez (s)
      41'b????????????????????????????????????????1:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[1:0];
      41'b???????????????????????????????????????1?:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[3:2];
      41'b??????????????????????????????????????1??:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[5:4];
      41'b?????????????????????????????????????1???:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[7:6];
      41'b????????????????????????????????????1????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[9:8];
      41'b???????????????????????????????????1?????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[11:10];
      41'b??????????????????????????????????1??????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[13:12];
      41'b?????????????????????????????????1???????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[15:14];
      41'b????????????????????????????????1????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[17:16];
      41'b???????????????????????????????1?????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[19:18];
      41'b??????????????????????????????1??????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[21:20];
      41'b?????????????????????????????1???????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[23:22];
      41'b????????????????????????????1????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[25:24];
      41'b???????????????????????????1?????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[27:26];
      41'b??????????????????????????1??????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[29:28];
      41'b?????????????????????????1???????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[31:30];
      41'b????????????????????????1????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[33:32];
      41'b???????????????????????1?????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[35:34];
      41'b??????????????????????1??????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[37:36];
      41'b?????????????????????1???????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[39:38];
      41'b????????????????????1????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[41:40];
      41'b???????????????????1?????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[43:42];
      41'b??????????????????1??????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[45:44];
      41'b?????????????????1???????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[47:46];
      41'b????????????????1????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[49:48];
      41'b???????????????1?????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[51:50];
      41'b??????????????1??????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[53:52];
      41'b?????????????1???????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[55:54];
      41'b????????????1????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[57:56];
      41'b???????????1?????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[59:58];
      41'b??????????1??????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[61:60];
      41'b?????????1???????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[63:62];
      41'b????????1????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[65:64];
      41'b???????1?????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[67:66];
      41'b??????1??????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[69:68];
      41'b?????1???????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[71:70];
      41'b????1????????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[73:72];
      41'b???1?????????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[75:74];
      41'b??1??????????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[77:76];
      41'b?1???????????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[79:78];
      41'b1????????????????????????????????????????:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = b[81:80];
      default:
        \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846  = a;
    endcase
  endfunction
  assign \$verific$n282$10668  = \$verific$select_174$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:1293$10846 (2'h0, 82'h0000000000000000af000, { \$verific$n196$10450 , \$verific$n197$10451 , \$verific$n198$10452 , \$verific$n199$10453 , \$verific$n200$10454 , \$verific$n201$10455 , \$verific$n202$10456 , \$verific$n203$10457 , \$verific$n204$10458 , \$verific$n205$10459 , \$verific$n206$10460 , \$verific$n207$10461 , \$verific$n208$10462 , \$verific$n209$10463 , \$verific$n210$10464 , \$verific$n211$10465 , \$verific$n212$10466 , \$verific$n213$10467 , \$verific$n214$10468 , \$verific$n215$10469 , \$verific$n216$10470 , \$verific$n217$10471 , \$verific$n218$10472 , \$verific$n219$10473 , \$verific$n220$10474 , \$verific$n221$10475 , \$verific$n222$10476 , \$verific$n223$10477 , \$verific$n224$10478 , \$verific$n225$10479 , \$verific$n226$10480 , \$verific$n227$10481 , \$verific$n228$10482 , \$verific$n229$10483 , \$verific$n230$10484 , \$verific$n231$10485 , \$verific$n232$10486 , \$verific$n233$10487 , \$verific$n234$10488 , \$verific$n235$10489 , \$verific$n236$10490  });
  function [1:0] \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = b[49:48];
      default:
        \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999  = a;
    endcase
  endfunction
  assign jump_target_mux_sel_o = \$verific$select_380$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$10999 (2'h0, 50'h1b55555555555, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = b[49:48];
      default:
        \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000  = a;
    endcase
  endfunction
  assign jump_in_id = \$verific$select_381$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11000 (2'h0, { 2'h1, \$verific$n8$10411 , 47'h300000000000 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [2:0] \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001 ;
    input [2:0] a;
    input [74:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[2:0];
      25'b???????????????????????1?:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[5:3];
      25'b??????????????????????1??:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[8:6];
      25'b?????????????????????1???:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[11:9];
      25'b????????????????????1????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[14:12];
      25'b???????????????????1?????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[17:15];
      25'b??????????????????1??????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[20:18];
      25'b?????????????????1???????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[23:21];
      25'b????????????????1????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[26:24];
      25'b???????????????1?????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[29:27];
      25'b??????????????1??????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[32:30];
      25'b?????????????1???????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[35:33];
      25'b????????????1????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[38:36];
      25'b???????????1?????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[41:39];
      25'b??????????1??????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[44:42];
      25'b?????????1???????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[47:45];
      25'b????????1????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[50:48];
      25'b???????1?????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[53:51];
      25'b??????1??????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[56:54];
      25'b?????1???????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[59:57];
      25'b????1????????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[62:60];
      25'b???1?????????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[65:63];
      25'b??1??????????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[68:66];
      25'b?1???????????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[71:69];
      25'b1????????????????????????:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = b[74:72];
      default:
        \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001  = a;
    endcase
  endfunction
  assign \$verific$n641$10709  = \$verific$select_382$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11001 (3'h0, { 34'h090000110, \$verific$n378$10685 , 21'h000000, \$verific$n450$10694 , 7'h00, \$verific$n592$10706 , 6'h00 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [2:0] \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002 ;
    input [2:0] a;
    input [74:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[2:0];
      25'b???????????????????????1?:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[5:3];
      25'b??????????????????????1??:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[8:6];
      25'b?????????????????????1???:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[11:9];
      25'b????????????????????1????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[14:12];
      25'b???????????????????1?????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[17:15];
      25'b??????????????????1??????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[20:18];
      25'b?????????????????1???????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[23:21];
      25'b????????????????1????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[26:24];
      25'b???????????????1?????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[29:27];
      25'b??????????????1??????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[32:30];
      25'b?????????????1???????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[35:33];
      25'b????????????1????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[38:36];
      25'b???????????1?????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[41:39];
      25'b??????????1??????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[44:42];
      25'b?????????1???????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[47:45];
      25'b????????1????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[50:48];
      25'b???????1?????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[53:51];
      25'b??????1??????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[56:54];
      25'b?????1???????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[59:57];
      25'b????1????????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[62:60];
      25'b???1?????????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[65:63];
      25'b??1??????????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[68:66];
      25'b?1???????????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[71:69];
      25'b1????????????????????????:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = b[74:72];
      default:
        \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002  = a;
    endcase
  endfunction
  assign \$verific$n645$10710  = \$verific$select_383$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11002 (3'h0, { 6'h12, \$verific$n19$10643 , 1'h0, \$verific$n32$10414 , instr_rdata_i[14], 1'h0, \$verific$n32$10414 , instr_rdata_i[14], 1'h0, \$verific$n70$10647 [1], 2'h0, \$verific$n70$10647 [1], 13'h0092, \$verific$n343$10679 , 21'h000000, \$verific$n454$10695 , \$verific$n507$10703 , 4'h0, \$verific$n585$10586 , 7'h00 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [3:0] \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003 ;
    input [3:0] a;
    input [99:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[3:0];
      25'b???????????????????????1?:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[7:4];
      25'b??????????????????????1??:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[11:8];
      25'b?????????????????????1???:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[15:12];
      25'b????????????????????1????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[19:16];
      25'b???????????????????1?????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[23:20];
      25'b??????????????????1??????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[27:24];
      25'b?????????????????1???????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[31:28];
      25'b????????????????1????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[35:32];
      25'b???????????????1?????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[39:36];
      25'b??????????????1??????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[43:40];
      25'b?????????????1???????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[47:44];
      25'b????????????1????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[51:48];
      25'b???????????1?????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[55:52];
      25'b??????????1??????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[59:56];
      25'b?????????1???????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[63:60];
      25'b????????1????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[67:64];
      25'b???????1?????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[71:68];
      25'b??????1??????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[75:72];
      25'b?????1???????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[79:76];
      25'b????1????????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[83:80];
      25'b???1?????????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[87:84];
      25'b??1??????????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[91:88];
      25'b?1???????????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[95:92];
      25'b1????????????????????????:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = b[99:96];
      default:
        \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003  = a;
    endcase
  endfunction
  assign \$verific$n649$10711  = \$verific$select_384$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11003 (4'h0, { 8'h33, \$verific$n23$10644 , 3'h0, \$verific$n32$10414 , 3'h0, \$verific$n32$10414 , 24'h000220, \$verific$n360$10682 , 32'h00000000, \$verific$n491$10700 , 16'h0000 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [6:0] \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004 ;
    input [6:0] a;
    input [174:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[6:0];
      25'b???????????????????????1?:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[13:7];
      25'b??????????????????????1??:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[20:14];
      25'b?????????????????????1???:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[27:21];
      25'b????????????????????1????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[34:28];
      25'b???????????????????1?????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[41:35];
      25'b??????????????????1??????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[48:42];
      25'b?????????????????1???????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[55:49];
      25'b????????????????1????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[62:56];
      25'b???????????????1?????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[69:63];
      25'b??????????????1??????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[76:70];
      25'b?????????????1???????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[83:77];
      25'b????????????1????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[90:84];
      25'b???????????1?????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[97:91];
      25'b??????????1??????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[104:98];
      25'b?????????1???????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[111:105];
      25'b????????1????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[118:112];
      25'b???????1?????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[125:119];
      25'b??????1??????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[132:126];
      25'b?????1???????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[139:133];
      25'b????1????????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[146:140];
      25'b???1?????????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[153:147];
      25'b??1??????????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[160:154];
      25'b?1???????????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[167:161];
      25'b1????????????????????????:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = b[174:168];
      default:
        \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004  = a;
    endcase
  endfunction
  assign alu_operator_o = \$verific$select_385$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11004 (7'h00, { 14'h0c18, \$verific$n10$10642 , 49'h060c18300cc18, \$verific$n102$10651 , \$verific$n348$10680 , 49'h00c183060c183, \$verific$n434$10691 , \$verific$n483$10699 , 28'h060c183 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = b[49:48];
      default:
        \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016  = a;
    endcase
  endfunction
  assign \$verific$n675$10712  = \$verific$select_399$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11016 (2'h0, 50'h0250000000000, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745 ;
    input [1:0] a;
    input [11:0] b;
    input [5:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:480.11-489.18" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745  = b[1:0];
      6'b????1?:
        \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745  = b[3:2];
      6'b???1??:
        \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745  = b[5:4];
      6'b??1???:
        \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745  = b[7:6];
      6'b?1????:
        \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745  = b[9:8];
      6'b1?????:
        \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745  = b[11:10];
      default:
        \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745  = a;
    endcase
  endfunction
  assign \$verific$n65$10646  = \$verific$select_40$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:489$10745 (2'h0, { 10'h294, \$verific$n44$10645  }, { \$verific$n59$10422 , \$verific$n85$10433 , \$verific$n61$10423 , \$verific$n62$10424 , \$verific$n63$10425 , \$verific$n64$10426  });
  function [1:0] \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = b[49:48];
      default:
        \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029  = a;
    endcase
  endfunction
  assign regc_mux_o = \$verific$select_424$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11029 (2'h0, { 6'h3f, \$verific$n32$10414 , 1'h1, \$verific$n32$10414 , 13'h1fff, \$verific$n357$10681 , 14'h3fff, \$verific$n446$10693 , \$verific$n499$10701 , 8'hff }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = b[49:48];
      default:
        \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030  = a;
    endcase
  endfunction
  assign data_type_o = \$verific$select_425$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11030 (2'h0, { 6'h00, \$verific$n44$10645 , \$verific$n44$10645 , \$verific$n74$10648 , \$verific$n74$10648 , 36'h000000000 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = b[49:48];
      default:
        \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035  = a;
    endcase
  endfunction
  assign bmask_b_mux_o = \$verific$select_434$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11035 (2'h0, { 22'h2aaaaa, \$verific$n340$10678 , 14'h2aaa, \$verific$n442$10692 , \$verific$n513$10704 , 8'haa }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [2:0] \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042 ;
    input [2:0] a;
    input [74:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[2:0];
      25'b???????????????????????1?:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[5:3];
      25'b??????????????????????1??:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[8:6];
      25'b?????????????????????1???:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[11:9];
      25'b????????????????????1????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[14:12];
      25'b???????????????????1?????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[17:15];
      25'b??????????????????1??????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[20:18];
      25'b?????????????????1???????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[23:21];
      25'b????????????????1????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[26:24];
      25'b???????????????1?????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[29:27];
      25'b??????????????1??????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[32:30];
      25'b?????????????1???????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[35:33];
      25'b????????????1????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[38:36];
      25'b???????????1?????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[41:39];
      25'b??????????1??????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[44:42];
      25'b?????????1???????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[47:45];
      25'b????????1????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[50:48];
      25'b???????1?????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[53:51];
      25'b??????1??????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[56:54];
      25'b?????1???????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[59:57];
      25'b????1????????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[62:60];
      25'b???1?????????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[65:63];
      25'b??1??????????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[68:66];
      25'b?1???????????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[71:69];
      25'b1????????????????????????:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = b[74:72];
      default:
        \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042  = a;
    endcase
  endfunction
  assign mult_operator_o = \$verific$select_442$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11042 (3'h0, { 33'h092492492, \$verific$n370$10683 , 21'h092492, \$verific$n465$10697 , 2'h2, \$verific$n470$10533 , 12'h492 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = b[49:48];
      default:
        \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043  = a;
    endcase
  endfunction
  assign mult_signed_mode_o = \$verific$select_443$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11043 (2'h0, { 22'h000000, \$verific$n374$10684 , 14'h0000, \$verific$n460$10696 , 10'h000 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = b[49:48];
      default:
        \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044  = a;
    endcase
  endfunction
  assign alu_vec_mode_o = \$verific$select_444$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11044 (2'h0, { 22'h000000, \$verific$n381$10686 , 17'h00001, instr_rdata_i[12], 8'h00 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = b[49:48];
      default:
        \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049  = a;
    endcase
  endfunction
  assign mult_dot_signed_o = \$verific$select_449$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11049 (2'h0, { 40'h0000000000, \$verific$n504$10702 , 8'h00 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [1:0] \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062 ;
    input [1:0] a;
    input [49:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[1:0];
      25'b???????????????????????1?:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[3:2];
      25'b??????????????????????1??:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[5:4];
      25'b?????????????????????1???:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[7:6];
      25'b????????????????????1????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[9:8];
      25'b???????????????????1?????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[11:10];
      25'b??????????????????1??????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[13:12];
      25'b?????????????????1???????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[15:14];
      25'b????????????????1????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[17:16];
      25'b???????????????1?????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[19:18];
      25'b??????????????1??????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[21:20];
      25'b?????????????1???????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[23:22];
      25'b????????????1????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[25:24];
      25'b???????????1?????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[27:26];
      25'b??????????1??????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[29:28];
      25'b?????????1???????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[31:30];
      25'b????????1????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[33:32];
      25'b???????1?????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[35:34];
      25'b??????1??????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[37:36];
      25'b?????1???????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[39:38];
      25'b????1????????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[41:40];
      25'b???1?????????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[43:42];
      25'b??1??????????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[45:44];
      25'b?1???????????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[47:46];
      25'b1????????????????????????:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = b[49:48];
      default:
        \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062  = a;
    endcase
  endfunction
  assign csr_op = \$verific$select_462$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11062 (2'h0, { 44'h00000000000, \$verific$n596$10707 , 4'h0 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  function [2:0] \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066 ;
    input [2:0] a;
    input [74:0] b;
    input [24:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:317.5-2487.12" *)
    (* parallel_case *)
    casez (s)
      25'b????????????????????????1:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[2:0];
      25'b???????????????????????1?:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[5:3];
      25'b??????????????????????1??:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[8:6];
      25'b?????????????????????1???:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[11:9];
      25'b????????????????????1????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[14:12];
      25'b???????????????????1?????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[17:15];
      25'b??????????????????1??????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[20:18];
      25'b?????????????????1???????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[23:21];
      25'b????????????????1????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[26:24];
      25'b???????????????1?????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[29:27];
      25'b??????????????1??????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[32:30];
      25'b?????????????1???????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[35:33];
      25'b????????????1????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[38:36];
      25'b???????????1?????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[41:39];
      25'b??????????1??????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[44:42];
      25'b?????????1???????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[47:45];
      25'b????????1????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[50:48];
      25'b???????1?????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[53:51];
      25'b??????1??????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[56:54];
      25'b?????1???????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[59:57];
      25'b????1????????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[62:60];
      25'b???1?????????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[65:63];
      25'b??1??????????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[68:66];
      25'b?1???????????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[71:69];
      25'b1????????????????????????:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = b[74:72];
      default:
        \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066  = a;
    endcase
  endfunction
  assign hwloop_we = \$verific$select_466$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_decoder.sv:2487$11066 (3'h0, { 69'h000000000000000000, \$verific$n602$10708 , 3'h0 }, { \$verific$n610$10593 , \$verific$n611$10594 , \$verific$n612$10595 , \$verific$n613$10596 , \$verific$n614$10597 , \$verific$n615$10598 , \$verific$n616$10599 , \$verific$n617$10600 , \$verific$n618$10601 , \$verific$n619$10602 , \$verific$n620$10603 , \$verific$n621$10604 , \$verific$n622$10605 , \$verific$n623$10606 , \$verific$n624$10607 , \$verific$n625$10608 , \$verific$n626$10609 , \$verific$n627$10610 , \$verific$n628$10611 , \$verific$n629$10612 , \$verific$n630$10613 , \$verific$n631$10614 , \$verific$n632$10615 , \$verific$n633$10616 , \$verific$n634$10617  });
  assign fp_op_group = 2'h0;
  assign fpu_op = 4'h6;
  assign fpu_vec_op = 1'h0;
  assign fpu_op_mod = 1'h0;
  assign check_fprm = 1'h0;
  assign apu_en = 1'h0;
  assign jump_in_dec_o = jump_in_id;
  assign atop_o = 6'h00;
  assign data_reg_offset_o = 2'h0;
  assign data_sign_extension_o[1] = 1'h0;
  assign fp_rnd_mode_o = 3'h0;
  assign apu_flags_src_o = 2'h0;
  assign apu_lat_o = 2'h0;
  assign apu_op_o = 6'h00;
  assign apu_type_o = 2'h0;
  assign fpu_int_fmt_o = 2'h2;
  assign fpu_src_fmt_o = 3'h0;
  assign fpu_dst_fmt_o = 3'h0;
  assign regfile_alu_we_dec_o = regfile_alu_we;
  assign scalar_replication_c_o = 1'h0;
  assign reg_fp_d_o = 1'h0;
  assign reg_fp_c_o = 1'h0;
  assign reg_fp_b_o = 1'h0;
  assign reg_fp_a_o = 1'h0;
  assign uret_insn_o = 1'h0;
  assign \$verific$n41$10415  = \$auto$bmuxmap.cc:84:execute$15470 ;
  assign \$verific$n43$10416  = \$auto$bmuxmap.cc:84:execute$15475 ;
  assign \$verific$n445$10529  = \$auto$bmuxmap.cc:84:execute$15480 ;
  assign \$verific$n449$10530  = \$auto$bmuxmap.cc:84:execute$15485 ;
  assign \$verific$n459$10531  = \$auto$bmuxmap.cc:84:execute$15490 ;
  assign \$verific$n482$10536  = \$auto$bmuxmap.cc:84:execute$15559 ;
  assign \$verific$n496$10537  = \$auto$bmuxmap.cc:84:execute$15628 ;
  assign \$verific$n497$10538  = \$auto$bmuxmap.cc:84:execute$15697 ;
  assign \$verific$n498$10539  = \$auto$bmuxmap.cc:84:execute$15766 ;
  assign \$verific$n502$10540  = \$auto$bmuxmap.cc:84:execute$15835 ;
  assign \$verific$n503$10541  = \$auto$bmuxmap.cc:84:execute$15904 ;
  assign \$verific$n511$10542  = \$auto$bmuxmap.cc:84:execute$15973 ;
  assign \$verific$n512$10543  = \$auto$bmuxmap.cc:84:execute$16042 ;
  assign \$verific$n556$10563  = \$auto$bmuxmap.cc:84:execute$16047 ;
  assign \$verific$n606$10590  = \$auto$bmuxmap.cc:84:execute$16057 ;
  assign \$verific$n607$10591  = \$auto$bmuxmap.cc:84:execute$16062 ;
  assign \$verific$n608$10592  = \$auto$bmuxmap.cc:84:execute$16072 ;
  assign \$verific$n110$10435  = \$auto$bmuxmap.cc:84:execute$16082 ;
  assign \$verific$n112$10437  = \$auto$bmuxmap.cc:84:execute$16087 ;
  assign \$verific$n121$10438  = \$auto$bmuxmap.cc:84:execute$16097 ;
  assign \$verific$n135$10441  = \$auto$bmuxmap.cc:84:execute$16107 ;
  assign \$verific$n144$10442  = \$auto$bmuxmap.cc:84:execute$16117 ;
  assign \$verific$n146$10443  = \$auto$bmuxmap.cc:84:execute$16127 ;
  assign \$verific$n152$10444  = \$auto$bmuxmap.cc:84:execute$16137 ;
  assign \$verific$n18$10412  = \$auto$bmuxmap.cc:84:execute$16142 ;
  assign \$verific$n23$10644  = \$auto$bmuxmap.cc:84:execute$16152 ;
  assign \$verific$n44$10645  = \$auto$bmuxmap.cc:84:execute$16157 ;
  assign \$verific$n434$10691  = \$auto$bmuxmap.cc:84:execute$16162 ;
  assign \$verific$n442$10692  = \$auto$bmuxmap.cc:84:execute$16167 ;
  assign \$verific$n446$10693  = \$auto$bmuxmap.cc:84:execute$16172 ;
  assign \$verific$n450$10694  = \$auto$bmuxmap.cc:84:execute$16177 ;
  assign \$verific$n454$10695  = \$auto$bmuxmap.cc:84:execute$16182 ;
  assign \$verific$n460$10696  = \$auto$bmuxmap.cc:84:execute$16187 ;
  assign \$verific$n465$10697  = \$auto$bmuxmap.cc:84:execute$16192 ;
  assign \$verific$n483$10699  = \$auto$bmuxmap.cc:84:execute$16261 ;
  assign \$verific$n491$10700  = \$auto$bmuxmap.cc:84:execute$16330 ;
  assign \$verific$n499$10701  = \$auto$bmuxmap.cc:84:execute$16399 ;
  assign \$verific$n504$10702  = \$auto$bmuxmap.cc:84:execute$16468 ;
  assign \$verific$n507$10703  = \$auto$bmuxmap.cc:84:execute$16537 ;
  assign \$verific$n513$10704  = \$auto$bmuxmap.cc:84:execute$16606 ;
  assign \$verific$n553$10705  = \$auto$bmuxmap.cc:84:execute$16611 ;
  assign \$verific$n602$10708  = \$auto$bmuxmap.cc:84:execute$16621 ;
  assign { \$verific$n10$10642 , \$verific$n102$10651  } = \$auto$bmuxmap.cc:84:execute$16631 ;
  assign { \$verific$n414$10690 , \$verific$n394$10689  } = \$auto$bmuxmap.cc:84:execute$16636 ;
  assign \$verific$n113$10652  = \$auto$bmuxmap.cc:84:execute$16646 ;
  assign \$verific$n122$10653  = \$auto$bmuxmap.cc:84:execute$16656 ;
  assign \$verific$n125$10654  = \$auto$bmuxmap.cc:84:execute$16666 ;
  assign \$verific$n130$10655  = \$auto$bmuxmap.cc:84:execute$16676 ;
  assign \$verific$n136$10656  = \$auto$bmuxmap.cc:84:execute$16686 ;
  assign \$verific$n147$10657  = \$auto$bmuxmap.cc:84:execute$16696 ;
  assign \$verific$n153$10658  = \$auto$bmuxmap.cc:84:execute$16706 ;
  assign \$verific$n156$10659  = \$auto$bmuxmap.cc:84:execute$16716 ;
  assign \$verific$n19$10643  = \$auto$bmuxmap.cc:84:execute$16726 ;
endmodule

(* keep =  1  *)
(* hdlname = "riscv_ex_stage" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:40.8-40.22" *)
module \riscv_ex_stage(FP_DIVSQRT=1) (clk, rst_n, alu_en_i, alu_is_clpx_i, alu_is_subrot_i, mult_en_i, mult_sel_subword_i, mult_is_clpx_i, mult_clpx_img_i, mult_multicycle_o, fpu_fflags_we_o, apu_en_i, apu_read_dep_o, apu_write_dep_o, apu_perf_type_o, apu_perf_cont_o, apu_perf_wb_o, apu_busy_o, apu_ready_wb_o, apu_master_req_o, apu_master_ready_o
, apu_master_gnt_i, apu_master_valid_i, lsu_en_i, branch_in_ex_i, regfile_alu_we_i, regfile_we_i, csr_access_i, regfile_we_wb_o, regfile_alu_we_fw_o, branch_decision_o, lsu_ready_ex_i, lsu_err_i, ex_ready_o, ex_valid_o, wb_ready_i, \apu_master_operands_o[2] , apu_master_op_o, apu_master_result_i, \apu_master_operands_o[1] , \apu_master_operands_o[0] , jump_target_o
, alu_operator_i, alu_operand_a_i, alu_operand_b_i, alu_operand_c_i, bmask_a_i, bmask_b_i, imm_vec_ext_i, alu_vec_mode_i, alu_clpx_shift_i, mult_operator_i, mult_operand_a_i, mult_operand_b_i, mult_operand_c_i, mult_signed_mode_i, mult_imm_i, mult_dot_op_a_i, mult_dot_op_b_i, mult_dot_op_c_i, mult_dot_signed_i, mult_clpx_shift_i, fpu_prec_i
, fpu_fflags_o, apu_op_i, apu_lat_i, \apu_operands_i[0] , \apu_operands_i[1] , \apu_operands_i[2] , apu_waddr_i, apu_flags_i, \apu_read_regs_i[0] , \apu_read_regs_i[1] , \apu_read_regs_i[2] , apu_read_regs_valid_i, \apu_write_regs_i[0] , \apu_write_regs_i[1] , apu_write_regs_valid_i, lsu_rdata_i, csr_rdata_i, regfile_alu_waddr_i, regfile_waddr_i, regfile_waddr_wb_o, regfile_wdata_wb_o
, regfile_alu_waddr_fw_o, regfile_alu_wdata_fw_o);
  wire [31:0] \$verific$n158$5536 ;
  wire [31:0] \$verific$n224$5538 ;
  wire \$verific$n339$5502 ;
  wire \$verific$n340$5503 ;
  wire \$verific$n341$5504 ;
  wire \$verific$n347$5505 ;
  wire [5:0] \$verific$n389$5543 ;
  wire [31:0] \$verific$n396$5544 ;
  wire \$verific$n4$5497 ;
  wire \$verific$n46$5499 ;
  wire \$verific$n48$5500 ;
  wire \$verific$n5$5498 ;
  wire \$verific$n719$5508 ;
  wire \$verific$n720$5509 ;
  wire [5:0] \$verific$n731$5547 ;
  wire \$verific$n739$5511 ;
  wire \$verific$n740$5512 ;
  wire [5:0] \$verific$n741$5548 ;
  wire \$verific$n756$5513 ;
  wire \$verific$n757$5514 ;
  wire \$verific$n758$5515 ;
  wire \$verific$n759$5516 ;
  wire \$verific$n760$5517 ;
  wire \$verific$n761$5518 ;
  wire \$verific$n762$5519 ;
  wire \$verific$n763$5520 ;
  wire \$verific$n766$5522 ;
  wire \$verific$n767$5523 ;
  wire \$verific$n768$5524 ;
  wire \$verific$n769$5525 ;
  wire \$verific$n770$5526 ;
  wire \$verific$n771$5527 ;
  wire \$verific$n772$5528 ;
  wire [31:0] \$verific$n92$5534 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:68.23-68.39" *)
  input [1:0] alu_clpx_shift_i;
  wire [1:0] alu_clpx_shift_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:170.19-170.33" *)
  wire alu_cmp_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:61.23-61.31" *)
  input alu_en_i;
  wire alu_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:66.23-66.36" *)
  input alu_is_clpx_i;
  wire alu_is_clpx_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:67.23-67.38" *)
  input alu_is_subrot_i;
  wire alu_is_subrot_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:58.23-58.38" *)
  input [31:0] alu_operand_a_i;
  wire [31:0] alu_operand_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:59.23-59.38" *)
  input [31:0] alu_operand_b_i;
  wire [31:0] alu_operand_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:60.23-60.38" *)
  input [31:0] alu_operand_c_i;
  wire [31:0] alu_operand_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:57.35-57.49" *)
  input [6:0] alu_operator_i;
  wire [6:0] alu_operator_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:178.19-178.28" *)
  wire alu_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:168.19-168.29" *)
  wire [31:0] alu_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:65.23-65.37" *)
  input [1:0] alu_vec_mode_i;
  wire [1:0] alu_vec_mode_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:189.19-189.29" *)
  wire apu_active;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:114.39-114.49" *)
  output apu_busy_o;
  wire apu_busy_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:96.39-96.47" *)
  input apu_en_i;
  wire apu_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:101.39-101.50" *)
  input [14:0] apu_flags_i;
  wire [14:0] apu_flags_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:98.39-98.48" *)
  input [1:0] apu_lat_i;
  wire [1:0] apu_lat_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:121.38-121.54" *)
  input apu_master_gnt_i;
  wire apu_master_gnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:124.38-124.53" *)
  output [5:0] apu_master_op_o;
  wire [5:0] apu_master_op_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:123.42-123.63" *)
  output [31:0] \apu_master_operands_o[0] ;
  wire [31:0] \apu_master_operands_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:123.42-123.63" *)
  output [31:0] \apu_master_operands_o[1] ;
  wire [31:0] \apu_master_operands_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:123.42-123.63" *)
  output [31:0] \apu_master_operands_o[2] ;
  wire [31:0] \apu_master_operands_o[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:120.38-120.56" *)
  output apu_master_ready_o;
  wire apu_master_ready_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:119.38-119.54" *)
  output apu_master_req_o;
  wire apu_master_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:127.38-127.57" *)
  input [31:0] apu_master_result_i;
  wire [31:0] apu_master_result_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:126.38-126.56" *)
  input apu_master_valid_i;
  wire apu_master_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:191.19-191.33" *)
  wire apu_multicycle;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:97.39-97.47" *)
  input [5:0] apu_op_i;
  wire [5:0] apu_op_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:99.42-99.56" *)
  input [31:0] \apu_operands_i[0] ;
  wire [31:0] \apu_operands_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:99.42-99.56" *)
  input [31:0] \apu_operands_i[1] ;
  wire [31:0] \apu_operands_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:99.42-99.56" *)
  input [31:0] \apu_operands_i[2] ;
  wire [31:0] \apu_operands_i[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:111.39-111.54" *)
  output apu_perf_cont_o;
  wire apu_perf_cont_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:110.39-110.54" *)
  output apu_perf_type_o;
  wire apu_perf_type_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:112.39-112.52" *)
  output apu_perf_wb_o;
  wire apu_perf_wb_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:105.39-105.53" *)
  output apu_read_dep_o;
  wire apu_read_dep_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:103.39-103.54" *)
  input [5:0] \apu_read_regs_i[0] ;
  wire [5:0] \apu_read_regs_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:103.39-103.54" *)
  input [5:0] \apu_read_regs_i[1] ;
  wire [5:0] \apu_read_regs_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:103.39-103.54" *)
  input [5:0] \apu_read_regs_i[2] ;
  wire [5:0] \apu_read_regs_i[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:104.39-104.60" *)
  input [2:0] apu_read_regs_valid_i;
  wire [2:0] apu_read_regs_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:115.39-115.53" *)
  output apu_ready_wb_o;
  wire apu_ready_wb_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:187.19-187.29" *)
  wire [31:0] apu_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:190.19-190.34" *)
  wire apu_singlecycle;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:188.19-188.28" *)
  wire apu_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:185.19-185.28" *)
  wire apu_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:186.19-186.28" *)
  wire [5:0] apu_waddr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:100.39-100.50" *)
  input [5:0] apu_waddr_i;
  wire [5:0] apu_waddr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:108.39-108.54" *)
  output apu_write_dep_o;
  wire apu_write_dep_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:106.39-106.55" *)
  input [5:0] \apu_write_regs_i[0] ;
  wire [5:0] \apu_write_regs_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:106.39-106.55" *)
  input [5:0] \apu_write_regs_i[1] ;
  wire [5:0] \apu_write_regs_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:107.39-107.61" *)
  input [1:0] apu_write_regs_valid_i;
  wire [1:0] apu_write_regs_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:62.23-62.32" *)
  input [4:0] bmask_a_i;
  wire [4:0] bmask_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:63.23-63.32" *)
  input [4:0] bmask_b_i;
  wire [4:0] bmask_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:157.23-157.40" *)
  output branch_decision_o;
  wire branch_decision_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:133.23-133.37" *)
  input branch_in_ex_i;
  wire branch_in_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:53.23-53.26" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:142.23-142.35" *)
  input csr_access_i;
  wire csr_access_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:143.23-143.34" *)
  input [31:0] csr_rdata_i;
  wire [31:0] csr_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:163.23-163.33" *)
  output ex_ready_o;
  wire ex_ready_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:164.23-164.33" *)
  output ex_valid_o;
  wire ex_valid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:92.39-92.51" *)
  output [4:0] fpu_fflags_o;
  wire [4:0] fpu_fflags_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:93.39-93.54" *)
  output fpu_fflags_we_o;
  wire fpu_fflags_we_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:91.39-91.49" *)
  input [4:0] fpu_prec_i;
  wire [4:0] fpu_prec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:180.19-180.28" *)
  wire fpu_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:64.23-64.36" *)
  input [1:0] imm_vec_ext_i;
  wire [1:0] imm_vec_ext_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:156.23-156.36" *)
  output [31:0] jump_target_o;
  wire [31:0] jump_target_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:129.23-129.31" *)
  input lsu_en_i;
  wire lsu_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:161.23-161.32" *)
  input lsu_err_i;
  wire lsu_err_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:130.23-130.34" *)
  input [31:0] lsu_rdata_i;
  wire [31:0] lsu_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:160.23-160.37" *)
  input lsu_ready_ex_i;
  wire lsu_ready_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:86.23-86.38" *)
  input mult_clpx_img_i;
  wire mult_clpx_img_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:85.23-85.40" *)
  input [1:0] mult_clpx_shift_i;
  wire [1:0] mult_clpx_shift_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:80.23-80.38" *)
  input [31:0] mult_dot_op_a_i;
  wire [31:0] mult_dot_op_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:81.23-81.38" *)
  input [31:0] mult_dot_op_b_i;
  wire [31:0] mult_dot_op_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:82.23-82.38" *)
  input [31:0] mult_dot_op_c_i;
  wire [31:0] mult_dot_op_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:83.23-83.40" *)
  input [1:0] mult_dot_signed_i;
  wire [1:0] mult_dot_signed_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:75.23-75.32" *)
  input mult_en_i;
  wire mult_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:78.23-78.33" *)
  input [4:0] mult_imm_i;
  wire [4:0] mult_imm_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:84.23-84.37" *)
  input mult_is_clpx_i;
  wire mult_is_clpx_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:88.23-88.40" *)
  output mult_multicycle_o;
  wire mult_multicycle_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:72.23-72.39" *)
  input [31:0] mult_operand_a_i;
  wire [31:0] mult_operand_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:73.23-73.39" *)
  input [31:0] mult_operand_b_i;
  wire [31:0] mult_operand_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:74.23-74.39" *)
  input [31:0] mult_operand_c_i;
  wire [31:0] mult_operand_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:71.23-71.38" *)
  input [2:0] mult_operator_i;
  wire [2:0] mult_operator_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:179.19-179.29" *)
  wire mult_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:169.19-169.30" *)
  wire [31:0] mult_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:76.23-76.41" *)
  input mult_sel_subword_i;
  wire mult_sel_subword_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:77.23-77.41" *)
  input [1:0] mult_signed_mode_i;
  wire [1:0] mult_signed_mode_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:151.23-151.45" *)
  output [5:0] regfile_alu_waddr_fw_o;
  wire [5:0] regfile_alu_waddr_fw_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:134.23-134.42" *)
  input [5:0] regfile_alu_waddr_i;
  wire [5:0] regfile_alu_waddr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:153.23-153.45" *)
  output [31:0] regfile_alu_wdata_fw_o;
  wire [31:0] regfile_alu_wdata_fw_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:152.23-152.42" *)
  output regfile_alu_we_fw_o;
  wire regfile_alu_we_fw_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:135.23-135.39" *)
  input regfile_alu_we_i;
  wire regfile_alu_we_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:139.23-139.38" *)
  input [5:0] regfile_waddr_i;
  wire [5:0] regfile_waddr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:173.19-173.36" *)
  reg [5:0] regfile_waddr_lsu;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:146.23-146.41" *)
  output [5:0] regfile_waddr_wb_o;
  wire [5:0] regfile_waddr_wb_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:148.23-148.41" *)
  output [31:0] regfile_wdata_wb_o;
  wire [31:0] regfile_wdata_wb_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:138.23-138.35" *)
  input regfile_we_i;
  wire regfile_we_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:172.19-172.33" *)
  reg regfile_we_lsu;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:147.23-147.38" *)
  output regfile_we_wb_o;
  wire regfile_we_wb_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:54.23-54.28" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:175.19-175.32" *)
  wire wb_contention;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:165.23-165.33" *)
  input wb_ready_i;
  wire wb_ready_i;
  assign \$verific$n769$5525  = \$verific$n768$5524  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:558.23-558.83" *) lsu_en_i;
  assign \$verific$n770$5526  = alu_ready & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:559.27-559.49" *) mult_ready;
  assign \$verific$n771$5527  = \$verific$n770$5526  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:559.27-559.66" *) lsu_ready_ex_i;
  assign \$verific$n772$5528  = \$verific$n771$5527  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:559.26-559.80" *) wb_ready_i;
  assign ex_valid_o = \$verific$n769$5525  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:558.23-559.80" *) \$verific$n772$5528 ;
  assign regfile_alu_we_fw_o = \$verific$n5$5498  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:205.5-222.8" *) 1'h1 : \$verific$n48$5500 ;
  assign wb_contention = \$verific$n5$5498  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:205.5-222.8" *) \$verific$n48$5500  : 1'h0;
  assign \$verific$n339$5502  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:235.24-235.40" *) 1'h0;
  assign \$verific$n340$5503  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:235.43-235.58" *) 1'h0;
  assign \$verific$n341$5504  = \$verific$n339$5502  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:235.23-235.59" *) \$verific$n340$5503 ;
  assign \$verific$n347$5505  = 1'h0 & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:235.11-235.59" *) \$verific$n341$5504 ;
  assign \$verific$n4$5497  = 1'h0 | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:205.21-205.55" *) 1'h0;
  assign regfile_we_wb_o = regfile_we_lsu ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:233.5-244.8" *) 1'h1 : \$verific$n347$5505 ;
  assign \$verific$n5$5498  = 1'h0 & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:205.9-205.55" *) \$verific$n4$5497 ;
  assign \$verific$n719$5508  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:541.45-541.55" *) lsu_err_i;
  assign \$verific$n720$5509  = regfile_we_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:541.30-541.55" *) \$verific$n719$5508 ;
  assign \$verific$n46$5499  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:210.29-210.38" *) apu_en_i;
  assign \$verific$n739$5511  = wb_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:545.16-549.10" *) 1'h0 : regfile_we_lsu;
  assign \$verific$n740$5512  = ex_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:539.7-549.10" *) \$verific$n720$5509  : \$verific$n739$5511 ;
  assign \$verific$n756$5513  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:556.24-556.34" *) 1'h0;
  assign \$verific$n757$5514  = \$verific$n756$5513  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:556.24-556.46" *) alu_ready;
  assign \$verific$n758$5515  = \$verific$n757$5514  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:556.24-556.59" *) mult_ready;
  assign \$verific$n48$5500  = regfile_alu_we_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:210.10-210.38" *) \$verific$n46$5499 ;
  assign \$verific$n759$5516  = \$verific$n758$5515  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:556.24-556.76" *) lsu_ready_ex_i;
  assign \$verific$n760$5517  = \$verific$n759$5516  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:556.24-557.36" *) wb_ready_i;
  assign \$verific$n761$5518  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:557.39-557.53" *) wb_contention;
  assign \$verific$n762$5519  = \$verific$n760$5517  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:556.24-557.53" *) \$verific$n761$5518 ;
  assign \$verific$n763$5520  = \$verific$n762$5519  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:556.23-557.66" *) 1'h1;
  assign ex_ready_o = \$verific$n763$5520  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:556.23-557.85" *) branch_in_ex_i;
  assign \$verific$n766$5522  = 1'h0 | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:558.24-558.44" *) alu_en_i;
  assign \$verific$n767$5523  = \$verific$n766$5522  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:558.24-558.56" *) mult_en_i;
  assign \$verific$n768$5524  = \$verific$n767$5523  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:558.24-558.71" *) csr_access_i;
  assign \$verific$n92$5534  = alu_en_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:216.7-217.45" *) alu_result : 32'd0;
  assign \$verific$n158$5536  = mult_en_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:218.7-219.46" *) mult_result : \$verific$n92$5534 ;
  assign \$verific$n224$5538  = csr_access_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:220.7-221.46" *) csr_rdata_i : \$verific$n158$5536 ;
  assign regfile_alu_waddr_fw_o = \$verific$n5$5498  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:205.5-222.8" *) 6'h00 : regfile_alu_waddr_i;
  assign regfile_alu_wdata_fw_o = \$verific$n5$5498  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:205.5-222.8" *) apu_result : \$verific$n224$5538 ;
  assign \$verific$n389$5543  = \$verific$n347$5505  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:240.14-244.8" *) 6'h00 : regfile_waddr_lsu;
  assign \$verific$n396$5544  = \$verific$n347$5505  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:240.14-244.8" *) apu_result : lsu_rdata_i;
  assign regfile_waddr_wb_o = regfile_we_lsu ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:233.5-244.8" *) regfile_waddr_lsu : \$verific$n389$5543 ;
  assign regfile_wdata_wb_o = regfile_we_lsu ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:233.5-244.8" *) lsu_rdata_i : \$verific$n396$5544 ;
  assign \$verific$n731$5547  = \$verific$n720$5509  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:542.9-544.12" *) regfile_waddr_i : regfile_waddr_lsu;
  assign \$verific$n741$5548  = ex_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:539.7-549.10" *) \$verific$n731$5547  : regfile_waddr_lsu;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:532.5-550.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) regfile_waddr_lsu <= 6'h00;
    else regfile_waddr_lsu <= \$verific$n741$5548 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_ex_stage.sv:532.5-550.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) regfile_we_lsu <= 1'h0;
    else regfile_we_lsu <= \$verific$n740$5512 ;
  riscv_alu_default alu_i (
    .bmask_a_i(bmask_a_i),
    .bmask_b_i(bmask_b_i),
    .clk(clk),
    .clpx_shift_i(alu_clpx_shift_i),
    .comparison_result_o(alu_cmp_result),
    .enable_i(alu_en_i),
    .ex_ready_i(ex_ready_o),
    .imm_vec_ext_i(imm_vec_ext_i),
    .is_clpx_i(alu_is_clpx_i),
    .is_subrot_i(alu_is_subrot_i),
    .operand_a_i(alu_operand_a_i),
    .operand_b_i(alu_operand_b_i),
    .operand_c_i(alu_operand_c_i),
    .operator_i(alu_operator_i),
    .ready_o(alu_ready),
    .result_o(alu_result),
    .rst_n(rst_n),
    .vector_mode_i(alu_vec_mode_i)
  );
  \riscv_mult(SHARED_DSP_MULT=0)  mult_i (
    .clk(clk),
    .clpx_img_i(mult_clpx_img_i),
    .clpx_shift_i(mult_clpx_shift_i),
    .dot_op_a_i(mult_dot_op_a_i),
    .dot_op_b_i(mult_dot_op_b_i),
    .dot_op_c_i(mult_dot_op_c_i),
    .dot_signed_i(mult_dot_signed_i),
    .enable_i(mult_en_i),
    .ex_ready_i(ex_ready_o),
    .imm_i(mult_imm_i),
    .is_clpx_i(mult_is_clpx_i),
    .multicycle_o(mult_multicycle_o),
    .op_a_i(mult_operand_a_i),
    .op_b_i(mult_operand_b_i),
    .op_c_i(mult_operand_c_i),
    .operator_i(mult_operator_i),
    .ready_o(mult_ready),
    .result_o(mult_result),
    .rst_n(rst_n),
    .short_signed_i(mult_signed_mode_i),
    .short_subword_i(mult_sel_subword_i)
  );
  assign apu_waddr = 6'h00;
  assign apu_multicycle = 1'h0;
  assign apu_singlecycle = 1'h0;
  assign apu_active = 1'h0;
  assign apu_stall = 1'h0;
  assign apu_valid = 1'h0;
  assign fpu_ready = 1'h1;
  assign \apu_master_operands_o[0]  = 32'd0;
  assign \apu_master_operands_o[1]  = 32'd0;
  assign jump_target_o = alu_operand_c_i;
  assign apu_master_op_o = 6'h00;
  assign \apu_master_operands_o[2]  = 32'd0;
  assign fpu_fflags_o = 5'h00;
  assign branch_decision_o = alu_cmp_result;
  assign apu_master_ready_o = 1'h1;
  assign apu_master_req_o = 1'h0;
  assign apu_ready_wb_o = 1'h1;
  assign apu_busy_o = 1'h0;
  assign apu_perf_wb_o = 1'h0;
  assign apu_perf_cont_o = 1'h0;
  assign apu_perf_type_o = 1'h0;
  assign apu_write_dep_o = 1'h0;
  assign apu_read_dep_o = 1'h0;
  assign fpu_fflags_we_o = 1'h0;
endmodule

(* hdlname = "riscv_fetch_fifo" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:25.8-25.24" *)
module riscv_fetch_fifo(clk, rst_n, clear_i, in_valid_i, in_ready_o, in_replace2_i, in_is_hwlp_i, out_valid_o, out_ready_i, unaligned_is_compressed_o, out_valid_stored_o, out_is_hwlp_o, in_addr_i, in_rdata_i, out_rdata_o, out_addr_o);
  wire \$verific$n103$13290 ;
  wire \$verific$n1078$13331 ;
  wire \$verific$n1079$13332 ;
  wire \$verific$n1083$13333 ;
  wire \$verific$n1084$13334 ;
  wire \$verific$n1279$13335 ;
  wire \$verific$n1280$13336 ;
  wire \$verific$n1282$13337 ;
  wire \$verific$n1347$13338 ;
  wire \$verific$n155$13308 ;
  wire [1:0] \$verific$n1552$13355 ;
  wire \$verific$n163$13312 ;
  wire [1:0] \$verific$n1654$13356 ;
  wire \$verific$n169$13316 ;
  wire \$verific$n170$13317 ;
  wire \$verific$n206$13320 ;
  wire \$verific$n2287$13339 ;
  wire [127:0] \$verific$n2843$13366 ;
  wire [3:0] \$verific$n2972$13367 ;
  wire [127:0] \$verific$n3041$13368 ;
  wire [3:0] \$verific$n3170$13369 ;
  wire [127:0] \$verific$n3273$13370 ;
  wire [3:0] \$verific$n3402$13371 ;
  wire \$verific$n346$13323 ;
  wire [31:0] \$verific$n4$13342 ;
  wire [3:0] \$verific$n4284$13381 ;
  wire [1:0] \$verific$n4289$13382 ;
  wire [127:0] \$verific$n4292$13383 ;
  wire [127:0] \$verific$n4421$13384 ;
  wire [31:0] \$verific$n4818$13385 ;
  wire [30:0] \$verific$n4819$13386 ;
  wire [30:0] \$verific$n4820$13387 ;
  wire [30:0] \$verific$n4822$13389 ;
  wire [31:0] \$verific$n4824$13391 ;
  wire [31:0] \$verific$n4825$13392 ;
  wire [31:0] \$verific$n4826$13393 ;
  wire [31:0] \$verific$n4827$13394 ;
  wire [31:0] \$verific$n4828$13395 ;
  wire [31:0] \$verific$n4829$13396 ;
  wire [31:0] \$verific$n4830$13397 ;
  wire [31:0] \$verific$n4831$13398 ;
  wire [31:0] \$verific$n4832$13399 ;
  wire [63:0] \$verific$n4836$13400 ;
  wire [31:0] \$verific$n4837$13401 ;
  wire [31:0] \$verific$n4838$13402 ;
  wire [31:0] \$verific$n4839$13403 ;
  wire [63:0] \$verific$n4840$13404 ;
  wire [31:0] \$verific$n4842$13405 ;
  wire [31:0] \$verific$n4843$13406 ;
  wire [31:0] \$verific$n4844$13407 ;
  wire [31:0] \$verific$n4845$13408 ;
  wire [2:0] \$verific$n4849$13410 ;
  wire [2:0] \$verific$n4850$13411 ;
  wire \$verific$n617$13326 ;
  wire \$verific$n684$13327 ;
  wire \$verific$n879$13328 ;
  wire \$verific$n880$13329 ;
  wire \$verific$n882$13330 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.53-55.59" *)
  wire [31:0] \addr_Q[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.53-55.59" *)
  wire [31:0] \addr_Q[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.53-55.59" *)
  wire [31:0] \addr_Q[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.53-55.59" *)
  wire [31:0] \addr_Q[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.40-55.48" *)
  wire [31:0] \addr_int[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.40-55.48" *)
  wire [31:0] \addr_int[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.40-55.48" *)
  wire [31:0] \addr_int[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.40-55.48" *)
  wire [31:0] \addr_int[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.29-55.35" *)
  wire [31:0] \addr_n[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.29-55.35" *)
  wire [31:0] \addr_n[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.29-55.35" *)
  wire [31:0] \addr_n[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:55.29-55.35" *)
  wire [31:0] \addr_n[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:60.29-60.38" *)
  wire [31:0] addr_next;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:64.29-64.50" *)
  wire aligned_is_compressed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:31.25-31.32" *)
  input clear_i;
  wire clear_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:27.25-27.28" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:225.22-225.23" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] i;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:197.18-197.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] i_2;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:211.20-211.21" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] i_3;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:34.25-34.34" *)
  input [31:0] in_addr_i;
  wire [31:0] in_addr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:40.25-40.37" *)
  input in_is_hwlp_i;
  wire in_is_hwlp_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:35.25-35.35" *)
  input [31:0] in_rdata_i;
  wire [31:0] in_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:37.25-37.35" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:39.25-39.38" *)
  input in_replace2_i;
  wire in_replace2_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:36.25-36.35" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:58.53-58.62" *)
  reg [0:1] is_hwlp_Q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:58.40-58.51" *)
  wire [0:1] is_hwlp_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:58.29-58.38" *)
  wire [0:1] is_hwlp_n;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:151.15-151.16" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] j;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:46.25-46.35" *)
  output [31:0] out_addr_o;
  wire [31:0] out_addr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:49.25-49.38" *)
  output out_is_hwlp_o;
  wire out_is_hwlp_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:45.25-45.36" *)
  output [31:0] out_rdata_o;
  wire [31:0] out_rdata_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:44.25-44.36" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:43.25-43.36" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:48.25-48.43" *)
  output out_valid_stored_o;
  wire out_valid_stored_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:61.29-61.34" *)
  wire [31:0] rdata;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.53-56.60" *)
  wire [31:0] \rdata_Q[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.53-56.60" *)
  wire [31:0] \rdata_Q[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.53-56.60" *)
  wire [31:0] \rdata_Q[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.53-56.60" *)
  wire [31:0] \rdata_Q[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.40-56.49" *)
  wire [31:0] \rdata_int[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.40-56.49" *)
  wire [31:0] \rdata_int[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.40-56.49" *)
  wire [31:0] \rdata_int[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.40-56.49" *)
  wire [31:0] \rdata_int[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.29-56.36" *)
  wire [31:0] \rdata_n[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.29-56.36" *)
  wire [31:0] \rdata_n[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.29-56.36" *)
  wire [31:0] \rdata_n[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:56.29-56.36" *)
  wire [31:0] \rdata_n[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:61.36-61.51" *)
  wire [31:0] rdata_unaligned;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:28.25-28.30" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:64.52-64.75" *)
  wire unaligned_is_compressed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:47.25-47.50" *)
  output unaligned_is_compressed_o;
  wire unaligned_is_compressed_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:65.55-65.81" *)
  wire unaligned_is_compressed_st;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:62.29-62.34" *)
  wire valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:57.53-57.60" *)
  reg [0:3] valid_Q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:57.40-57.49" *)
  wire [0:3] valid_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:57.29-57.36" *)
  wire [0:3] valid_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:62.36-62.51" *)
  wire valid_unaligned;
  assign addr_next[31:2] = \addr_int[0] [31:2] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:182.22-182.56" *) 30'h00000001;
  reg [127:0] \$verific$addr_Q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:263$13554 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:243.5-263.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$addr_Q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:263$13554  <= 128'h00000000000000000000000000000000;
    else \$verific$addr_Q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:263$13554  <= \$verific$n4292$13383 ;
  assign { \addr_Q[0] , \addr_Q[1] , \addr_Q[2] , \addr_Q[3]  } = \$verific$addr_Q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:263$13554 ;
  assign \$verific$n4$13342  = in_rdata_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:72.46-72.79" *) { in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i, in_valid_i };
  assign rdata_unaligned[31] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [15] : in_rdata_i[15];
  assign rdata_unaligned[30] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [14] : in_rdata_i[14];
  assign rdata_unaligned[29] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [13] : in_rdata_i[13];
  assign rdata_unaligned[28] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [12] : in_rdata_i[12];
  assign rdata_unaligned[27] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [11] : in_rdata_i[11];
  assign rdata_unaligned[26] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [10] : in_rdata_i[10];
  assign rdata_unaligned[25] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [9] : in_rdata_i[9];
  assign rdata_unaligned[24] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [8] : in_rdata_i[8];
  assign rdata_unaligned[23] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [7] : in_rdata_i[7];
  assign rdata_unaligned[22] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [6] : in_rdata_i[6];
  assign rdata_unaligned[21] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [5] : in_rdata_i[5];
  assign \$verific$n879$13328  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) valid_Q[0] : 1'h1;
  assign \$verific$n880$13329  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) 1'h1 : valid_Q[1];
  assign \$verific$n882$13330  = \$verific$n617$13326  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \$verific$n684$13327 ;
  assign rdata_unaligned[20] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [4] : in_rdata_i[4];
  assign rdata_unaligned[19] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [3] : in_rdata_i[3];
  assign rdata_unaligned[18] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [2] : in_rdata_i[2];
  assign rdata_unaligned[17] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [1] : in_rdata_i[1];
  assign rdata_unaligned[16] = valid_Q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:75.28-75.110" *) \rdata_Q[1] [0] : in_rdata_i[0];
  assign \$verific$n155$13308  = valid_Q[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:77.43-77.69" *) in_valid_i;
  assign valid_unaligned = valid_Q[1] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:77.28-77.70" *) \$verific$n155$13308 ;
  assign \$verific$n1078$13331  = \$verific$n882$13330  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \$verific$n880$13329  : valid_Q[1];
  assign \$verific$n1079$13332  = \$verific$n882$13330  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) valid_Q[2] : 1'h1;
  assign \$verific$n1083$13333  = \$verific$n882$13330  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) in_ready_o;
  assign \$verific$n1084$13334  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.13-152.24" *) valid_Q[3];
  assign unaligned_is_compressed_st = valid_Q[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:83.39-83.79" *) \$verific$n163$13312 ;
  assign \$verific$n169$13316  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:95.26-95.41" *) is_hwlp_Q[1];
  assign \$verific$n170$13317  = out_addr_o[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:95.9-95.41" *) \$verific$n169$13316 ;
  assign \$verific$n206$13320  = unaligned_is_compressed ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:99.7-102.39" *) valid : valid_unaligned;
  assign \$verific$n1279$13335  = \$verific$n1083$13333  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \$verific$n1079$13332  : valid_Q[2];
  assign \$verific$n1280$13336  = \$verific$n1083$13333  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) valid_Q[3] : 1'h1;
  assign \$verific$n1282$13337  = \$verific$n1083$13333  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \$verific$n1084$13334 ;
  assign out_valid_o = \$verific$n170$13317  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:95.5-107.8" *) \$verific$n206$13320  : valid;
  assign out_is_hwlp_o = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:111.26-111.68" *) is_hwlp_Q[0] : in_is_hwlp_i;
  assign \$verific$n1347$13338  = \$verific$n1282$13337  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:151.7-159.10" *) \$verific$n1280$13336  : valid_Q[3];
  assign \$verific$n346$13323  = unaligned_is_compressed_st ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:119.7-122.41" *) 1'h1 : valid_Q[1];
  assign out_valid_stored_o = \$verific$n170$13317  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:118.5-125.8" *) \$verific$n346$13323  : valid_Q[0];
  assign in_ready_o = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:136.23-136.40" *) valid_Q[2];
  assign \$verific$n617$13326  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.13-152.24" *) valid_Q[0];
  assign \$verific$n103$13290  = valid_Q[0] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:73.18-73.42" *) in_valid_i;
  assign \$verific$n684$13327  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.13-152.24" *) valid_Q[1];
  assign \$verific$n2287$13339  = out_ready_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:192.9-192.35" *) out_valid_o;
  assign valid = \$verific$n103$13290  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:73.18-73.58" *) is_hwlp_Q[1];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:243.5-263.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) is_hwlp_Q <= 2'h0;
    else is_hwlp_Q <= \$verific$n4289$13382 ;
  assign \$verific$n3273$13370  = is_hwlp_int[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:195.7-233.10" *) { \rdata_int[1] , \rdata_int[2] , \rdata_int[3] , 32'h00000000 } : \$verific$n3041$13368 ;
  assign \$verific$n3402$13371  = is_hwlp_int[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:195.7-233.10" *) { valid_int[1:3], 1'h0 } : \$verific$n3170$13369 ;
  assign is_hwlp_n = \$verific$n2287$13339  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:192.5-234.8" *) { is_hwlp_int[1], 1'h0 } : is_hwlp_int;
  assign { \rdata_n[0] , \rdata_n[1] , \rdata_n[2] , \rdata_n[3]  } = \$verific$n2287$13339  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:192.5-234.8" *) \$verific$n3273$13370  : { \rdata_int[0] , \rdata_int[1] , \rdata_int[2] , \rdata_int[3]  };
  assign valid_n = \$verific$n2287$13339  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:192.5-234.8" *) \$verific$n3402$13371  : valid_int;
  assign \$verific$n4284$13381  = clear_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:254.7-262.10" *) 4'h0 : valid_n;
  assign \$verific$n4289$13382  = clear_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:254.7-262.10" *) 2'h0 : is_hwlp_n;
  assign \$verific$n4292$13383  = clear_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:254.7-262.10" *) { \addr_Q[0] , \addr_Q[1] , \addr_Q[2] , \addr_Q[3]  } : { \addr_n[0] , \addr_int[1] , \addr_int[2] , \addr_int[3]  };
  assign \$verific$n4421$13384  = clear_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:254.7-262.10" *) { \rdata_Q[0] , \rdata_Q[1] , \rdata_Q[2] , \rdata_Q[3]  } : { \rdata_n[0] , \rdata_n[1] , \rdata_n[2] , \rdata_n[3]  };
  assign \addr_n[0]  = \$verific$n2287$13339  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:192.5-234.8" *) \$verific$n4818$13385  : \addr_int[0] ;
  assign \$verific$n4818$13385  = is_hwlp_int[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:195.7-233.10" *) \addr_int[1]  : { \$verific$n4819$13386 , 1'h0 };
  assign \$verific$n4819$13386  = \addr_int[0] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:204.9-232.12" *) \$verific$n4822$13389  : \$verific$n4820$13387 ;
  assign \$verific$n4820$13387  = aligned_is_compressed ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:219.11-231.14" *) { \addr_int[0] [31:2], 1'h1 } : { addr_next[31:2], 1'h0 };
  assign \$verific$n4822$13389  = unaligned_is_compressed ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:206.11-210.14" *) { addr_next[31:2], 1'h0 } : { addr_next[31:2], 1'h1 };
  assign \$verific$n4824$13391  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \addr_Q[0]  : in_addr_i;
  assign \$verific$n4825$13392  = in_replace2_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:162.7-178.10" *) \$verific$n4828$13395  : \$verific$n4826$13393 ;
  assign \$verific$n4826$13393  = \$verific$n882$13330  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \$verific$n4827$13394  : \addr_Q[1] ;
  assign \$verific$n4827$13394  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) in_addr_i : \addr_Q[1] ;
  assign \$verific$n4828$13395  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:163.9-177.12" *) in_addr_i : \$verific$n4826$13393 ;
  assign \$verific$n4829$13396  = \$verific$n1083$13333  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \$verific$n4830$13397  : \addr_Q[2] ;
  assign \$verific$n4830$13397  = \$verific$n882$13330  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \addr_Q[2]  : in_addr_i;
  assign \$verific$n4831$13398  = \$verific$n1282$13337  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:151.7-159.10" *) \$verific$n4832$13399  : \addr_Q[3] ;
  assign \$verific$n4832$13399  = \$verific$n1083$13333  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \addr_Q[3]  : in_addr_i;
  assign \$verific$n4836$13400  = in_replace2_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:162.7-178.10" *) \$verific$n4840$13404  : { \$verific$n4837$13401 , \$verific$n4838$13402  };
  assign \$verific$n4837$13401  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \rdata_Q[0]  : in_rdata_i;
  assign \$verific$n4838$13402  = \$verific$n882$13330  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \$verific$n4839$13403  : \rdata_Q[1] ;
  assign \$verific$n4839$13403  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) in_rdata_i : \rdata_Q[1] ;
  assign \$verific$n4840$13404  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:163.9-177.12" *) { out_rdata_o, in_rdata_i } : { \$verific$n4837$13401 , \$verific$n4838$13402  };
  assign \$verific$n4842$13405  = \$verific$n1083$13333  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \$verific$n4843$13406  : \rdata_Q[2] ;
  assign \$verific$n4843$13406  = \$verific$n882$13330  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \rdata_Q[2]  : in_rdata_i;
  assign \$verific$n4844$13407  = \$verific$n1282$13337  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:151.7-159.10" *) \$verific$n4845$13408  : \rdata_Q[3] ;
  assign \$verific$n4845$13408  = \$verific$n1083$13333  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:152.9-158.12" *) \rdata_Q[3]  : in_rdata_i;
  assign \$verific$n4849$13410  = in_replace2_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:162.7-178.10" *) \$verific$n4850$13411  : { \$verific$n1078$13331 , \$verific$n1279$13335 , \$verific$n1347$13338  };
  assign \$verific$n4850$13411  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:163.9-177.12" *) 3'h4 : { \$verific$n1078$13331 , \$verific$n1279$13335 , \$verific$n1347$13338  };
  assign rdata = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:72.18-72.79" *) \rdata_Q[0]  : \$verific$n4$13342 ;
  assign out_rdata_o = \$verific$n170$13317  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:95.5-107.8" *) { rdata_unaligned[31:16], rdata[31:16] } : rdata;
  assign out_addr_o = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:110.26-110.62" *) \addr_Q[0]  : in_addr_i;
  assign \$verific$n1552$13355  = valid_Q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:163.9-177.12" *) { is_hwlp_Q[0], in_is_hwlp_i } : { in_is_hwlp_i, is_hwlp_Q[1] };
  assign \$verific$n1654$13356  = in_replace2_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:162.7-178.10" *) \$verific$n1552$13355  : is_hwlp_Q;
  assign { \addr_int[0] , \addr_int[1] , \addr_int[2] , \addr_int[3]  } = in_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:150.5-179.8" *) { \$verific$n4824$13391 , \$verific$n4825$13392 , \$verific$n4829$13396 , \$verific$n4831$13398  } : { \addr_Q[0] , \addr_Q[1] , \addr_Q[2] , \addr_Q[3]  };
  assign { \rdata_int[0] , \rdata_int[1] , \rdata_int[2] , \rdata_int[3]  } = in_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:150.5-179.8" *) { \$verific$n4836$13400 , \$verific$n4842$13405 , \$verific$n4844$13407  } : { \rdata_Q[0] , \rdata_Q[1] , \rdata_Q[2] , \rdata_Q[3]  };
  assign valid_int = in_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:150.5-179.8" *) { \$verific$n879$13328 , \$verific$n4849$13410  } : valid_Q;
  assign is_hwlp_int = in_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:150.5-179.8" *) \$verific$n1654$13356  : is_hwlp_Q;
  assign \$verific$n2843$13366  = aligned_is_compressed ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:219.11-231.14" *) { \rdata_int[0] , \rdata_int[1] , \rdata_int[2] , \rdata_int[3]  } : { \rdata_int[1] , \rdata_int[2] , \rdata_int[3] , 32'h00000000 };
  assign \$verific$n2972$13367  = aligned_is_compressed ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:219.11-231.14" *) valid_int : { valid_int[1:3], 1'h0 };
  assign \$verific$n3041$13368  = \addr_int[0] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:204.9-232.12" *) { \rdata_int[1] , \rdata_int[2] , \rdata_int[3] , 32'h00000000 } : \$verific$n2843$13366 ;
  assign \$verific$n3170$13369  = \addr_int[0] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:204.9-232.12" *) { valid_int[1:3], 1'h0 } : \$verific$n2972$13367 ;
  assign unaligned_is_compressed = rdata[17:16] != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:81.39-81.60" *) 2'h3;
  assign aligned_is_compressed = rdata[1:0] != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:82.39-82.58" *) 2'h3;
  assign \$verific$n163$13312  = \rdata_Q[0] [17:16] != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:83.53-83.79" *) 2'h3;
  reg [127:0] \$verific$rdata_Q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:263$13555 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:243.5-263.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$rdata_Q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:263$13555  <= 128'h00000000000000000000000000000000;
    else \$verific$rdata_Q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:263$13555  <= \$verific$n4421$13384 ;
  assign { \rdata_Q[0] , \rdata_Q[1] , \rdata_Q[2] , \rdata_Q[3]  } = \$verific$rdata_Q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:263$13555 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_fetch_fifo.sv:243.5-263.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) valid_Q <= 4'h0;
    else valid_Q <= \$verific$n4284$13381 ;
  assign rdata_unaligned[15:0] = rdata[31:16];
  assign addr_next[1:0] = 2'h0;
  assign \addr_n[3]  = \addr_int[3] ;
  assign \addr_n[2]  = \addr_int[2] ;
  assign \addr_n[1]  = \addr_int[1] ;
  assign unaligned_is_compressed_o = unaligned_is_compressed;
endmodule

(* hdlname = "riscv_hwloop_controller" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:25.8-25.31" *)
module riscv_hwloop_controller_default(hwlp_jump_o, current_pc_i, hwlp_targ_addr_o, \hwlp_start_addr_i[0] , \hwlp_start_addr_i[1] , \hwlp_end_addr_i[0] , \hwlp_end_addr_i[1] , \hwlp_counter_i[0] , \hwlp_counter_i[1] , hwlp_dec_cnt_o, hwlp_dec_cnt_id_i);
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16728 ;
  wire \$auto$bmuxmap.cc:84:execute$16731 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16733 ;
  wire \$auto$bmuxmap.cc:84:execute$16736 ;
  wire \$verific$n11$12074 ;
  (* unused_bits = "0" *)
  wire [1:0] \$verific$n117$12085 ;
  wire \$verific$n12$12075 ;
  wire \$verific$n121$12080 ;
  wire \$verific$n13$12076 ;
  wire \$verific$n15$12078 ;
  wire \$verific$n16$12079 ;
  wire \$verific$n4$12068 ;
  wire \$verific$n5$12069 ;
  wire \$verific$n6$12070 ;
  wire \$verific$n8$12072 ;
  wire [31:0] \$verific$n84$12084 ;
  wire \$verific$n9$12073 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:31.36-31.48" *)
  input [31:0] current_pc_i;
  wire [31:0] current_pc_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:36.36-36.50" *)
  input [31:0] \hwlp_counter_i[0] ;
  wire [31:0] \hwlp_counter_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:36.36-36.50" *)
  input [31:0] \hwlp_counter_i[1] ;
  wire [31:0] \hwlp_counter_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:42.36-42.53" *)
  input [1:0] hwlp_dec_cnt_id_i;
  wire [1:0] hwlp_dec_cnt_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:39.36-39.50" *)
  output [1:0] hwlp_dec_cnt_o;
  wire [1:0] hwlp_dec_cnt_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:35.36-35.51" *)
  input [31:0] \hwlp_end_addr_i[0] ;
  wire [31:0] \hwlp_end_addr_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:35.36-35.51" *)
  input [31:0] \hwlp_end_addr_i[1] ;
  wire [31:0] \hwlp_end_addr_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:45.36-45.47" *)
  output hwlp_jump_o;
  wire hwlp_jump_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:34.36-34.53" *)
  input [31:0] \hwlp_start_addr_i[0] ;
  wire [31:0] \hwlp_start_addr_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:34.36-34.53" *)
  input [31:0] \hwlp_start_addr_i[1] ;
  wire [31:0] \hwlp_start_addr_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:46.36-46.52" *)
  output [31:0] hwlp_targ_addr_o;
  wire [31:0] hwlp_targ_addr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:50.22-50.36" *)
  wire [1:0] pc_is_end_addr;
  assign \$auto$bmuxmap.cc:84:execute$16728 [0] = \hwlp_counter_i[1] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:69.13-73.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16728 [1] = \hwlp_counter_i[1] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:69.13-73.20" *) 1'h1 : \$verific$n13$12076 ;
  assign \$auto$bmuxmap.cc:84:execute$16731  = \hwlp_counter_i[1] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:69.13-73.20" *) \$auto$bmuxmap.cc:84:execute$16728 [1] : \$auto$bmuxmap.cc:84:execute$16728 [0];
  assign \$auto$bmuxmap.cc:84:execute$16733 [0] = \hwlp_counter_i[0] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:69.13-73.20" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16733 [1] = \hwlp_counter_i[0] [0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:69.13-73.20" *) 1'h1 : \$verific$n6$12070 ;
  assign \$auto$bmuxmap.cc:84:execute$16736  = \hwlp_counter_i[0] [1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:69.13-73.20" *) \$auto$bmuxmap.cc:84:execute$16733 [1] : \$auto$bmuxmap.cc:84:execute$16733 [0];
  assign \$verific$n11$12074  = current_pc_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:64.13-64.47" *) \hwlp_end_addr_i[1] ;
  assign \$verific$n4$12068  = current_pc_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:64.13-64.47" *) \hwlp_end_addr_i[0] ;
  assign pc_is_end_addr[0] = \$verific$n4$12068  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:64.9-75.12" *) \$verific$n9$12073  : 1'h0;
  assign \$verific$n13$12076  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:71.49-71.70" *) hwlp_dec_cnt_id_i[1];
  assign \$verific$n16$12079  = \$verific$n12$12075  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:65.11-74.14" *) 1'h1 : \$verific$n15$12078 ;
  assign pc_is_end_addr[1] = \$verific$n11$12074  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:64.9-75.12" *) \$verific$n16$12079  : 1'h0;
  assign \$verific$n121$12080  = pc_is_end_addr[0] | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:87.7-91.10" *) pc_is_end_addr[1];
  assign hwlp_dec_cnt_o[1] = \$verific$n121$12080  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:86.5-92.8" *) \$verific$n117$12085 [1] : 1'h0;
  assign \$verific$n6$12070  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:71.49-71.70" *) hwlp_dec_cnt_id_i[0];
  assign \$verific$n9$12073  = \$verific$n5$12069  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:65.11-74.14" *) 1'h1 : \$verific$n8$12072 ;
  assign \$verific$n84$12084  = pc_is_end_addr[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:87.7-91.10" *) \hwlp_start_addr_i[0]  : \hwlp_start_addr_i[1] ;
  assign { \$verific$n117$12085 [1], hwlp_dec_cnt_o[0] } = pc_is_end_addr[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:87.7-91.10" *) 2'h1 : 2'h2;
  assign hwlp_targ_addr_o = \$verific$n121$12080  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:86.5-92.8" *) \$verific$n84$12084  : 32'd0;
  assign \$verific$n12$12075  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:65.15-65.47" *) \hwlp_counter_i[1] [31:2];
  assign \$verific$n5$12069  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:65.15-65.47" *) \hwlp_counter_i[0] [31:2];
  assign hwlp_jump_o = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_controller.sv:96.24-96.41" *) pc_is_end_addr;
  assign \$verific$n15$12078  = \$auto$bmuxmap.cc:84:execute$16731 ;
  assign \$verific$n8$12072  = \$auto$bmuxmap.cc:84:execute$16736 ;
endmodule

(* keep =  1  *)
(* hdlname = "riscv_hwloop_regs" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:25.8-25.25" *)
module riscv_hwloop_regs_default(clk, rst_n, valid_i, hwlp_dec_cnt_i, hwlp_start_data_i, hwlp_end_data_i, hwlp_cnt_data_i, hwlp_we_i, hwlp_regid_i, \hwlp_start_addr_o[0] , \hwlp_start_addr_o[1] , \hwlp_end_addr_o[0] , \hwlp_end_addr_o[1] , \hwlp_counter_o[0] , \hwlp_counter_o[1] );
  wire \$verific$n1033$11128 ;
  wire \$verific$n1133$11129 ;
  wire \$verific$n1167$11130 ;
  wire [31:0] \$verific$n1403$11151 ;
  wire [31:0] \$verific$n1404$11152 ;
  wire [31:0] \$verific$n1405$11153 ;
  wire [31:0] \$verific$n1406$11154 ;
  wire [31:0] \$verific$n302$11138 ;
  wire [31:0] \$verific$n335$11139 ;
  wire [63:0] \$verific$n368$11140 ;
  wire [31:0] \$verific$n601$11142 ;
  wire [31:0] \$verific$n634$11143 ;
  wire [63:0] \$verific$n667$11144 ;
  wire \$verific$n998$11126 ;
  wire \$verific$n999$11127 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:31.36-31.39" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:37.36-37.51" *)
  input [31:0] hwlp_cnt_data_i;
  wire [31:0] hwlp_cnt_data_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:56.45-56.59" *)
  wire [31:0] \hwlp_counter_n[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:56.45-56.59" *)
  wire [31:0] \hwlp_counter_n[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:50.36-50.50" *)
  output [31:0] \hwlp_counter_o[0] ;
  wire [31:0] \hwlp_counter_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:50.36-50.50" *)
  output [31:0] \hwlp_counter_o[1] ;
  wire [31:0] \hwlp_counter_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:56.29-56.43" *)
  wire [31:0] \hwlp_counter_q[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:56.29-56.43" *)
  wire [31:0] \hwlp_counter_q[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:45.36-45.50" *)
  input [1:0] hwlp_dec_cnt_i;
  wire [1:0] hwlp_dec_cnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:49.36-49.51" *)
  output [31:0] \hwlp_end_addr_o[0] ;
  wire [31:0] \hwlp_end_addr_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:49.36-49.51" *)
  output [31:0] \hwlp_end_addr_o[1] ;
  wire [31:0] \hwlp_end_addr_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:36.36-36.51" *)
  input [31:0] hwlp_end_data_i;
  wire [31:0] hwlp_end_data_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:55.29-55.39" *)
  wire [31:0] \hwlp_end_q[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:55.29-55.39" *)
  wire [31:0] \hwlp_end_q[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:39.36-39.48" *)
  input hwlp_regid_i;
  wire hwlp_regid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:48.36-48.53" *)
  output [31:0] \hwlp_start_addr_o[0] ;
  wire [31:0] \hwlp_start_addr_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:48.36-48.53" *)
  output [31:0] \hwlp_start_addr_o[1] ;
  wire [31:0] \hwlp_start_addr_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:35.36-35.53" *)
  input [31:0] hwlp_start_data_i;
  wire [31:0] hwlp_start_data_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:54.29-54.41" *)
  wire [31:0] \hwlp_start_q[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:54.29-54.41" *)
  wire [31:0] \hwlp_start_q[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:38.36-38.45" *)
  input [2:0] hwlp_we_i;
  wire [2:0] hwlp_we_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:32.36-32.41" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:42.36-42.43" *)
  input valid_i;
  wire valid_i;
  reg [63:0] \$verific$hwlp_counter_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:123$11185 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:108.5-123.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$hwlp_counter_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:123$11185  <= 64'h0000000000000000;
    else \$verific$hwlp_counter_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:123$11185  <= { \$verific$n1403$11151 , \$verific$n1405$11153  };
  assign { \hwlp_counter_q[1] , \hwlp_counter_q[0]  } = \$verific$hwlp_counter_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:123$11185 ;
  reg [63:0] \$verific$hwlp_end_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:94$11168 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:87.5-94.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$hwlp_end_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:94$11168  <= 64'h0000000000000000;
    else \$verific$hwlp_end_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:94$11168  <= \$verific$n667$11144 ;
  assign { \hwlp_end_q[1] , \hwlp_end_q[0]  } = \$verific$hwlp_end_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:94$11168 ;
  reg [63:0] \$verific$hwlp_start_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:78$11165 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:71.5-78.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$hwlp_start_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:78$11165  <= 64'h0000000000000000;
    else \$verific$hwlp_start_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:78$11165  <= \$verific$n368$11140 ;
  assign { \hwlp_start_q[1] , \hwlp_start_q[0]  } = \$verific$hwlp_start_q_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:78$11165 ;
  assign \$verific$n1133$11129  = hwlp_we_i[2] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:116.13-116.58" *) hwlp_regid_i;
  assign \$verific$n1167$11130  = hwlp_dec_cnt_i[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:119.15-119.43" *) valid_i;
  assign \$verific$n998$11126  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:116.39-116.58" *) hwlp_regid_i;
  assign \$verific$n999$11127  = hwlp_we_i[2] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:116.13-116.58" *) \$verific$n998$11126 ;
  assign \$verific$n1033$11128  = hwlp_dec_cnt_i[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:119.15-119.43" *) valid_i;
  assign \$verific$n368$11140  = hwlp_we_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:75.10-78.8" *) { \$verific$n302$11138 , \$verific$n335$11139  } : { \hwlp_start_q[1] , \hwlp_start_q[0]  };
  assign \$verific$n1403$11151  = \$verific$n1133$11129  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:116.9-121.12" *) hwlp_cnt_data_i : \$verific$n1404$11152 ;
  assign \$verific$n1404$11152  = \$verific$n1167$11130  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:119.11-120.52" *) \hwlp_counter_n[1]  : \hwlp_counter_q[1] ;
  assign \$verific$n1405$11153  = \$verific$n999$11127  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:116.9-121.12" *) hwlp_cnt_data_i : \$verific$n1406$11154 ;
  assign \$verific$n1406$11154  = \$verific$n1033$11128  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:119.11-120.52" *) \hwlp_counter_n[0]  : \hwlp_counter_q[0] ;
  assign { \$verific$n302$11138 , \$verific$n335$11139  } = hwlp_regid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:77.7-77.19" *) { hwlp_start_data_i, \hwlp_start_q[0]  } : { \hwlp_start_q[1] , hwlp_start_data_i };
  assign { \$verific$n601$11142 , \$verific$n634$11143  } = hwlp_regid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:93.7-93.17" *) { hwlp_end_data_i, \hwlp_end_q[0]  } : { \hwlp_end_q[1] , hwlp_end_data_i };
  assign \$verific$n667$11144  = hwlp_we_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:91.10-94.8" *) { \$verific$n601$11142 , \$verific$n634$11143  } : { \hwlp_end_q[1] , \hwlp_end_q[0]  };
  assign \hwlp_counter_n[0]  = \hwlp_counter_q[0]  - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:103.32-103.53" *) 32'd1;
  assign \hwlp_counter_n[1]  = \hwlp_counter_q[1]  - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_hwloop_regs.sv:103.32-103.53" *) 32'd1;
  assign \hwlp_counter_o[0]  = \hwlp_counter_q[0] ;
  assign \hwlp_end_addr_o[0]  = \hwlp_end_q[0] ;
  assign \hwlp_start_addr_o[0]  = \hwlp_start_q[0] ;
  assign \hwlp_counter_o[1]  = \hwlp_counter_q[1] ;
  assign \hwlp_end_addr_o[1]  = \hwlp_end_q[1] ;
  assign \hwlp_start_addr_o[1]  = \hwlp_start_q[1] ;
endmodule

(* keep =  1  *)
(* hdlname = "riscv_id_stage" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:40.8-40.22" *)
module \riscv_id_stage(FP_DIVSQRT=1) (clk, rst_n, test_en_i, fregfile_disable_i, fetch_enable_i, ctrl_busy_o, core_ctrl_firstfetch_o, is_decoding_o, is_hwlp_i, instr_valid_i, instr_req_o, branch_in_ex_o, branch_decision_i, clear_instr_valid_o, pc_set_o, illegal_c_insn_i, is_compressed_i, is_fetch_failed_i, halt_if_o, id_ready_o, ex_ready_i
, wb_ready_i, id_valid_o, ex_valid_i, regfile_we_ex_o, regfile_alu_we_ex_o, alu_en_ex_o, alu_is_clpx_ex_o, alu_is_subrot_ex_o, mult_en_ex_o, mult_sel_subword_ex_o, mult_is_clpx_ex_o, mult_clpx_img_ex_o, apu_en_ex_o, apu_read_dep_i, apu_write_dep_i, apu_perf_dep_o, apu_busy_i, csr_access_ex_o, csr_irq_sec_o, csr_save_if_o, csr_save_id_o
, csr_save_ex_o, csr_restore_mret_id_o, csr_restore_uret_id_o, csr_restore_dret_id_o, csr_save_cause_o, data_req_ex_o, data_we_ex_o, data_load_event_ex_o, data_misaligned_ex_o, prepost_useincr_ex_o, data_misaligned_i, data_err_i, data_err_ack_o, irq_pending_i, irq_sec_i, m_irq_enable_i, u_irq_enable_i, irq_ack_o, debug_mode_o, debug_csr_save_o, debug_req_i
, debug_single_step_i, debug_ebreakm_i, debug_ebreaku_i, regfile_we_wb_i, regfile_alu_we_fw_i, mult_multicycle_i, perf_jump_o, perf_jr_stall_o, perf_ld_stall_o, perf_pipeline_stall_o, ___extnets_1, ___extnets_3, ___extnets_5, ___extnets_7, ___extnets_9, instr_rdata_i, irq_id_o, hwlp_dec_cnt_i, jump_target_o, pc_mux_o, exc_pc_mux_o
, exc_cause_o, trap_addr_mux_o, pc_if_i, pc_id_i, pc_ex_o, alu_operator_ex_o, alu_operand_a_ex_o, alu_operand_b_ex_o, alu_operand_c_ex_o, bmask_a_ex_o, bmask_b_ex_o, imm_vec_ext_ex_o, alu_vec_mode_ex_o, alu_clpx_shift_ex_o, regfile_waddr_ex_o, regfile_alu_waddr_ex_o, mult_operator_ex_o, mult_signed_mode_ex_o, mult_operand_a_ex_o, mult_operand_b_ex_o, mult_operand_c_ex_o
, mult_imm_ex_o, mult_dot_op_a_ex_o, mult_dot_op_b_ex_o, mult_dot_op_c_ex_o, mult_dot_signed_ex_o, mult_clpx_shift_ex_o, frm_i, apu_type_ex_o, apu_op_ex_o, apu_lat_ex_o, \apu_operands_ex_o[0] , \apu_operands_ex_o[1] , \apu_operands_ex_o[2] , apu_flags_ex_o, apu_waddr_ex_o, \apu_read_regs_o[0] , \apu_read_regs_o[1] , \apu_read_regs_o[2] , apu_read_regs_valid_o, \apu_write_regs_o[0] , \apu_write_regs_o[1] 
, apu_write_regs_valid_o, csr_op_ex_o, current_priv_lvl_i, csr_cause_o, \hwlp_start_o[0] , \hwlp_start_o[1] , \hwlp_end_o[0] , \hwlp_end_o[1] , \hwlp_cnt_o[0] , \hwlp_cnt_o[1] , csr_hwlp_regid_i, csr_hwlp_we_i, csr_hwlp_data_i, atop_ex_o, data_type_ex_o, data_sign_ext_ex_o, data_reg_offset_ex_o, irq_id_i, debug_cause_o, regfile_waddr_wb_i, regfile_wdata_wb_i
, regfile_alu_waddr_fw_i, regfile_alu_wdata_fw_i);
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16738 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16740 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16742 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16744 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16747 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$16749 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16754 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16757 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16759 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16761 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16764 ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$16766 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$16775 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16780 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16783 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$16785 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16790 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16793 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16795 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16798 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16800 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16803 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16805 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16808 ;
  wire [4:0] \$auto$bmuxmap.cc:84:execute$16810 ;
  wire [9:0] \$auto$bmuxmap.cc:84:execute$16812 ;
  wire [4:0] \$auto$bmuxmap.cc:84:execute$16815 ;
  wire [4:0] \$auto$bmuxmap.cc:84:execute$16817 ;
  wire [4:0] \$auto$bmuxmap.cc:84:execute$16819 ;
  wire [4:0] \$auto$bmuxmap.cc:84:execute$16821 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$16823 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16826 ;
  (* unused_bits = "0 1" *)
  wire [2:0] \$verific$n1093$7721 ;
  wire [2:0] \$verific$n1097$7722 ;
  wire \$verific$n1307$7539 ;
  wire [31:0] \$verific$n1320$7728 ;
  wire [31:0] \$verific$n1387$7730 ;
  wire [31:0] \$verific$n1454$7732 ;
  wire \$verific$n2214$7541 ;
  wire \$verific$n2215$7542 ;
  (* unused_bits = "0 1" *)
  wire [2:0] \$verific$n2216$7749 ;
  wire \$verific$n2721$7582 ;
  wire \$verific$n3893$7583 ;
  wire \$verific$n3894$7584 ;
  wire \$verific$n4415$7586 ;
  wire [31:0] \$verific$n499$7707 ;
  wire [31:0] \$verific$n5018$7800 ;
  wire [31:0] \$verific$n5087$7802 ;
  wire [31:0] \$verific$n5120$7803 ;
  wire \$verific$n5153$7593 ;
  wire \$verific$n5154$7594 ;
  wire \$verific$n5155$7595 ;
  wire \$verific$n5190$7596 ;
  wire [6:0] \$verific$n5192$7805 ;
  wire [31:0] \$verific$n5331$7812 ;
  wire [31:0] \$verific$n5364$7813 ;
  wire [31:0] \$verific$n5397$7814 ;
  wire [4:0] \$verific$n5430$7815 ;
  wire [4:0] \$verific$n5436$7816 ;
  wire [1:0] \$verific$n5442$7817 ;
  wire [1:0] \$verific$n5445$7818 ;
  wire \$verific$n5448$7601 ;
  wire [1:0] \$verific$n5449$7819 ;
  wire \$verific$n5452$7602 ;
  wire [6:0] \$verific$n5453$7820 ;
  wire [31:0] \$verific$n5461$7821 ;
  wire [31:0] \$verific$n5494$7822 ;
  wire [31:0] \$verific$n5527$7823 ;
  wire [4:0] \$verific$n5560$7824 ;
  wire [4:0] \$verific$n5566$7825 ;
  wire [1:0] \$verific$n5572$7826 ;
  wire [1:0] \$verific$n5575$7827 ;
  wire \$verific$n5578$7603 ;
  wire [1:0] \$verific$n5579$7828 ;
  wire \$verific$n5582$7604 ;
  wire [2:0] \$verific$n5697$7832 ;
  wire \$verific$n5701$7607 ;
  wire [1:0] \$verific$n5702$7833 ;
  wire [31:0] \$verific$n5705$7834 ;
  wire [31:0] \$verific$n5738$7835 ;
  wire [31:0] \$verific$n5771$7836 ;
  wire [4:0] \$verific$n5804$7837 ;
  wire [2:0] \$verific$n5921$7839 ;
  wire [1:0] \$verific$n5925$7840 ;
  wire [31:0] \$verific$n5928$7841 ;
  wire [31:0] \$verific$n5961$7842 ;
  wire [31:0] \$verific$n5994$7843 ;
  wire \$verific$n6027$7609 ;
  wire [1:0] \$verific$n6028$7844 ;
  wire \$verific$n6031$7610 ;
  wire \$verific$n615$7503 ;
  wire [1:0] \$verific$n6166$7851 ;
  wire [5:0] \$verific$n6169$7852 ;
  wire [1:0] \$verific$n6176$7853 ;
  wire [95:0] \$verific$n6179$7854 ;
  wire [14:0] \$verific$n6276$7855 ;
  wire [5:0] \$verific$n6292$7856 ;
  wire [5:0] \$verific$n6307$7858 ;
  wire [5:0] \$verific$n6322$7860 ;
  wire \$verific$n6354$7617 ;
  wire [1:0] \$verific$n6355$7866 ;
  wire [1:0] \$verific$n6358$7867 ;
  wire [1:0] \$verific$n6361$7868 ;
  wire \$verific$n6364$7618 ;
  wire [5:0] \$verific$n6365$7869 ;
  wire \$verific$n6373$7619 ;
  wire \$verific$n6374$7620 ;
  wire [31:0] \$verific$n6408$7871 ;
  wire \$verific$n6464$7626 ;
  wire \$verific$n6465$7627 ;
  wire \$verific$n6466$7628 ;
  wire [1:0] \$verific$n6467$7872 ;
  wire \$verific$n6470$7629 ;
  wire \$verific$n6471$7630 ;
  wire \$verific$n6472$7631 ;
  wire \$verific$n6473$7632 ;
  wire \$verific$n6474$7633 ;
  wire [6:0] \$verific$n6475$7873 ;
  wire \$verific$n6483$7634 ;
  wire \$verific$n6484$7635 ;
  wire \$verific$n6485$7636 ;
  wire [6:0] \$verific$n6486$7874 ;
  wire [31:0] \$verific$n6494$7875 ;
  wire [31:0] \$verific$n6527$7876 ;
  wire [31:0] \$verific$n6560$7877 ;
  wire [4:0] \$verific$n6593$7878 ;
  wire [4:0] \$verific$n6599$7879 ;
  wire [1:0] \$verific$n6605$7880 ;
  wire [1:0] \$verific$n6608$7881 ;
  wire \$verific$n6611$7637 ;
  wire [1:0] \$verific$n6612$7882 ;
  wire \$verific$n6615$7638 ;
  wire \$verific$n6616$7639 ;
  wire [2:0] \$verific$n6617$7883 ;
  wire \$verific$n6621$7640 ;
  wire [1:0] \$verific$n6622$7884 ;
  wire [31:0] \$verific$n6625$7885 ;
  wire [31:0] \$verific$n6658$7886 ;
  wire \$verific$n668$7505 ;
  wire [31:0] \$verific$n6691$7887 ;
  wire \$verific$n670$7506 ;
  wire \$verific$n671$7507 ;
  wire [4:0] \$verific$n6724$7888 ;
  wire [1:0] \$verific$n6730$7889 ;
  wire [31:0] \$verific$n6733$7890 ;
  wire \$verific$n674$7509 ;
  wire \$verific$n676$7510 ;
  wire [31:0] \$verific$n6766$7891 ;
  wire \$verific$n677$7511 ;
  wire [31:0] \$verific$n6799$7892 ;
  wire \$verific$n680$7513 ;
  wire \$verific$n682$7514 ;
  wire \$verific$n683$7515 ;
  wire \$verific$n6832$7641 ;
  wire [1:0] \$verific$n6833$7893 ;
  wire \$verific$n6836$7642 ;
  wire \$verific$n6837$7643 ;
  wire [1:0] \$verific$n6838$7894 ;
  wire [5:0] \$verific$n6841$7895 ;
  wire [1:0] \$verific$n6848$7896 ;
  wire [95:0] \$verific$n6851$7897 ;
  wire \$verific$n686$7517 ;
  wire \$verific$n688$7518 ;
  wire \$verific$n692$7520 ;
  wire \$verific$n694$7521 ;
  wire [14:0] \$verific$n6948$7898 ;
  wire [5:0] \$verific$n6964$7899 ;
  wire \$verific$n6971$7644 ;
  wire [5:0] \$verific$n6972$7900 ;
  wire \$verific$n6979$7645 ;
  wire \$verific$n698$7523 ;
  wire [5:0] \$verific$n6980$7901 ;
  wire \$verific$n6987$7646 ;
  wire \$verific$n6988$7647 ;
  wire [1:0] \$verific$n6989$7902 ;
  wire \$verific$n6992$7648 ;
  wire \$verific$n6993$7649 ;
  wire [1:0] \$verific$n6994$7903 ;
  wire [1:0] \$verific$n6997$7904 ;
  wire \$verific$n700$7524 ;
  wire [1:0] \$verific$n7000$7905 ;
  wire \$verific$n7003$7650 ;
  wire [5:0] \$verific$n7004$7906 ;
  wire \$verific$n7011$7651 ;
  wire [31:0] \$verific$n7012$7907 ;
  wire \$verific$n704$7526 ;
  wire \$verific$n7045$7652 ;
  wire [31:0] \$verific$n7046$7908 ;
  wire \$verific$n706$7527 ;
  wire \$verific$n7079$7653 ;
  wire [6:0] \$verific$n7080$7909 ;
  wire [31:0] \$verific$n7088$7910 ;
  wire \$verific$n710$7529 ;
  wire \$verific$n712$7530 ;
  wire [31:0] \$verific$n7121$7911 ;
  wire [31:0] \$verific$n7154$7912 ;
  wire \$verific$n716$7532 ;
  wire \$verific$n718$7533 ;
  wire [4:0] \$verific$n7187$7913 ;
  wire [4:0] \$verific$n7193$7914 ;
  wire [1:0] \$verific$n7199$7915 ;
  wire [1:0] \$verific$n7202$7916 ;
  wire \$verific$n7205$7654 ;
  wire [1:0] \$verific$n7206$7917 ;
  wire \$verific$n7209$7655 ;
  wire \$verific$n7210$7656 ;
  wire [2:0] \$verific$n7211$7918 ;
  wire \$verific$n7215$7657 ;
  wire [1:0] \$verific$n7216$7919 ;
  wire [31:0] \$verific$n7219$7920 ;
  wire \$verific$n722$7535 ;
  wire [31:0] \$verific$n7252$7921 ;
  wire [4:0] \$verific$n7285$7922 ;
  wire [1:0] \$verific$n7291$7923 ;
  wire [31:0] \$verific$n7294$7924 ;
  wire [30:0] \$verific$n731$7713 ;
  wire [31:0] \$verific$n7327$7925 ;
  wire [31:0] \$verific$n7360$7926 ;
  wire \$verific$n7393$7658 ;
  wire [1:0] \$verific$n7394$7927 ;
  wire \$verific$n7397$7659 ;
  wire \$verific$n7398$7660 ;
  wire [1:0] \$verific$n7399$7928 ;
  wire [5:0] \$verific$n7402$7929 ;
  wire [1:0] \$verific$n7409$7930 ;
  wire [95:0] \$verific$n7412$7931 ;
  wire [14:0] \$verific$n7509$7932 ;
  wire [5:0] \$verific$n7525$7933 ;
  wire \$verific$n7532$7661 ;
  wire [5:0] \$verific$n7533$7934 ;
  wire \$verific$n7540$7662 ;
  wire [5:0] \$verific$n7541$7935 ;
  wire \$verific$n7548$7663 ;
  wire \$verific$n7549$7664 ;
  wire [1:0] \$verific$n7550$7936 ;
  wire \$verific$n7553$7665 ;
  wire \$verific$n7554$7666 ;
  wire [1:0] \$verific$n7555$7937 ;
  wire [1:0] \$verific$n7558$7938 ;
  wire [1:0] \$verific$n7561$7939 ;
  wire \$verific$n7564$7667 ;
  wire [5:0] \$verific$n7565$7940 ;
  wire \$verific$n7572$7668 ;
  wire [31:0] \$verific$n7573$7941 ;
  wire \$verific$n7606$7669 ;
  wire [31:0] \$verific$n7607$7942 ;
  wire [31:0] \$verific$n7640$7943 ;
  wire \$verific$n7673$7670 ;
  wire \$verific$n7674$7671 ;
  wire \$verific$n7675$7672 ;
  wire [31:0] \$verific$n7676$7944 ;
  wire \$verific$n7709$7673 ;
  wire [6:0] \$verific$n7710$7945 ;
  wire [31:0] \$verific$n7718$7946 ;
  wire [4:0] \$verific$n7751$7947 ;
  wire [4:0] \$verific$n7757$7948 ;
  wire [1:0] \$verific$n7763$7949 ;
  wire [1:0] \$verific$n7766$7950 ;
  wire \$verific$n7769$7674 ;
  wire [1:0] \$verific$n7770$7951 ;
  wire \$verific$n7773$7675 ;
  wire \$verific$n7774$7676 ;
  wire [2:0] \$verific$n7775$7952 ;
  wire \$verific$n7779$7677 ;
  wire [1:0] \$verific$n7780$7953 ;
  wire [31:0] \$verific$n7783$7954 ;
  wire [31:0] \$verific$n7816$7955 ;
  wire [4:0] \$verific$n7849$7956 ;
  wire [1:0] \$verific$n7855$7957 ;
  wire [31:0] \$verific$n7858$7958 ;
  wire [31:0] \$verific$n7891$7959 ;
  wire [31:0] \$verific$n7924$7960 ;
  wire \$verific$n7957$7678 ;
  wire [1:0] \$verific$n7958$7961 ;
  wire \$verific$n7961$7679 ;
  wire \$verific$n7962$7680 ;
  wire [1:0] \$verific$n7963$7962 ;
  wire [5:0] \$verific$n7966$7963 ;
  wire [30:0] \$verific$n797$7715 ;
  wire [1:0] \$verific$n7973$7964 ;
  wire [95:0] \$verific$n7976$7965 ;
  wire [14:0] \$verific$n8073$7966 ;
  wire [5:0] \$verific$n8089$7967 ;
  wire \$verific$n8096$7681 ;
  wire [5:0] \$verific$n8097$7968 ;
  wire [5:0] \$verific$n8104$7969 ;
  wire \$verific$n8111$7682 ;
  wire [1:0] \$verific$n8112$7970 ;
  wire \$verific$n8115$7683 ;
  wire \$verific$n8116$7684 ;
  wire [1:0] \$verific$n8117$7971 ;
  wire [1:0] \$verific$n8120$7972 ;
  wire [1:0] \$verific$n8123$7973 ;
  wire \$verific$n8126$7685 ;
  wire [5:0] \$verific$n8127$7974 ;
  wire [31:0] \$verific$n8134$7975 ;
  wire \$verific$n8167$7686 ;
  wire \$verific$n8729$7687 ;
  wire \$verific$n8730$7688 ;
  wire \$verific$n8731$7689 ;
  wire \$verific$n8732$7690 ;
  wire \$verific$n8733$7691 ;
  wire \$verific$n8734$7692 ;
  wire \$verific$n8735$7693 ;
  wire \$verific$n8736$7694 ;
  wire \$verific$n8737$7695 ;
  wire \$verific$n8740$7697 ;
  output ___extnets_1;
  wire ___extnets_1;
  output ___extnets_3;
  wire ___extnets_3;
  output ___extnets_5;
  wire ___extnets_5;
  output ___extnets_7;
  wire ___extnets_7;
  output ___extnets_9;
  wire ___extnets_9;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:435.16-435.35" *)
  wire alu_bmask_a_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:436.16-436.35" *)
  wire alu_bmask_b_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:132.25-132.44" *)
  output [1:0] alu_clpx_shift_ex_o;
  reg [1:0] alu_clpx_shift_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:338.16-338.22" *)
  wire alu_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:128.25-128.36" *)
  output alu_en_ex_o;
  reg alu_en_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:130.25-130.41" *)
  output alu_is_clpx_ex_o;
  reg alu_is_clpx_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:131.25-131.43" *)
  output alu_is_subrot_ex_o;
  reg alu_is_subrot_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:340.16-340.32" *)
  wire [2:0] alu_op_a_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:341.16-341.32" *)
  wire [2:0] alu_op_b_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:342.16-342.32" *)
  wire [1:0] alu_op_c_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:428.16-428.29" *)
  wire [31:0] alu_operand_a;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:113.25-113.43" *)
  output [31:0] alu_operand_a_ex_o;
  reg [31:0] alu_operand_a_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:429.16-429.29" *)
  wire [31:0] alu_operand_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:114.25-114.43" *)
  output [31:0] alu_operand_b_ex_o;
  reg [31:0] alu_operand_b_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:430.16-430.29" *)
  wire [31:0] alu_operand_c;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:115.25-115.43" *)
  output [31:0] alu_operand_c_ex_o;
  reg [31:0] alu_operand_c_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:339.28-339.40" *)
  wire [6:0] alu_operator;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:129.37-129.54" *)
  output [6:0] alu_operator_ex_o;
  reg [6:0] alu_operator_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:446.16-446.28" *)
  wire [1:0] alu_vec_mode;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:119.25-119.42" *)
  output [1:0] alu_vec_mode_ex_o;
  reg [1:0] alu_vec_mode_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:169.40-169.50" *)
  input apu_busy_i;
  wire apu_busy_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:364.32-364.38" *)
  wire apu_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:154.41-154.52" *)
  output apu_en_ex_o;
  reg apu_en_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:369.32-369.41" *)
  wire [14:0] apu_flags;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:159.41-159.55" *)
  output [14:0] apu_flags_ex_o;
  reg [14:0] apu_flags_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:377.31-377.44" *)
  (* unused_bits = "0 1" *)
  wire [-1:0] apu_flags_src;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:367.32-367.39" *)
  wire [1:0] apu_lat;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:157.41-157.53" *)
  output [1:0] apu_lat_ex_o;
  reg [1:0] apu_lat_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:366.32-366.38" *)
  wire [5:0] apu_op;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:156.41-156.52" *)
  output [5:0] apu_op_ex_o;
  reg [5:0] apu_op_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:368.51-368.63" *)
  wire [31:0] \apu_operands[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:368.51-368.63" *)
  wire [31:0] \apu_operands[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:368.51-368.63" *)
  wire [31:0] \apu_operands[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:158.60-158.77" *)
  output [31:0] \apu_operands_ex_o[0] ;
  wire [31:0] \apu_operands_ex_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:158.60-158.77" *)
  output [31:0] \apu_operands_ex_o[1] ;
  wire [31:0] \apu_operands_ex_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:158.60-158.77" *)
  output [31:0] \apu_operands_ex_o[2] ;
  wire [31:0] \apu_operands_ex_o[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:168.40-168.54" *)
  output apu_perf_dep_o;
  wire apu_perf_dep_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:164.40-164.54" *)
  input apu_read_dep_i;
  wire apu_read_dep_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:162.40-162.55" *)
  output [5:0] \apu_read_regs_o[0] ;
  wire [5:0] \apu_read_regs_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:162.40-162.55" *)
  output [5:0] \apu_read_regs_o[1] ;
  wire [5:0] \apu_read_regs_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:162.40-162.55" *)
  output [5:0] \apu_read_regs_o[2] ;
  wire [5:0] \apu_read_regs_o[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:163.40-163.61" *)
  output [2:0] apu_read_regs_valid_o;
  wire [2:0] apu_read_regs_valid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:378.31-378.40" *)
  wire apu_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:365.32-365.40" *)
  wire [-1:0] apu_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:155.41-155.54" *)
  output [-1:0] apu_type_ex_o;
  reg [-1:0] apu_type_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:370.32-370.41" *)
  wire [5:0] apu_waddr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:160.41-160.55" *)
  output [5:0] apu_waddr_ex_o;
  reg [5:0] apu_waddr_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:167.40-167.55" *)
  input apu_write_dep_i;
  wire apu_write_dep_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:165.40-165.56" *)
  output [5:0] \apu_write_regs_o[0] ;
  wire [5:0] \apu_write_regs_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:165.40-165.56" *)
  output [5:0] \apu_write_regs_o[1] ;
  wire [5:0] \apu_write_regs_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:166.40-166.62" *)
  output [1:0] apu_write_regs_valid_o;
  wire [1:0] apu_write_regs_valid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:213.25-213.34" *)
  output [5:0] atop_ex_o;
  reg [5:0] atop_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:394.16-394.23" *)
  wire [5:0] atop_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:116.25-116.37" *)
  output [4:0] bmask_a_ex_o;
  reg [4:0] bmask_a_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:441.16-441.26" *)
  wire [4:0] bmask_a_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:439.16-439.30" *)
  wire [4:0] bmask_a_id_imm;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:433.16-433.27" *)
  wire bmask_a_mux;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:117.25-117.37" *)
  output [4:0] bmask_b_ex_o;
  reg [4:0] bmask_b_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:442.16-442.26" *)
  wire [4:0] bmask_b_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:440.16-440.30" *)
  wire [4:0] bmask_b_id_imm;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:434.16-434.27" *)
  wire [1:0] bmask_b_mux;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:83.25-83.42" *)
  input branch_decision_i;
  wire branch_decision_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:82.25-82.39" *)
  output branch_in_ex_o;
  reg branch_in_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:274.16-274.31" *)
  wire branch_taken_ex;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:87.25-87.44" *)
  output clear_instr_valid_o;
  wire clear_instr_valid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:62.25-62.28" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:70.25-70.47" *)
  output core_ctrl_firstfetch_o;
  wire core_ctrl_firstfetch_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:411.16-411.26" *)
  wire csr_access;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:173.25-173.40" *)
  output csr_access_ex_o;
  reg csr_access_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:281.16-281.29" *)
  wire csr_apu_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:177.25-177.36" *)
  output [6:0] csr_cause_o;
  wire [6:0] csr_cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:196.38-196.53" *)
  input [31:0] csr_hwlp_data_i;
  wire [31:0] csr_hwlp_data_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:194.38-194.54" *)
  input csr_hwlp_regid_i;
  wire csr_hwlp_regid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:195.38-195.51" *)
  input [2:0] csr_hwlp_we_i;
  wire [2:0] csr_hwlp_we_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:176.25-176.38" *)
  output csr_irq_sec_o;
  wire csr_irq_sec_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:412.16-412.22" *)
  wire [1:0] csr_op;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:174.25-174.36" *)
  output [1:0] csr_op_ex_o;
  reg [1:0] csr_op_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:184.25-184.46" *)
  output csr_restore_dret_id_o;
  wire csr_restore_dret_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:181.25-181.46" *)
  output csr_restore_mret_id_o;
  wire csr_restore_mret_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:182.25-182.46" *)
  output csr_restore_uret_id_o;
  wire csr_restore_uret_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:186.25-186.41" *)
  output csr_save_cause_o;
  wire csr_save_cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:180.25-180.38" *)
  output csr_save_ex_o;
  wire csr_save_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:179.25-179.38" *)
  output csr_save_id_o;
  wire csr_save_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:178.25-178.38" *)
  output csr_save_if_o;
  wire csr_save_if_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:413.16-413.26" *)
  wire csr_status;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:69.25-69.36" *)
  output ctrl_busy_o;
  wire ctrl_busy_o;
  (* enum_value_00 = "\\PRIV_LVL_U" *)
  (* enum_value_01 = "\\PRIV_LVL_S" *)
  (* enum_value_10 = "\\PRIV_LVL_H" *)
  (* enum_value_11 = "\\PRIV_LVL_M" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:175.25-175.43" *)
  (* wiretype = "\\PrivLvl_t" *)
  input [1:0] current_priv_lvl_i;
  wire [1:0] current_priv_lvl_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:211.25-211.39" *)
  output data_err_ack_o;
  wire data_err_ack_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:210.25-210.35" *)
  input data_err_i;
  wire data_err_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:204.25-204.45" *)
  output data_load_event_ex_o;
  reg data_load_event_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:391.16-391.34" *)
  wire data_load_event_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:206.25-206.45" *)
  output data_misaligned_ex_o;
  reg data_misaligned_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:209.25-209.42" *)
  input data_misaligned_i;
  wire data_misaligned_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:203.25-203.45" *)
  output [1:0] data_reg_offset_ex_o;
  reg [1:0] data_reg_offset_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:389.16-389.34" *)
  wire [1:0] data_reg_offset_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:199.25-199.38" *)
  output data_req_ex_o;
  reg data_req_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:390.16-390.27" *)
  wire data_req_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:202.25-202.43" *)
  output [1:0] data_sign_ext_ex_o;
  reg [1:0] data_sign_ext_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:388.16-388.32" *)
  wire [1:0] data_sign_ext_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:201.25-201.39" *)
  output [1:0] data_type_ex_o;
  reg [1:0] data_type_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:387.16-387.28" *)
  wire [1:0] data_type_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:200.25-200.37" *)
  output data_we_ex_o;
  reg data_we_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:386.16-386.26" *)
  wire data_we_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:256.16-256.27" *)
  wire deassert_we;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:227.25-227.38" *)
  output [2:0] debug_cause_o;
  wire [2:0] debug_cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:228.25-228.41" *)
  output debug_csr_save_o;
  wire debug_csr_save_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:231.25-231.40" *)
  input debug_ebreakm_i;
  wire debug_ebreakm_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:232.25-232.40" *)
  input debug_ebreaku_i;
  wire debug_ebreaku_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:226.25-226.37" *)
  output debug_mode_o;
  wire debug_mode_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:229.25-229.36" *)
  input debug_req_i;
  wire debug_req_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:230.25-230.44" *)
  input debug_single_step_i;
  wire debug_single_step_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:465.16-465.24" *)
  wire dret_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:263.16-263.29" *)
  wire dret_insn_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:259.16-259.25" *)
  wire ebrk_insn;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:265.16-265.30" *)
  wire ecall_insn_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:104.25-104.35" *)
  input ex_ready_i;
  wire ex_ready_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:108.25-108.35" *)
  input ex_valid_i;
  wire ex_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:315.15-315.22" *)
  wire exc_ack;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:223.25-223.36" *)
  output [5:0] exc_cause_o;
  wire [5:0] exc_cause_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:315.24-315.32" *)
  wire exc_kill;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:90.25-90.37" *)
  output [2:0] exc_pc_mux_o;
  wire [2:0] exc_pc_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:268.16-268.31" *)
  wire fencei_insn_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:68.25-68.39" *)
  input fetch_enable_i;
  wire fetch_enable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:379.31-379.42" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] fp_rnd_mode;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:360.32-360.43" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] fpu_dst_fmt;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:361.32-361.43" *)
  (* unused_bits = "0 1" *)
  wire [1:0] fpu_int_fmt;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:359.32-359.43" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] fpu_src_fmt;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:66.25-66.43" *)
  input fregfile_disable_i;
  wire fregfile_disable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:327.16-327.28" *)
  wire fregfile_ena;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:170.40-170.45" *)
  input [2:0] frm_i;
  wire [2:0] frm_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:284.16-284.23" *)
  wire halt_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:101.25-101.34" *)
  output halt_if_o;
  wire halt_if_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:406.27-406.37" *)
  wire [31:0] hwloop_cnt;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:406.39-406.53" *)
  wire [31:0] hwloop_cnt_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:401.27-401.45" *)
  wire hwloop_cnt_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:405.27-405.37" *)
  wire [31:0] hwloop_end;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:283.16-283.27" *)
  wire hwloop_mask;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:397.27-397.39" *)
  wire hwloop_regid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:397.41-397.57" *)
  wire hwloop_regid_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:404.27-404.39" *)
  wire [31:0] hwloop_start;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:404.41-404.57" *)
  wire [31:0] hwloop_start_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:400.27-400.47" *)
  wire hwloop_start_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:403.27-403.40" *)
  wire [31:0] hwloop_target;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:399.27-399.48" *)
  wire hwloop_target_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:408.27-408.39" *)
  wire hwloop_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:398.27-398.36" *)
  wire [2:0] hwloop_we;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:398.38-398.51" *)
  wire [2:0] hwloop_we_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:398.53-398.69" *)
  wire [2:0] hwloop_we_masked;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:191.38-191.48" *)
  output [31:0] \hwlp_cnt_o[0] ;
  wire [31:0] \hwlp_cnt_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:191.38-191.48" *)
  output [31:0] \hwlp_cnt_o[1] ;
  wire [31:0] \hwlp_cnt_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:74.31-74.45" *)
  input [1:0] hwlp_dec_cnt_i;
  wire [1:0] hwlp_dec_cnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:190.38-190.48" *)
  output [31:0] \hwlp_end_o[0] ;
  wire [31:0] \hwlp_end_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:190.38-190.48" *)
  output [31:0] \hwlp_end_o[1] ;
  wire [31:0] \hwlp_end_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:189.38-189.50" *)
  output [31:0] \hwlp_start_o[0] ;
  wire [31:0] \hwlp_start_o[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:189.38-189.50" *)
  output [31:0] \hwlp_start_o[1] ;
  wire [31:0] \hwlp_start_o[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:103.25-103.35" *)
  output id_ready_o;
  wire id_ready_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:107.25-107.35" *)
  output id_valid_o;
  wire id_valid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:93.25-93.41" *)
  input illegal_c_insn_i;
  wire illegal_c_insn_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:258.16-258.32" *)
  wire illegal_insn_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:305.16-305.21" *)
  wire [31:0] imm_a;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:345.16-345.29" *)
  wire imm_a_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:306.16-306.21" *)
  wire [31:0] imm_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:346.16-346.29" *)
  wire [3:0] imm_b_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:296.16-296.27" *)
  wire [31:0] imm_bi_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:303.16-303.29" *)
  (* unused_bits = "0" *)
  wire [31:0] imm_clip_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:288.16-288.26" *)
  wire [31:0] imm_i_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:289.16-289.27" *)
  wire [31:0] imm_iz_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:295.16-295.27" *)
  wire [31:0] imm_s2_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:297.16-297.27" *)
  wire [31:0] imm_s3_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:290.16-290.26" *)
  wire [31:0] imm_s_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:291.16-291.27" *)
  wire [31:0] imm_sb_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:302.16-302.32" *)
  wire [31:0] imm_shuffle_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:300.16-300.33" *)
  wire [31:0] imm_shuffleb_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:301.16-301.33" *)
  wire [31:0] imm_shuffleh_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:292.16-292.26" *)
  wire [31:0] imm_u_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:293.16-293.27" *)
  wire [31:0] imm_uj_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:118.25-118.41" *)
  output [1:0] imm_vec_ext_ex_o;
  reg [1:0] imm_vec_ext_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:443.16-443.30" *)
  wire [1:0] imm_vec_ext_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:298.16-298.27" *)
  wire [31:0] imm_vs_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:299.16-299.27" *)
  wire [31:0] imm_vu_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:294.16-294.26" *)
  wire [31:0] imm_z_type;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:253.16-253.21" *)
  wire [31:0] instr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:282.16-282.32" *)
  wire instr_multicycle;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:77.31-77.44" *)
  input [31:0] instr_rdata_i;
  wire [31:0] instr_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:78.31-78.42" *)
  output instr_req_o;
  wire instr_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:76.31-76.44" *)
  input instr_valid_i;
  wire instr_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:221.25-221.34" *)
  output irq_ack_o;
  wire irq_ack_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:314.15-314.26" *)
  wire [5:0] irq_id_ctrl;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:218.25-218.33" *)
  input [5:0] irq_id_i;
  wire [5:0] irq_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:222.25-222.33" *)
  output [4:0] irq_id_o;
  wire [4:0] irq_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:216.25-216.38" *)
  input irq_pending_i;
  wire irq_pending_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:313.15-313.27" *)
  wire irq_req_ctrl;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:313.29-313.41" *)
  wire irq_sec_ctrl;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:217.25-217.34" *)
  input irq_sec_i;
  wire irq_sec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:461.16-461.23" *)
  wire is_clpx;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:94.25-94.40" *)
  input is_compressed_i;
  wire is_compressed_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:71.25-71.38" *)
  output is_decoding_o;
  wire is_decoding_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:95.25-95.42" *)
  input is_fetch_failed_i;
  wire is_fetch_failed_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:75.31-75.40" *)
  input is_hwlp_i;
  wire is_hwlp_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:461.25-461.34" *)
  wire is_subrot;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:279.16-279.24" *)
  wire jr_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:276.16-276.27" *)
  wire [1:0] jump_in_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:275.16-275.26" *)
  wire [1:0] jump_in_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:308.16-308.27" *)
  wire [31:0] jump_target;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:347.16-347.35" *)
  wire [1:0] jump_target_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:84.25-84.38" *)
  output [31:0] jump_target_o;
  wire [31:0] jump_target_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:280.16-280.26" *)
  wire load_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:219.25-219.39" *)
  input m_irq_enable_i;
  wire m_irq_enable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:278.16-278.32" *)
  wire misaligned_stall;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:463.16-463.24" *)
  wire mret_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:260.16-260.29" *)
  wire mret_insn_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:151.25-151.43" *)
  output mult_clpx_img_ex_o;
  reg mult_clpx_img_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:150.25-150.45" *)
  output [1:0] mult_clpx_shift_ex_o;
  reg [1:0] mult_clpx_shift_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:355.16-355.27" *)
  wire mult_dot_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:145.25-145.43" *)
  output [31:0] mult_dot_op_a_ex_o;
  reg [31:0] mult_dot_op_a_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:146.25-146.43" *)
  output [31:0] mult_dot_op_b_ex_o;
  reg [31:0] mult_dot_op_b_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:147.25-147.43" *)
  output [31:0] mult_dot_op_c_ex_o;
  reg [31:0] mult_dot_op_c_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:356.16-356.31" *)
  wire [1:0] mult_dot_signed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:148.25-148.45" *)
  output [1:0] mult_dot_signed_ex_o;
  reg [1:0] mult_dot_signed_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:351.16-351.23" *)
  wire mult_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:140.25-140.37" *)
  output mult_en_ex_o;
  reg mult_en_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:143.25-143.38" *)
  output [4:0] mult_imm_ex_o;
  reg [4:0] mult_imm_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:444.16-444.27" *)
  wire [4:0] mult_imm_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:437.16-437.28" *)
  wire mult_imm_mux;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:352.16-352.27" *)
  wire mult_int_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:149.25-149.42" *)
  output mult_is_clpx_ex_o;
  reg mult_is_clpx_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:244.25-244.42" *)
  input mult_multicycle_i;
  wire mult_multicycle_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:137.25-137.44" *)
  output [31:0] mult_operand_a_ex_o;
  reg [31:0] mult_operand_a_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:138.25-138.44" *)
  output [31:0] mult_operand_b_ex_o;
  reg [31:0] mult_operand_b_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:139.25-139.44" *)
  output [31:0] mult_operand_c_ex_o;
  reg [31:0] mult_operand_c_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:350.16-350.29" *)
  wire [2:0] mult_operator;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:136.25-136.43" *)
  output [2:0] mult_operator_ex_o;
  reg [2:0] mult_operator_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:353.16-353.32" *)
  wire mult_sel_subword;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:141.25-141.46" *)
  output mult_sel_subword_ex_o;
  reg mult_sel_subword_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:354.16-354.32" *)
  wire [1:0] mult_signed_mode;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:142.25-142.46" *)
  output [1:0] mult_signed_mode_ex_o;
  reg [1:0] mult_signed_mode_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:421.16-421.31" *)
  wire [31:0] operand_a_fw_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:418.16-418.36" *)
  wire [1:0] operand_a_fw_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:425.16-425.25" *)
  wire [31:0] operand_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:422.16-422.31" *)
  wire [31:0] operand_b_fw_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:419.16-419.36" *)
  wire [1:0] operand_b_fw_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:425.27-425.40" *)
  wire [31:0] operand_b_vec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:426.16-426.25" *)
  wire [31:0] operand_c;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:423.16-423.31" *)
  wire [31:0] operand_c_fw_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:420.16-420.36" *)
  wire [1:0] operand_c_fw_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:426.27-426.40" *)
  wire [31:0] operand_c_vec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:111.25-111.32" *)
  output [31:0] pc_ex_o;
  reg [31:0] pc_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:98.25-98.32" *)
  input [31:0] pc_id_i;
  wire [31:0] pc_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:97.25-97.32" *)
  input [31:0] pc_if_i;
  wire [31:0] pc_if_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:89.25-89.33" *)
  output [2:0] pc_mux_o;
  wire [2:0] pc_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:88.25-88.33" *)
  output pc_set_o;
  wire pc_set_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:248.25-248.40" *)
  output perf_jr_stall_o;
  wire perf_jr_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:247.25-247.36" *)
  output perf_jump_o;
  wire perf_jump_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:249.25-249.40" *)
  output perf_ld_stall_o;
  wire perf_ld_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:250.25-250.46" *)
  output perf_pipeline_stall_o;
  wire perf_pipeline_stall_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:266.16-266.30" *)
  wire pipe_flush_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:415.16-415.31" *)
  wire prepost_useincr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:208.25-208.45" *)
  output prepost_useincr_ex_o;
  reg prepost_useincr_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:457.16-457.37" *)
  wire reg_d_alu_is_reg_a_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:458.16-458.37" *)
  wire reg_d_alu_is_reg_b_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:459.16-459.37" *)
  wire reg_d_alu_is_reg_c_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:451.16-451.36" *)
  wire reg_d_ex_is_reg_a_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:452.16-452.36" *)
  wire reg_d_ex_is_reg_b_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:453.16-453.36" *)
  wire reg_d_ex_is_reg_c_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:454.16-454.36" *)
  wire reg_d_wb_is_reg_a_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:455.16-455.36" *)
  wire reg_d_wb_is_reg_b_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:456.16-456.36" *)
  wire reg_d_wb_is_reg_c_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:270.16-270.29" *)
  wire rega_used_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:271.16-271.29" *)
  wire regb_used_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:343.16-343.24" *)
  wire [1:0] regc_mux;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:272.16-272.29" *)
  wire regc_used_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:318.16-318.34" *)
  wire [5:0] regfile_addr_ra_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:319.16-319.34" *)
  wire [5:0] regfile_addr_rb_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:320.16-320.34" *)
  wire [5:0] regfile_addr_rc_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:124.25-124.47" *)
  output [5:0] regfile_alu_waddr_ex_o;
  reg [5:0] regfile_alu_waddr_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:239.25-239.47" *)
  input [5:0] regfile_alu_waddr_fw_i;
  wire [5:0] regfile_alu_waddr_fw_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:330.16-330.36" *)
  wire [5:0] regfile_alu_waddr_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:383.16-383.41" *)
  wire regfile_alu_waddr_mux_sel;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:241.25-241.47" *)
  input [31:0] regfile_alu_wdata_fw_i;
  wire [31:0] regfile_alu_wdata_fw_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:331.35-331.56" *)
  wire regfile_alu_we_dec_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:125.25-125.44" *)
  output regfile_alu_we_ex_o;
  reg regfile_alu_we_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:240.25-240.44" *)
  input regfile_alu_we_fw_i;
  wire regfile_alu_we_fw_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:331.16-331.33" *)
  wire regfile_alu_we_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:333.16-333.34" *)
  wire [31:0] regfile_data_ra_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:334.16-334.34" *)
  wire [31:0] regfile_data_rb_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:335.16-335.34" *)
  wire [31:0] regfile_data_rc_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:322.16-322.28" *)
  wire regfile_fp_a;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:323.16-323.28" *)
  wire regfile_fp_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:324.16-324.28" *)
  wire regfile_fp_c;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:325.16-325.28" *)
  wire regfile_fp_d;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:121.25-121.43" *)
  output [5:0] regfile_waddr_ex_o;
  reg [5:0] regfile_waddr_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:329.16-329.32" *)
  wire [5:0] regfile_waddr_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:235.25-235.43" *)
  input [5:0] regfile_waddr_wb_i;
  wire [5:0] regfile_waddr_wb_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:237.25-237.43" *)
  input [31:0] regfile_wdata_wb_i;
  wire [31:0] regfile_wdata_wb_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:122.25-122.40" *)
  output regfile_we_ex_o;
  reg regfile_we_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:382.16-382.29" *)
  wire regfile_we_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:236.25-236.40" *)
  input regfile_we_wb_i;
  wire regfile_we_wb_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:63.25-63.30" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:447.16-447.34" *)
  wire scalar_replication;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:448.16-448.36" *)
  wire scalar_replication_c;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:65.25-65.34" *)
  input test_en_i;
  wire test_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:91.25-91.40" *)
  output [1:0] trap_addr_mux_o;
  wire [1:0] trap_addr_mux_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:220.25-220.39" *)
  input u_irq_enable_i;
  wire u_irq_enable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:464.16-464.24" *)
  wire uret_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:261.16-261.29" *)
  wire uret_insn_dec;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:105.25-105.35" *)
  input wb_ready_i;
  wire wb_ready_i;
  assign \$auto$bmuxmap.cc:84:execute$16738  = hwloop_target_mux_sel ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:564.5-567.12" *) { \$verific$n797$7715 , pc_id_i[0] } : { \$verific$n731$7713 , pc_id_i[0] };
  assign \$auto$bmuxmap.cc:84:execute$16740  = hwloop_start_mux_sel ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:572.5-575.12" *) pc_if_i : hwloop_target;
  assign \$auto$bmuxmap.cc:84:execute$16742  = hwloop_cnt_mux_sel ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:581.5-584.12" *) operand_a_fw_id : { 20'h00000, instr_rdata_i[31:20] };
  assign \$auto$bmuxmap.cc:84:execute$16744 [31:0] = jump_target_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:614.5-621.12" *) \$verific$n1320$7728  : \$verific$n1454$7732 ;
  assign \$auto$bmuxmap.cc:84:execute$16744 [63:32] = jump_target_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:614.5-621.12" *) \$verific$n1387$7730  : \$verific$n1454$7732 ;
  assign \$auto$bmuxmap.cc:84:execute$16747  = jump_target_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:614.5-621.12" *) \$auto$bmuxmap.cc:84:execute$16744 [63:32] : \$auto$bmuxmap.cc:84:execute$16744 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16749 [31:0] = alu_op_a_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:638.5-645.12" *) pc_id_i : operand_a_fw_id;
  assign \$auto$bmuxmap.cc:84:execute$16749 [63:32] = alu_op_a_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:638.5-645.12" *) operand_b_fw_id : imm_a;
  assign \$auto$bmuxmap.cc:84:execute$16749 [95:64] = alu_op_a_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:638.5-645.12" *) operand_a_fw_id : operand_c_fw_id;
  assign \$auto$bmuxmap.cc:84:execute$16749 [127:96] = alu_op_a_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:638.5-645.12" *) operand_a_fw_id : operand_a_fw_id;
  assign \$auto$bmuxmap.cc:84:execute$16754 [31:0] = alu_op_a_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:638.5-645.12" *) \$auto$bmuxmap.cc:84:execute$16749 [63:32] : \$auto$bmuxmap.cc:84:execute$16749 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16754 [63:32] = alu_op_a_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:638.5-645.12" *) \$auto$bmuxmap.cc:84:execute$16749 [127:96] : \$auto$bmuxmap.cc:84:execute$16749 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$16757  = alu_op_a_mux_sel[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:638.5-645.12" *) \$auto$bmuxmap.cc:84:execute$16754 [63:32] : \$auto$bmuxmap.cc:84:execute$16754 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16759  = imm_a_mux_sel ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:649.5-653.12" *) 32'd0 : { 27'h0000000, instr_rdata_i[19:15] };
  assign \$auto$bmuxmap.cc:84:execute$16761 [31:0] = operand_a_fw_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:658.5-663.12" *) regfile_alu_wdata_fw_i : regfile_data_ra_id;
  assign \$auto$bmuxmap.cc:84:execute$16761 [63:32] = operand_a_fw_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:658.5-663.12" *) regfile_data_ra_id : regfile_wdata_wb_i;
  assign \$auto$bmuxmap.cc:84:execute$16764  = operand_a_fw_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:658.5-663.12" *) \$auto$bmuxmap.cc:84:execute$16761 [63:32] : \$auto$bmuxmap.cc:84:execute$16761 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16766 [31:0] = imm_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:25], instr_rdata_i[11:7] } : { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:20] };
  assign \$auto$bmuxmap.cc:84:execute$16766 [63:32] = imm_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) { 29'h00000000, \$verific$n2216$7749 [2], \$verific$n2215$7542 , 1'h0 } : { instr_rdata_i[31:12], 12'h000 };
  assign \$auto$bmuxmap.cc:84:execute$16766 [95:64] = imm_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) { 27'h0000000, instr_rdata_i[29:25] } : { 27'h0000000, instr_rdata_i[24:20] };
  assign \$auto$bmuxmap.cc:84:execute$16766 [127:96] = imm_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) { 26'h0000000, instr_rdata_i[24:20], instr_rdata_i[25] } : { instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24:20], instr_rdata_i[25] };
  assign \$auto$bmuxmap.cc:84:execute$16766 [159:128] = imm_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) { 1'h0, imm_clip_type[31:1] } : imm_shuffle_type;
  assign \$auto$bmuxmap.cc:84:execute$16766 [191:160] = imm_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) { instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24:20] } : { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:20] };
  assign \$auto$bmuxmap.cc:84:execute$16766 [223:192] = imm_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:20] } : { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:20] };
  assign \$auto$bmuxmap.cc:84:execute$16766 [255:224] = imm_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:20] } : { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:20] };
  assign \$auto$bmuxmap.cc:84:execute$16775 [31:0] = imm_b_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) \$auto$bmuxmap.cc:84:execute$16766 [63:32] : \$auto$bmuxmap.cc:84:execute$16766 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16775 [63:32] = imm_b_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) \$auto$bmuxmap.cc:84:execute$16766 [127:96] : \$auto$bmuxmap.cc:84:execute$16766 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$16775 [95:64] = imm_b_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) \$auto$bmuxmap.cc:84:execute$16766 [191:160] : \$auto$bmuxmap.cc:84:execute$16766 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$16775 [127:96] = imm_b_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) \$auto$bmuxmap.cc:84:execute$16766 [255:224] : \$auto$bmuxmap.cc:84:execute$16766 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$16780 [31:0] = imm_b_mux_sel[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) \$auto$bmuxmap.cc:84:execute$16775 [63:32] : \$auto$bmuxmap.cc:84:execute$16775 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16780 [63:32] = imm_b_mux_sel[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) \$auto$bmuxmap.cc:84:execute$16775 [127:96] : \$auto$bmuxmap.cc:84:execute$16775 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$16783  = imm_b_mux_sel[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:679.5-692.12" *) \$auto$bmuxmap.cc:84:execute$16780 [63:32] : \$auto$bmuxmap.cc:84:execute$16780 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16785 [31:0] = alu_op_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:697.5-704.12" *) operand_c_fw_id : operand_b_fw_id;
  assign \$auto$bmuxmap.cc:84:execute$16785 [63:32] = alu_op_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:697.5-704.12" *) operand_a_fw_id : imm_b;
  assign \$auto$bmuxmap.cc:84:execute$16785 [95:64] = alu_op_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:697.5-704.12" *) operand_b_fw_id : { 27'h0000000, operand_b_fw_id[4:0] };
  assign \$auto$bmuxmap.cc:84:execute$16785 [127:96] = alu_op_b_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:697.5-704.12" *) operand_b_fw_id : operand_b_fw_id;
  assign \$auto$bmuxmap.cc:84:execute$16790 [31:0] = alu_op_b_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:697.5-704.12" *) \$auto$bmuxmap.cc:84:execute$16785 [63:32] : \$auto$bmuxmap.cc:84:execute$16785 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16790 [63:32] = alu_op_b_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:697.5-704.12" *) \$auto$bmuxmap.cc:84:execute$16785 [127:96] : \$auto$bmuxmap.cc:84:execute$16785 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$16793  = alu_op_b_mux_sel[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:697.5-704.12" *) \$auto$bmuxmap.cc:84:execute$16790 [63:32] : \$auto$bmuxmap.cc:84:execute$16790 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16795 [31:0] = operand_b_fw_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:725.5-730.12" *) regfile_alu_wdata_fw_i : regfile_data_rb_id;
  assign \$auto$bmuxmap.cc:84:execute$16795 [63:32] = operand_b_fw_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:725.5-730.12" *) regfile_data_rb_id : regfile_wdata_wb_i;
  assign \$auto$bmuxmap.cc:84:execute$16798  = operand_b_fw_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:725.5-730.12" *) \$auto$bmuxmap.cc:84:execute$16795 [63:32] : \$auto$bmuxmap.cc:84:execute$16795 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16800 [31:0] = alu_op_c_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:745.5-750.12" *) operand_b_fw_id : operand_c_fw_id;
  assign \$auto$bmuxmap.cc:84:execute$16800 [63:32] = alu_op_c_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:745.5-750.12" *) operand_c_fw_id : jump_target;
  assign \$auto$bmuxmap.cc:84:execute$16803  = alu_op_c_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:745.5-750.12" *) \$auto$bmuxmap.cc:84:execute$16800 [63:32] : \$auto$bmuxmap.cc:84:execute$16800 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16805 [31:0] = operand_c_fw_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:769.5-774.12" *) regfile_alu_wdata_fw_i : regfile_data_rc_id;
  assign \$auto$bmuxmap.cc:84:execute$16805 [63:32] = operand_c_fw_mux_sel[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:769.5-774.12" *) regfile_data_rc_id : regfile_wdata_wb_i;
  assign \$auto$bmuxmap.cc:84:execute$16808  = operand_c_fw_mux_sel[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:769.5-774.12" *) \$auto$bmuxmap.cc:84:execute$16805 [63:32] : \$auto$bmuxmap.cc:84:execute$16805 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16810  = bmask_a_mux ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:788.5-792.12" *) instr_rdata_i[29:25] : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$16812 [4:0] = bmask_b_mux[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:795.5-801.12" *) instr_rdata_i[29:25] : instr_rdata_i[24:20];
  assign \$auto$bmuxmap.cc:84:execute$16812 [9:5] = bmask_b_mux[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:795.5-801.12" *) 5'h01 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$16815  = bmask_b_mux[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:795.5-801.12" *) \$auto$bmuxmap.cc:84:execute$16812 [9:5] : \$auto$bmuxmap.cc:84:execute$16812 [4:0];
  assign \$auto$bmuxmap.cc:84:execute$16817  = alu_bmask_a_mux_sel ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:805.5-809.12" *) bmask_a_id_imm : operand_b_fw_id[9:5];
  assign \$auto$bmuxmap.cc:84:execute$16819  = alu_bmask_b_mux_sel ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:812.5-816.12" *) bmask_b_id_imm : operand_b_fw_id[4:0];
  assign \$auto$bmuxmap.cc:84:execute$16821  = mult_imm_mux ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:823.5-827.12" *) instr_rdata_i[29:25] : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$16823 [5:0] = regc_mux[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:510.5-516.12" *) { \$verific$n615$7503 , instr_rdata_i[11:7] } : { \$verific$n615$7503 , instr_rdata_i[31:27] };
  assign \$auto$bmuxmap.cc:84:execute$16823 [11:6] = regc_mux[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:510.5-516.12" *) 6'h00 : { \$verific$n615$7503 , instr_rdata_i[19:15] };
  assign \$auto$bmuxmap.cc:84:execute$16826  = regc_mux[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:510.5-516.12" *) \$auto$bmuxmap.cc:84:execute$16823 [11:6] : \$auto$bmuxmap.cc:84:execute$16823 [5:0];
  assign \$verific$n797$7715  = pc_id_i[31:1] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:566.29-566.63" *) { 26'h0000000, instr_rdata_i[19:15] };
  assign \$verific$n1320$7728  = pc_id_i + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:615.30-615.51" *) { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[19:12], instr_rdata_i[20], instr_rdata_i[30:21], 1'h0 };
  assign \$verific$n1387$7730  = pc_id_i + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:616.30-616.51" *) { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[7], instr_rdata_i[30:25], instr_rdata_i[11:8], 1'h0 };
  assign \$verific$n1454$7732  = regfile_data_ra_id + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:619.30-619.61" *) { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:20] };
  assign \$verific$n731$7713  = pc_id_i[31:1] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:565.29-565.64" *) { 19'h00000, instr_rdata_i[31:20] };
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_clpx_shift_ex_o <= 2'h0;
    else alu_clpx_shift_ex_o <= \$verific$n7770$7951 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_en_ex_o <= 1'h0;
    else alu_en_ex_o <= \$verific$n7709$7673 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_is_clpx_ex_o <= 1'h0;
    else alu_is_clpx_ex_o <= \$verific$n7769$7674 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_is_subrot_ex_o <= 1'h0;
    else alu_is_subrot_ex_o <= \$verific$n7773$7675 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_operand_a_ex_o <= 32'd0;
    else alu_operand_a_ex_o <= \$verific$n7607$7942 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_operand_b_ex_o <= 32'd0;
    else alu_operand_b_ex_o <= \$verific$n7640$7943 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_operand_c_ex_o <= 32'd0;
    else alu_operand_c_ex_o <= \$verific$n7718$7946 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_operator_ex_o <= 7'h03;
    else alu_operator_ex_o <= \$verific$n7710$7945 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alu_vec_mode_ex_o <= 2'h0;
    else alu_vec_mode_ex_o <= \$verific$n7766$7950 ;
  assign \$verific$n1097$7722  = hwloop_we_int & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:594.29-594.62" *) { \$verific$n1093$7721 [2], \$verific$n1093$7721 [2], \$verific$n1093$7721 [2] };
  assign hwloop_we_masked = \$verific$n1097$7722  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:594.29-594.80" *) { id_ready_o, id_ready_o, id_ready_o };
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) apu_en_ex_o <= 1'h0;
    else apu_en_ex_o <= \$verific$n7962$7680 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) apu_flags_ex_o <= 15'h0000;
    else apu_flags_ex_o <= \$verific$n8073$7966 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) apu_lat_ex_o <= 2'h0;
    else apu_lat_ex_o <= \$verific$n7973$7964 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) apu_op_ex_o <= 6'h00;
    else apu_op_ex_o <= \$verific$n7966$7963 ;
  reg [95:0] \$verific$apu_operands_ex_o_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1633$9284 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \$verific$apu_operands_ex_o_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1633$9284  <= 96'h000000000000000000000000;
    else \$verific$apu_operands_ex_o_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1633$9284  <= \$verific$n7976$7965 ;
  assign { \apu_operands_ex_o[2] , \apu_operands_ex_o[1] , \apu_operands_ex_o[0]  } = \$verific$apu_operands_ex_o_reg$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1633$9284 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) apu_type_ex_o <= 2'h0;
    else apu_type_ex_o <= \$verific$n7963$7962 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) apu_waddr_ex_o <= 6'h00;
    else apu_waddr_ex_o <= \$verific$n8089$7967 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) atop_ex_o <= 6'h00;
    else atop_ex_o <= \$verific$n8127$7974 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) bmask_a_ex_o <= 5'h00;
    else bmask_a_ex_o <= \$verific$n7751$7947 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) bmask_b_ex_o <= 5'h00;
    else bmask_b_ex_o <= \$verific$n7757$7948 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) branch_in_ex_o <= 1'h0;
    else branch_in_ex_o <= \$verific$n8167$7686 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) csr_access_ex_o <= 1'h0;
    else csr_access_ex_o <= \$verific$n8111$7682 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) csr_op_ex_o <= 2'h0;
    else csr_op_ex_o <= \$verific$n8112$7970 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_load_event_ex_o <= 1'h0;
    else data_load_event_ex_o <= \$verific$n8126$7685 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_misaligned_ex_o <= 1'h0;
    else data_misaligned_ex_o <= \$verific$n7675$7672 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_reg_offset_ex_o <= 2'h0;
    else data_reg_offset_ex_o <= \$verific$n8123$7973 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_req_ex_o <= 1'h0;
    else data_req_ex_o <= \$verific$n8115$7683 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_sign_ext_ex_o <= 2'h0;
    else data_sign_ext_ex_o <= \$verific$n8120$7972 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_type_ex_o <= 2'h0;
    else data_type_ex_o <= \$verific$n8117$7971 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_we_ex_o <= 1'h0;
    else data_we_ex_o <= \$verific$n8116$7684 ;
  assign \$verific$n2721$7582  = alu_vec_mode == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:710.9-710.34" *) 2'h3;
  assign \$verific$n668$7505  = regfile_waddr_ex_o == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:530.34-530.80" *) { regfile_addr_ra_id[5], instr_rdata_i[19:15] };
  assign \$verific$n674$7509  = regfile_waddr_ex_o == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:531.34-531.80" *) { regfile_addr_rb_id[5], instr_rdata_i[24:20] };
  assign \$verific$n6373$7619  = jump_in_id == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1596.13-1596.40" *) 2'h3;
  assign \$verific$n680$7513  = regfile_waddr_ex_o == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:532.34-532.80" *) regfile_addr_rc_id;
  assign \$verific$n686$7517  = regfile_waddr_wb_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:533.34-533.80" *) { regfile_addr_ra_id[5], instr_rdata_i[19:15] };
  assign \$verific$n692$7520  = regfile_waddr_wb_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:534.34-534.80" *) { regfile_addr_rb_id[5], instr_rdata_i[24:20] };
  assign \$verific$n698$7523  = regfile_waddr_wb_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:535.34-535.80" *) regfile_addr_rc_id;
  assign \$verific$n704$7526  = regfile_alu_waddr_fw_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:536.34-536.80" *) { regfile_addr_ra_id[5], instr_rdata_i[19:15] };
  assign \$verific$n710$7529  = regfile_alu_waddr_fw_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:537.34-537.80" *) { regfile_addr_rb_id[5], instr_rdata_i[24:20] };
  assign \$verific$n716$7532  = regfile_alu_waddr_fw_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:538.34-538.80" *) regfile_addr_rc_id;
  assign hwloop_regid = \$verific$n1307$7539  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:600.25-600.82" *) instr_rdata_i[7] : csr_hwlp_regid_i;
  assign \$verific$n2214$7541  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:683.48-683.68" *) data_misaligned_i;
  assign \$verific$n2215$7542  = is_compressed_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:683.28-683.69" *) \$verific$n2214$7541 ;
  assign regfile_addr_ra_id[5] = 1'h0 & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:505.32-505.59" *) regfile_fp_a;
  assign regfile_addr_rb_id[5] = 1'h0 & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:506.32-506.59" *) regfile_fp_b;
  assign \$verific$n3893$7583  = apu_en_ex_o & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:951.47-951.86" *) apu_lat_ex_o[1];
  assign \$verific$n3894$7584  = \$verific$n3893$7583  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:951.46-951.100" *) apu_busy_i;
  assign csr_apu_stall = csr_access & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:951.32-951.101" *) \$verific$n3894$7584 ;
  assign \$verific$n615$7503  = 1'h0 & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:512.41-512.68" *) regfile_fp_c;
  assign \$verific$n4415$7586  = instr_valid_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1405.25-1405.60" *) clear_instr_valid_o;
  assign hwloop_valid = \$verific$n4415$7586  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1405.25-1405.72" *) is_hwlp_i;
  assign \$verific$n5153$7593  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1489.7-1505.10" *) regfile_alu_we_id : regfile_alu_we_ex_o;
  assign regfile_waddr_id[5] = 1'h0 & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:522.30-522.57" *) regfile_fp_d;
  assign \$verific$n5154$7594  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1489.7-1505.10" *) prepost_useincr : prepost_useincr_ex_o;
  assign \$verific$n5155$7595  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1489.7-1505.10" *) 1'h1 : data_misaligned_ex_o;
  assign \$verific$n5190$7596  = alu_en | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1515.40-1515.64" *) branch_taken_ex;
  assign \$verific$n5448$7601  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) alu_is_clpx_ex_o : is_clpx;
  assign \$verific$n5452$7602  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) alu_is_subrot_ex_o : is_subrot;
  assign \$verific$n5578$7603  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5448$7601  : alu_is_clpx_ex_o;
  assign \$verific$n5582$7604  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5452$7602  : alu_is_subrot_ex_o;
  assign \$verific$n5701$7607  = mult_int_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1535.9-1543.12" *) mult_sel_subword : mult_sel_subword_ex_o;
  assign \$verific$n670$7506  = \$verific$n668$7505  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:530.34-530.107" *) rega_used_dec;
  assign \$verific$n6027$7609  = mult_dot_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1544.9-1553.12" *) is_clpx : mult_is_clpx_ex_o;
  assign \$verific$n6031$7610  = mult_dot_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1544.9-1553.12" *) instr_rdata_i[25] : mult_clpx_img_ex_o;
  assign reg_d_ex_is_reg_a_id = \$verific$n670$7506  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:530.34-530.137" *) \$verific$n671$7507 ;
  assign \$verific$n6354$7617  = data_req_id ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1582.9-1592.12" *) data_we_id : data_we_ex_o;
  assign \$verific$n6364$7618  = data_req_id ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1582.9-1592.12" *) data_load_event_id : 1'h0;
  assign \$verific$n6374$7620  = \$verific$n6373$7619  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1596.13-1596.55" *) data_req_id;
  assign \$verific$n676$7510  = \$verific$n674$7509  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:531.34-531.107" *) regb_used_dec;
  assign \$verific$n6464$7626  = csr_access_ex_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1627.16-1632.10" *) 1'h0 : regfile_alu_we_ex_o;
  assign \$verific$n6465$7627  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h0 : regfile_we_ex_o;
  assign \$verific$n6466$7628  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h0 : \$verific$n6464$7626 ;
  assign \$verific$n6470$7629  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h0 : data_req_ex_o;
  assign \$verific$n6471$7630  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h0 : data_load_event_ex_o;
  assign \$verific$n6472$7631  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h0 : data_misaligned_ex_o;
  assign \$verific$n6473$7632  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h0 : branch_in_ex_o;
  assign \$verific$n6474$7633  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h0 : apu_en_ex_o;
  assign \$verific$n6483$7634  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h0 : mult_en_ex_o;
  assign \$verific$n6484$7635  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 1'h1 : alu_en_ex_o;
  assign \$verific$n6485$7636  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5190$7596  : \$verific$n6484$7635 ;
  assign reg_d_ex_is_reg_b_id = \$verific$n676$7510  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:531.34-531.137" *) \$verific$n677$7511 ;
  assign \$verific$n6611$7637  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5578$7603  : alu_is_clpx_ex_o;
  assign \$verific$n6615$7638  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5582$7604  : alu_is_subrot_ex_o;
  assign \$verific$n6616$7639  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) mult_en : \$verific$n6483$7634 ;
  assign \$verific$n6621$7640  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5701$7607  : mult_sel_subword_ex_o;
  assign \$verific$n6832$7641  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6027$7609  : mult_is_clpx_ex_o;
  assign \$verific$n6836$7642  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6031$7610  : mult_clpx_img_ex_o;
  assign \$verific$n6837$7643  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) apu_en : \$verific$n6474$7633 ;
  assign \$verific$n6971$7644  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) regfile_we_id : \$verific$n6465$7627 ;
  assign \$verific$n6979$7645  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) regfile_alu_we_id : \$verific$n6466$7628 ;
  assign \$verific$n6987$7646  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) prepost_useincr : prepost_useincr_ex_o;
  assign \$verific$n6988$7647  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) csr_access : csr_access_ex_o;
  assign \$verific$n6992$7648  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) data_req_id : \$verific$n6470$7629 ;
  assign \$verific$n682$7514  = \$verific$n680$7513  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:532.34-532.107" *) regc_used_dec;
  assign \$verific$n6993$7649  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6354$7617  : data_we_ex_o;
  assign \$verific$n7003$7650  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6364$7618  : \$verific$n6471$7630 ;
  assign \$verific$n7011$7651  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) 1'h0 : \$verific$n6472$7631 ;
  assign \$verific$n7045$7652  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6373$7619  : \$verific$n6473$7632 ;
  assign \$verific$n7079$7653  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_en_ex_o : \$verific$n6485$7636 ;
  assign \$verific$n7205$7654  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_is_clpx_ex_o : \$verific$n6611$7637 ;
  assign reg_d_ex_is_reg_c_id = \$verific$n682$7514  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:532.34-532.137" *) \$verific$n683$7515 ;
  assign \$verific$n7209$7655  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_is_subrot_ex_o : \$verific$n6615$7638 ;
  assign \$verific$n7210$7656  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_en_ex_o : \$verific$n6616$7639 ;
  assign \$verific$n7215$7657  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_sel_subword_ex_o : \$verific$n6621$7640 ;
  assign \$verific$n7393$7658  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_is_clpx_ex_o : \$verific$n6832$7641 ;
  assign \$verific$n7397$7659  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_clpx_img_ex_o : \$verific$n6836$7642 ;
  assign \$verific$n7398$7660  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) apu_en_ex_o : \$verific$n6837$7643 ;
  assign \$verific$n7532$7661  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) regfile_we_ex_o : \$verific$n6971$7644 ;
  assign \$verific$n7540$7662  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) regfile_alu_we_ex_o : \$verific$n6979$7645 ;
  assign \$verific$n7548$7663  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) prepost_useincr_ex_o : \$verific$n6987$7646 ;
  assign \$verific$n7549$7664  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) csr_access_ex_o : \$verific$n6988$7647 ;
  assign \$verific$n7553$7665  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) data_req_ex_o : \$verific$n6992$7648 ;
  assign \$verific$n7554$7666  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) data_we_ex_o : \$verific$n6993$7649 ;
  assign \$verific$n7564$7667  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) data_load_event_ex_o : \$verific$n7003$7650 ;
  assign \$verific$n7572$7668  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) data_misaligned_ex_o : \$verific$n7011$7651 ;
  assign \$verific$n7606$7669  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) branch_in_ex_o : \$verific$n7045$7652 ;
  assign \$verific$n688$7518  = \$verific$n686$7517  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:533.34-533.107" *) rega_used_dec;
  assign \$verific$n7673$7670  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) \$verific$n5153$7593  : \$verific$n7540$7662 ;
  assign \$verific$n7674$7671  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) \$verific$n5154$7594  : \$verific$n7548$7663 ;
  assign \$verific$n7675$7672  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) \$verific$n5155$7595  : \$verific$n7572$7668 ;
  assign \$verific$n7709$7673  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) alu_en_ex_o : \$verific$n7079$7653 ;
  assign \$verific$n7769$7674  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) alu_is_clpx_ex_o : \$verific$n7205$7654 ;
  assign \$verific$n7773$7675  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) alu_is_subrot_ex_o : \$verific$n7209$7655 ;
  assign \$verific$n7774$7676  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_en_ex_o : \$verific$n7210$7656 ;
  assign \$verific$n7779$7677  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_sel_subword_ex_o : \$verific$n7215$7657 ;
  assign reg_d_wb_is_reg_a_id = \$verific$n688$7518  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:533.34-533.137" *) \$verific$n671$7507 ;
  assign \$verific$n7957$7678  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_is_clpx_ex_o : \$verific$n7393$7658 ;
  assign \$verific$n7961$7679  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_clpx_img_ex_o : \$verific$n7397$7659 ;
  assign \$verific$n7962$7680  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) apu_en_ex_o : \$verific$n7398$7660 ;
  assign \$verific$n8096$7681  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) regfile_we_ex_o : \$verific$n7532$7661 ;
  assign \$verific$n8111$7682  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) csr_access_ex_o : \$verific$n7549$7664 ;
  assign \$verific$n8115$7683  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) data_req_ex_o : \$verific$n7553$7665 ;
  assign \$verific$n8116$7684  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) data_we_ex_o : \$verific$n7554$7666 ;
  assign \$verific$n8126$7685  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) data_load_event_ex_o : \$verific$n7564$7667 ;
  assign \$verific$n8167$7686  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) branch_in_ex_o : \$verific$n7606$7669 ;
  assign \$verific$n694$7521  = \$verific$n692$7520  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:534.34-534.107" *) regb_used_dec;
  assign reg_d_wb_is_reg_b_id = \$verific$n694$7521  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:534.34-534.137" *) \$verific$n677$7511 ;
  assign \$verific$n8729$7687  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.24-1638.43" *) misaligned_stall;
  assign \$verific$n8730$7688  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.46-1638.57" *) jr_stall;
  assign \$verific$n8731$7689  = \$verific$n8729$7687  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.24-1638.57" *) \$verific$n8730$7688 ;
  assign \$verific$n8732$7690  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.60-1638.73" *) load_stall;
  assign \$verific$n8733$7691  = \$verific$n8731$7689  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.24-1638.73" *) \$verific$n8732$7690 ;
  assign \$verific$n8734$7692  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.76-1638.88" *) apu_stall;
  assign \$verific$n8735$7693  = \$verific$n8733$7691  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.24-1638.88" *) \$verific$n8734$7692 ;
  assign \$verific$n8736$7694  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.91-1638.107" *) csr_apu_stall;
  assign \$verific$n8737$7695  = \$verific$n8735$7693  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.24-1638.107" *) \$verific$n8736$7694 ;
  assign id_ready_o = \$verific$n8737$7695  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1638.23-1638.121" *) ex_ready_i;
  assign \$verific$n8740$7697  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1639.23-1639.33" *) halt_id;
  assign id_valid_o = \$verific$n8740$7697  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1639.23-1639.46" *) id_ready_o;
  assign \$verific$n700$7524  = \$verific$n698$7523  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:535.34-535.107" *) regc_used_dec;
  assign reg_d_wb_is_reg_c_id = \$verific$n700$7524  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:535.34-535.137" *) \$verific$n683$7515 ;
  assign \$verific$n2216$7749 [2] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:683.28-683.85" *) \$verific$n2215$7542 ;
  assign \$verific$n706$7527  = \$verific$n704$7526  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:536.34-536.107" *) rega_used_dec;
  assign reg_d_alu_is_reg_a_id = \$verific$n706$7527  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:536.34-536.137" *) \$verific$n671$7507 ;
  assign \$verific$n712$7530  = \$verific$n710$7529  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:537.34-537.107" *) regb_used_dec;
  assign reg_d_alu_is_reg_b_id = \$verific$n712$7530  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:537.34-537.137" *) \$verific$n677$7511 ;
  assign \$verific$n718$7533  = \$verific$n716$7532  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:538.34-538.107" *) regc_used_dec;
  assign reg_d_alu_is_reg_c_id = \$verific$n718$7533  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:538.34-538.137" *) \$verific$n683$7515 ;
  assign \$verific$n722$7535  = id_ready_o | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:543.32-543.52" *) halt_id;
  assign clear_instr_valid_o = \$verific$n722$7535  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:543.32-543.70" *) branch_taken_ex;
  assign branch_taken_ex = branch_in_ex_o & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:545.32-545.66" *) branch_decision_i;
  assign mult_en = mult_int_en | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:548.20-548.45" *) mult_dot_en;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) imm_vec_ext_ex_o <= 2'h0;
    else imm_vec_ext_ex_o <= \$verific$n7763$7949 ;
  assign \$verific$n1093$7721 [2] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:594.45-594.62" *) hwloop_mask;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_clpx_img_ex_o <= 1'h0;
    else mult_clpx_img_ex_o <= \$verific$n7961$7679 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_clpx_shift_ex_o <= 2'h0;
    else mult_clpx_shift_ex_o <= \$verific$n7958$7961 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_dot_op_a_ex_o <= 32'd0;
    else mult_dot_op_a_ex_o <= \$verific$n7858$7958 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_dot_op_b_ex_o <= 32'd0;
    else mult_dot_op_b_ex_o <= \$verific$n7891$7959 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_dot_op_c_ex_o <= 32'd0;
    else mult_dot_op_c_ex_o <= \$verific$n7924$7960 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_dot_signed_ex_o <= 2'h0;
    else mult_dot_signed_ex_o <= \$verific$n7855$7957 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_en_ex_o <= 1'h0;
    else mult_en_ex_o <= \$verific$n7774$7676 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_imm_ex_o <= 5'h00;
    else mult_imm_ex_o <= \$verific$n7849$7956 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_is_clpx_ex_o <= 1'h0;
    else mult_is_clpx_ex_o <= \$verific$n7957$7678 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_operand_a_ex_o <= 32'd0;
    else mult_operand_a_ex_o <= \$verific$n7783$7954 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_operand_b_ex_o <= 32'd0;
    else mult_operand_b_ex_o <= \$verific$n7816$7955 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_operand_c_ex_o <= 32'd0;
    else mult_operand_c_ex_o <= \$verific$n7676$7944 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_operator_ex_o <= 3'h0;
    else mult_operator_ex_o <= \$verific$n7775$7952 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_sel_subword_ex_o <= 1'h0;
    else mult_sel_subword_ex_o <= \$verific$n7779$7677 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mult_signed_mode_ex_o <= 2'h0;
    else mult_signed_mode_ex_o <= \$verific$n7780$7953 ;
  assign hwloop_start = hwloop_we_masked[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:597.25-597.81" *) hwloop_start_int : csr_hwlp_data_i;
  assign hwloop_end = hwloop_we_masked[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:598.25-598.81" *) hwloop_target : csr_hwlp_data_i;
  assign hwloop_cnt = hwloop_we_masked[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:599.25-599.81" *) hwloop_cnt_int : csr_hwlp_data_i;
  assign hwloop_we = \$verific$n1307$7539  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:601.25-601.80" *) hwloop_we_masked : csr_hwlp_we_i;
  assign operand_b_vec = \$verific$n2721$7582  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:710.5-716.8" *) { operand_b[7:0], operand_b[7:0], operand_b[7:0], operand_b[7:0] } : { operand_b[15:0], operand_b[15:0] };
  assign imm_shuffle_type = \$verific$n2721$7582  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:710.5-716.8" *) { 6'h00, instr_rdata_i[28:27], 6'h00, instr_rdata_i[24:23], 6'h00, instr_rdata_i[22:21], 6'h00, instr_rdata_i[20], instr_rdata_i[25] } : { 15'h0000, instr_rdata_i[20], 15'h0000, instr_rdata_i[25] };
  assign alu_operand_b = scalar_replication ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:720.26-720.82" *) operand_b_vec : operand_b;
  assign operand_c_vec = \$verific$n2721$7582  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:756.5-760.8" *) { operand_c[7:0], operand_c[7:0], operand_c[7:0], operand_c[7:0] } : { operand_c[15:0], operand_c[15:0] };
  assign alu_operand_c = scalar_replication_c ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:764.26-764.84" *) operand_c_vec : operand_c;
  assign \$verific$n5018$7800  = prepost_useincr_ex_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1495.9-1498.12" *) alu_operand_a : alu_operand_a_ex_o;
  assign \$verific$n5087$7802  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1489.7-1505.10" *) \$verific$n5018$7800  : alu_operand_a_ex_o;
  assign \$verific$n5120$7803  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1489.7-1505.10" *) alu_operand_b : alu_operand_b_ex_o;
  assign \$verific$n5192$7805  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1519.42-1519.83" *) 7'h03 : alu_operator;
  assign regfile_alu_waddr_id = regfile_alu_waddr_mux_sel ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:526.33-527.70" *) { regfile_waddr_id[5], instr_rdata_i[11:7] } : { regfile_addr_ra_id[5], instr_rdata_i[19:15] };
  assign \$verific$n5331$7812  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) alu_operand_a_ex_o : alu_operand_a;
  assign \$verific$n5364$7813  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) alu_operand_b_ex_o : alu_operand_b;
  assign \$verific$n5397$7814  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) alu_operand_c_ex_o : alu_operand_c;
  assign \$verific$n5430$7815  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) bmask_a_ex_o : bmask_a_id;
  assign \$verific$n5436$7816  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) bmask_b_ex_o : bmask_b_id;
  assign \$verific$n5442$7817  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) imm_vec_ext_ex_o : { instr_rdata_i[20], instr_rdata_i[25] };
  assign \$verific$n5445$7818  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) alu_vec_mode_ex_o : alu_vec_mode;
  assign \$verific$n5449$7819  = branch_taken_ex ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1520.11-1531.14" *) alu_clpx_shift_ex_o : instr_rdata_i[14:13];
  assign \$verific$n5453$7820  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5192$7805  : alu_operator_ex_o;
  assign \$verific$n5461$7821  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5331$7812  : alu_operand_a_ex_o;
  assign \$verific$n5494$7822  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5364$7813  : alu_operand_b_ex_o;
  assign \$verific$n5527$7823  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5397$7814  : alu_operand_c_ex_o;
  assign \$verific$n5560$7824  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5430$7815  : bmask_a_ex_o;
  assign \$verific$n5566$7825  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5436$7816  : bmask_b_ex_o;
  assign \$verific$n5572$7826  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5442$7817  : imm_vec_ext_ex_o;
  assign \$verific$n5575$7827  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5445$7818  : alu_vec_mode_ex_o;
  assign \$verific$n5579$7828  = \$verific$n5190$7596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1516.9-1532.12" *) \$verific$n5449$7819  : alu_clpx_shift_ex_o;
  assign \$verific$n5697$7832  = mult_int_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1535.9-1543.12" *) mult_operator : mult_operator_ex_o;
  assign \$verific$n5702$7833  = mult_int_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1535.9-1543.12" *) mult_signed_mode : mult_signed_mode_ex_o;
  assign \$verific$n5705$7834  = mult_int_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1535.9-1543.12" *) alu_operand_a : mult_operand_a_ex_o;
  assign \$verific$n5738$7835  = mult_int_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1535.9-1543.12" *) alu_operand_b : mult_operand_b_ex_o;
  assign \$verific$n5771$7836  = mult_int_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1535.9-1543.12" *) alu_operand_c : mult_operand_c_ex_o;
  assign \$verific$n5804$7837  = mult_int_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1535.9-1543.12" *) mult_imm_id : mult_imm_ex_o;
  assign \$verific$n5921$7839  = mult_dot_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1544.9-1553.12" *) mult_operator : \$verific$n5697$7832 ;
  assign \$verific$n5925$7840  = mult_dot_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1544.9-1553.12" *) mult_dot_signed : mult_dot_signed_ex_o;
  assign \$verific$n5928$7841  = mult_dot_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1544.9-1553.12" *) alu_operand_a : mult_dot_op_a_ex_o;
  assign \$verific$n5961$7842  = mult_dot_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1544.9-1553.12" *) alu_operand_b : mult_dot_op_b_ex_o;
  assign \$verific$n5994$7843  = mult_dot_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1544.9-1553.12" *) alu_operand_c : mult_dot_op_c_ex_o;
  assign \$verific$n6028$7844  = mult_dot_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1544.9-1553.12" *) instr_rdata_i[14:13] : mult_clpx_shift_ex_o;
  assign \$verific$n6166$7851  = apu_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1557.9-1564.12" *) apu_type : apu_type_ex_o;
  assign \$verific$n6169$7852  = apu_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1557.9-1564.12" *) apu_op : apu_op_ex_o;
  assign \$verific$n6176$7853  = apu_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1557.9-1564.12" *) apu_lat : apu_lat_ex_o;
  assign \$verific$n6179$7854  = apu_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1557.9-1564.12" *) 96'h000000000000000000000000 : { \apu_operands_ex_o[2] , \apu_operands_ex_o[1] , \apu_operands_ex_o[0]  };
  assign \$verific$n6276$7855  = apu_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1557.9-1564.12" *) 15'h0000 : apu_flags_ex_o;
  assign \$verific$n6292$7856  = apu_en ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1557.9-1564.12" *) 6'h00 : apu_waddr_ex_o;
  assign \$verific$n6307$7858  = regfile_we_id ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1567.9-1569.12" *) { regfile_waddr_id[5], instr_rdata_i[11:7] } : regfile_waddr_ex_o;
  assign \$verific$n6322$7860  = regfile_alu_we_id ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1572.9-1574.12" *) regfile_alu_waddr_id : regfile_alu_waddr_ex_o;
  assign \$verific$n6355$7866  = data_req_id ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1582.9-1592.12" *) data_type_id : data_type_ex_o;
  assign \$verific$n6358$7867  = data_req_id ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1582.9-1592.12" *) data_sign_ext_id : data_sign_ext_ex_o;
  assign \$verific$n6361$7868  = data_req_id ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1582.9-1592.12" *) data_reg_offset_id : data_reg_offset_ex_o;
  assign \$verific$n6365$7869  = data_req_id ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1582.9-1592.12" *) atop_id : atop_ex_o;
  assign \$verific$n6408$7871  = \$verific$n6374$7620  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1596.9-1598.12" *) pc_id_i : pc_ex_o;
  assign \$verific$n6467$7872  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 2'h0 : csr_op_ex_o;
  assign \$verific$n6475$7873  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1601.16-1632.10" *) 7'h03 : alu_operator_ex_o;
  assign \$verific$n6486$7874  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5453$7820  : \$verific$n6475$7873 ;
  assign \$verific$n6494$7875  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5461$7821  : alu_operand_a_ex_o;
  assign \$verific$n6527$7876  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5494$7822  : alu_operand_b_ex_o;
  assign \$verific$n6560$7877  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5527$7823  : alu_operand_c_ex_o;
  assign \$verific$n6593$7878  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5560$7824  : bmask_a_ex_o;
  assign \$verific$n6599$7879  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5566$7825  : bmask_b_ex_o;
  assign \$verific$n6605$7880  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5572$7826  : imm_vec_ext_ex_o;
  assign \$verific$n6608$7881  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5575$7827  : alu_vec_mode_ex_o;
  assign \$verific$n6612$7882  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5579$7828  : alu_clpx_shift_ex_o;
  assign \$verific$n6617$7883  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5921$7839  : mult_operator_ex_o;
  assign \$verific$n6622$7884  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5702$7833  : mult_signed_mode_ex_o;
  assign \$verific$n6625$7885  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5705$7834  : mult_operand_a_ex_o;
  assign \$verific$n6658$7886  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5738$7835  : mult_operand_b_ex_o;
  assign \$verific$n6691$7887  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5771$7836  : mult_operand_c_ex_o;
  assign \$verific$n6724$7888  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5804$7837  : mult_imm_ex_o;
  assign \$verific$n6730$7889  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5925$7840  : mult_dot_signed_ex_o;
  assign \$verific$n6733$7890  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5928$7841  : mult_dot_op_a_ex_o;
  assign \$verific$n6766$7891  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5961$7842  : mult_dot_op_b_ex_o;
  assign \$verific$n6799$7892  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n5994$7843  : mult_dot_op_c_ex_o;
  assign \$verific$n6833$7893  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6028$7844  : mult_clpx_shift_ex_o;
  assign \$verific$n6838$7894  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6166$7851  : apu_type_ex_o;
  assign \$verific$n6841$7895  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6169$7852  : apu_op_ex_o;
  assign \$verific$n6848$7896  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6176$7853  : apu_lat_ex_o;
  assign \$verific$n6851$7897  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6179$7854  : { \apu_operands_ex_o[2] , \apu_operands_ex_o[1] , \apu_operands_ex_o[0]  };
  assign \$verific$n6948$7898  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6276$7855  : apu_flags_ex_o;
  assign \$verific$n6964$7899  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6292$7856  : apu_waddr_ex_o;
  assign \$verific$n6972$7900  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6307$7858  : regfile_waddr_ex_o;
  assign \$verific$n6980$7901  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6322$7860  : regfile_alu_waddr_ex_o;
  assign \$verific$n6989$7902  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) csr_op : \$verific$n6467$7872 ;
  assign \$verific$n6994$7903  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6355$7866  : data_type_ex_o;
  assign \$verific$n6997$7904  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6358$7867  : data_sign_ext_ex_o;
  assign \$verific$n7000$7905  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6361$7868  : data_reg_offset_ex_o;
  assign \$verific$n7004$7906  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6365$7869  : atop_ex_o;
  assign \$verific$n7012$7907  = id_valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1512.7-1632.10" *) \$verific$n6408$7871  : pc_ex_o;
  assign \$verific$n7046$7908  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_operand_c : \$verific$n6691$7887 ;
  assign \$verific$n7080$7909  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_operator_ex_o : \$verific$n6486$7874 ;
  assign \$verific$n7088$7910  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_operand_a_ex_o : \$verific$n6494$7875 ;
  assign \$verific$n7121$7911  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_operand_b_ex_o : \$verific$n6527$7876 ;
  assign \$verific$n7154$7912  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_operand_c_ex_o : \$verific$n6560$7877 ;
  assign \$verific$n7187$7913  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) bmask_a_ex_o : \$verific$n6593$7878 ;
  assign \$verific$n7193$7914  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) bmask_b_ex_o : \$verific$n6599$7879 ;
  assign \$verific$n7199$7915  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) imm_vec_ext_ex_o : \$verific$n6605$7880 ;
  assign \$verific$n7202$7916  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_vec_mode_ex_o : \$verific$n6608$7881 ;
  assign \$verific$n7206$7917  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) alu_clpx_shift_ex_o : \$verific$n6612$7882 ;
  assign \$verific$n7211$7918  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_operator_ex_o : \$verific$n6617$7883 ;
  assign \$verific$n7216$7919  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_signed_mode_ex_o : \$verific$n6622$7884 ;
  assign \$verific$n7219$7920  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_operand_a_ex_o : \$verific$n6625$7885 ;
  assign \$verific$n7252$7921  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_operand_b_ex_o : \$verific$n6658$7886 ;
  assign \$verific$n7285$7922  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_imm_ex_o : \$verific$n6724$7888 ;
  assign \$verific$n7291$7923  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_dot_signed_ex_o : \$verific$n6730$7889 ;
  assign \$verific$n7294$7924  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_dot_op_a_ex_o : \$verific$n6733$7890 ;
  assign \$verific$n7327$7925  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_dot_op_b_ex_o : \$verific$n6766$7891 ;
  assign \$verific$n7360$7926  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_dot_op_c_ex_o : \$verific$n6799$7892 ;
  assign \$verific$n7394$7927  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) mult_clpx_shift_ex_o : \$verific$n6833$7893 ;
  assign \$verific$n7399$7928  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) apu_type_ex_o : \$verific$n6838$7894 ;
  assign \$verific$n7402$7929  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) apu_op_ex_o : \$verific$n6841$7895 ;
  assign \$verific$n7409$7930  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) apu_lat_ex_o : \$verific$n6848$7896 ;
  assign \$verific$n7412$7931  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) { \apu_operands_ex_o[2] , \apu_operands_ex_o[1] , \apu_operands_ex_o[0]  } : \$verific$n6851$7897 ;
  assign \$verific$n7509$7932  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) apu_flags_ex_o : \$verific$n6948$7898 ;
  assign \$verific$n7525$7933  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) apu_waddr_ex_o : \$verific$n6964$7899 ;
  assign \$verific$n7533$7934  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) regfile_waddr_ex_o : \$verific$n6972$7900 ;
  assign \$verific$n7541$7935  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) regfile_alu_waddr_ex_o : \$verific$n6980$7901 ;
  assign \$verific$n7550$7936  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) csr_op_ex_o : \$verific$n6989$7902 ;
  assign \$verific$n7555$7937  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) data_type_ex_o : \$verific$n6994$7903 ;
  assign \$verific$n7558$7938  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) data_sign_ext_ex_o : \$verific$n6997$7904 ;
  assign \$verific$n7561$7939  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) data_reg_offset_ex_o : \$verific$n7000$7905 ;
  assign \$verific$n7565$7940  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) atop_ex_o : \$verific$n7004$7906 ;
  assign \$verific$n7573$7941  = mult_multicycle_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1506.14-1633.8" *) pc_ex_o : \$verific$n7012$7907 ;
  assign \$verific$n7607$7942  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) \$verific$n5087$7802  : \$verific$n7088$7910 ;
  assign \$verific$n7640$7943  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) \$verific$n5120$7803  : \$verific$n7121$7911 ;
  assign \$verific$n7676$7944  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_operand_c_ex_o : \$verific$n7046$7908 ;
  assign \$verific$n7710$7945  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) alu_operator_ex_o : \$verific$n7080$7909 ;
  assign \$verific$n7718$7946  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) alu_operand_c_ex_o : \$verific$n7154$7912 ;
  assign \$verific$n7751$7947  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) bmask_a_ex_o : \$verific$n7187$7913 ;
  assign \$verific$n7757$7948  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) bmask_b_ex_o : \$verific$n7193$7914 ;
  assign \$verific$n7763$7949  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) imm_vec_ext_ex_o : \$verific$n7199$7915 ;
  assign \$verific$n7766$7950  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) alu_vec_mode_ex_o : \$verific$n7202$7916 ;
  assign \$verific$n7770$7951  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) alu_clpx_shift_ex_o : \$verific$n7206$7917 ;
  assign \$verific$n7775$7952  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_operator_ex_o : \$verific$n7211$7918 ;
  assign \$verific$n7780$7953  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_signed_mode_ex_o : \$verific$n7216$7919 ;
  assign \$verific$n7783$7954  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_operand_a_ex_o : \$verific$n7219$7920 ;
  assign \$verific$n7816$7955  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_operand_b_ex_o : \$verific$n7252$7921 ;
  assign \$verific$n7849$7956  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_imm_ex_o : \$verific$n7285$7922 ;
  assign \$verific$n7855$7957  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_dot_signed_ex_o : \$verific$n7291$7923 ;
  assign \$verific$n7858$7958  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_dot_op_a_ex_o : \$verific$n7294$7924 ;
  assign \$verific$n7891$7959  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_dot_op_b_ex_o : \$verific$n7327$7925 ;
  assign \$verific$n7924$7960  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_dot_op_c_ex_o : \$verific$n7360$7926 ;
  assign \$verific$n7958$7961  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) mult_clpx_shift_ex_o : \$verific$n7394$7927 ;
  assign \$verific$n7963$7962  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) apu_type_ex_o : \$verific$n7399$7928 ;
  assign \$verific$n7966$7963  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) apu_op_ex_o : \$verific$n7402$7929 ;
  assign \$verific$n7973$7964  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) apu_lat_ex_o : \$verific$n7409$7930 ;
  assign \$verific$n7976$7965  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) { \apu_operands_ex_o[2] , \apu_operands_ex_o[1] , \apu_operands_ex_o[0]  } : \$verific$n7412$7931 ;
  assign \$verific$n8073$7966  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) apu_flags_ex_o : \$verific$n7509$7932 ;
  assign \$verific$n8089$7967  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) apu_waddr_ex_o : \$verific$n7525$7933 ;
  assign \$verific$n8097$7968  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) regfile_waddr_ex_o : \$verific$n7533$7934 ;
  assign \$verific$n8104$7969  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) regfile_alu_waddr_ex_o : \$verific$n7541$7935 ;
  assign \$verific$n8112$7970  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) csr_op_ex_o : \$verific$n7550$7936 ;
  assign \$verific$n8117$7971  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) data_type_ex_o : \$verific$n7555$7937 ;
  assign \$verific$n8120$7972  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) data_sign_ext_ex_o : \$verific$n7558$7938 ;
  assign \$verific$n8123$7973  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) data_reg_offset_ex_o : \$verific$n7561$7939 ;
  assign \$verific$n8127$7974  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) atop_ex_o : \$verific$n7565$7940 ;
  assign \$verific$n8134$7975  = data_misaligned_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1487.10-1633.8" *) pc_ex_o : \$verific$n7573$7941 ;
  assign \$verific$n671$7507  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:530.111-530.137" *) { regfile_addr_ra_id[5], instr_rdata_i[19:15] };
  assign \$verific$n677$7511  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:531.111-531.137" *) { regfile_addr_rb_id[5], instr_rdata_i[24:20] };
  assign \$verific$n683$7515  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:532.111-532.137" *) regfile_addr_rc_id;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) pc_ex_o <= 32'd0;
    else pc_ex_o <= \$verific$n8134$7975 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) prepost_useincr_ex_o <= 1'h0;
    else prepost_useincr_ex_o <= \$verific$n7674$7671 ;
  assign \$verific$n1307$7539  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:600.25-600.44" *) hwloop_we_masked;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) regfile_alu_waddr_ex_o <= 6'h00;
    else regfile_alu_waddr_ex_o <= \$verific$n8104$7969 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) regfile_alu_we_ex_o <= 1'h0;
    else regfile_alu_we_ex_o <= \$verific$n7673$7670 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) regfile_waddr_ex_o <= 6'h00;
    else regfile_waddr_ex_o <= \$verific$n8097$7968 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:1419.5-1633.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) regfile_we_ex_o <= 1'h0;
    else regfile_we_ex_o <= \$verific$n8096$7681 ;
  assign \$verific$n499$7707  = 32'd1 << (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:494.29-494.52" *) instr_rdata_i[24:20];
  assign imm_clip_type = \$verific$n499$7707  - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_id_stage.sv:494.29-494.56" *) 32'd1;
  riscv_controller controller_i (
    .___extnets_0(___extnets_1),
    .___extnets_2(___extnets_3),
    .___extnets_4(___extnets_5),
    .___extnets_6(___extnets_7),
    .___extnets_8(___extnets_9),
    .apu_en_i(apu_en),
    .apu_read_dep_i(apu_read_dep_i),
    .apu_stall_o(apu_stall),
    .apu_write_dep_i(apu_write_dep_i),
    .branch_taken_ex_i(branch_taken_ex),
    .clk(clk),
    .csr_cause_o(csr_cause_o),
    .csr_irq_sec_o(csr_irq_sec_o),
    .csr_restore_dret_id_o(csr_restore_dret_id_o),
    .csr_restore_mret_id_o(csr_restore_mret_id_o),
    .csr_restore_uret_id_o(csr_restore_uret_id_o),
    .csr_save_cause_o(csr_save_cause_o),
    .csr_save_ex_o(csr_save_ex_o),
    .csr_save_id_o(csr_save_id_o),
    .csr_save_if_o(csr_save_if_o),
    .csr_status_i(csr_status),
    .ctrl_busy_o(ctrl_busy_o),
    .current_priv_lvl_i(current_priv_lvl_i),
    .data_err_ack_o(data_err_ack_o),
    .data_err_i(data_err_i),
    .data_load_event_i(data_load_event_id),
    .data_misaligned_i(data_misaligned_i),
    .data_req_ex_i(data_req_ex_o),
    .data_we_ex_i(data_we_ex_o),
    .deassert_we_o(deassert_we),
    .debug_cause_o(debug_cause_o),
    .debug_csr_save_o(debug_csr_save_o),
    .debug_ebreakm_i(debug_ebreakm_i),
    .debug_ebreaku_i(debug_ebreaku_i),
    .debug_mode_o(debug_mode_o),
    .debug_req_i(debug_req_i),
    .debug_single_step_i(debug_single_step_i),
    .dret_dec_i(dret_dec),
    .dret_insn_i(dret_insn_dec),
    .ebrk_insn_i(ebrk_insn),
    .ecall_insn_i(ecall_insn_dec),
    .ex_valid_i(ex_valid_i),
    .exc_ack_o(exc_ack),
    .exc_cause_o(exc_cause_o),
    .exc_kill_o(exc_kill),
    .exc_pc_mux_o(exc_pc_mux_o),
    .fencei_insn_i(fencei_insn_dec),
    .fetch_enable_i(fetch_enable_i),
    .first_fetch_o(core_ctrl_firstfetch_o),
    .halt_id_o(halt_id),
    .halt_if_o(halt_if_o),
    .hwloop_mask_o(hwloop_mask),
    .id_ready_i(id_ready_o),
    .illegal_insn_i(illegal_insn_dec),
    .instr_multicycle_i(instr_multicycle),
    .instr_req_o(instr_req_o),
    .instr_valid_i(instr_valid_i),
    .irq_ack_o(irq_ack_o),
    .irq_id_ctrl_i(irq_id_ctrl),
    .irq_id_o(irq_id_o),
    .irq_pending_i(irq_pending_i),
    .irq_req_ctrl_i(irq_req_ctrl),
    .irq_sec_ctrl_i(irq_sec_ctrl),
    .is_decoding_o(is_decoding_o),
    .is_fetch_failed_i(is_fetch_failed_i),
    .jr_stall_o(jr_stall),
    .jump_in_dec_i(jump_in_dec),
    .jump_in_id_i(jump_in_id),
    .load_stall_o(load_stall),
    .m_IE_i(m_irq_enable_i),
    .misaligned_stall_o(misaligned_stall),
    .mret_dec_i(mret_dec),
    .mret_insn_i(mret_insn_dec),
    .mult_multicycle_i(mult_multicycle_i),
    .operand_a_fw_mux_sel_o(operand_a_fw_mux_sel),
    .operand_b_fw_mux_sel_o(operand_b_fw_mux_sel),
    .operand_c_fw_mux_sel_o(operand_c_fw_mux_sel),
    .pc_mux_o(pc_mux_o),
    .pc_set_o(pc_set_o),
    .perf_jr_stall_o(perf_jr_stall_o),
    .perf_jump_o(perf_jump_o),
    .perf_ld_stall_o(perf_ld_stall_o),
    .perf_pipeline_stall_o(perf_pipeline_stall_o),
    .pipe_flush_i(pipe_flush_dec),
    .reg_d_alu_is_reg_a_i(reg_d_alu_is_reg_a_id),
    .reg_d_alu_is_reg_b_i(reg_d_alu_is_reg_b_id),
    .reg_d_alu_is_reg_c_i(reg_d_alu_is_reg_c_id),
    .reg_d_ex_is_reg_a_i(reg_d_ex_is_reg_a_id),
    .reg_d_ex_is_reg_b_i(reg_d_ex_is_reg_b_id),
    .reg_d_ex_is_reg_c_i(reg_d_ex_is_reg_c_id),
    .reg_d_wb_is_reg_a_i(reg_d_wb_is_reg_a_id),
    .reg_d_wb_is_reg_b_i(reg_d_wb_is_reg_b_id),
    .reg_d_wb_is_reg_c_i(reg_d_wb_is_reg_c_id),
    .regfile_alu_waddr_id_i(regfile_alu_waddr_id),
    .regfile_alu_we_fw_i(regfile_alu_we_fw_i),
    .regfile_waddr_ex_i(regfile_waddr_ex_o),
    .regfile_we_ex_i(regfile_we_ex_o),
    .regfile_we_id_i(regfile_alu_we_dec_id),
    .regfile_we_wb_i(regfile_we_wb_i),
    .rst_n(rst_n),
    .trap_addr_mux_o(trap_addr_mux_o),
    .u_IE_i(u_irq_enable_i),
    .uret_dec_i(uret_dec),
    .uret_insn_i(uret_insn_dec),
    .wb_ready_i(wb_ready_i)
  );
  \riscv_decoder(FP_DIVSQRT=1)  decoder_i (
    .alu_bmask_a_mux_sel_o(alu_bmask_a_mux_sel),
    .alu_bmask_b_mux_sel_o(alu_bmask_b_mux_sel),
    .alu_en_o(alu_en),
    .alu_op_a_mux_sel_o(alu_op_a_mux_sel),
    .alu_op_b_mux_sel_o(alu_op_b_mux_sel),
    .alu_op_c_mux_sel_o(alu_op_c_mux_sel),
    .alu_operator_o(alu_operator),
    .alu_vec_mode_o(alu_vec_mode),
    .apu_en_o(apu_en),
    .apu_flags_src_o({ apu_flags_src[0], apu_flags_src[-1] }),
    .apu_lat_o(apu_lat),
    .apu_op_o(apu_op),
    .apu_type_o({ apu_type[0], apu_type[-1] }),
    .atop_o(atop_id),
    .bmask_a_mux_o(bmask_a_mux),
    .bmask_b_mux_o(bmask_b_mux),
    .csr_access_o(csr_access),
    .csr_op_o(csr_op),
    .csr_status_o(csr_status),
    .current_priv_lvl_i(current_priv_lvl_i),
    .data_load_event_o(data_load_event_id),
    .data_misaligned_i(data_misaligned_i),
    .data_reg_offset_o(data_reg_offset_id),
    .data_req_o(data_req_id),
    .data_sign_extension_o(data_sign_ext_id),
    .data_type_o(data_type_id),
    .data_we_o(data_we_id),
    .deassert_we_i(deassert_we),
    .dret_dec_o(dret_dec),
    .dret_insn_o(dret_insn_dec),
    .ebrk_insn_o(ebrk_insn),
    .ecall_insn_o(ecall_insn_dec),
    .fencei_insn_o(fencei_insn_dec),
    .fp_rnd_mode_o(fp_rnd_mode),
    .fpu_dst_fmt_o(fpu_dst_fmt),
    .fpu_int_fmt_o(fpu_int_fmt),
    .fpu_src_fmt_o(fpu_src_fmt),
    .frm_i(frm_i),
    .hwloop_cnt_mux_sel_o(hwloop_cnt_mux_sel),
    .hwloop_start_mux_sel_o(hwloop_start_mux_sel),
    .hwloop_target_mux_sel_o(hwloop_target_mux_sel),
    .hwloop_we_o(hwloop_we_int),
    .illegal_c_insn_i(illegal_c_insn_i),
    .illegal_insn_o(illegal_insn_dec),
    .imm_a_mux_sel_o(imm_a_mux_sel),
    .imm_b_mux_sel_o(imm_b_mux_sel),
    .instr_multicycle_o(instr_multicycle),
    .instr_rdata_i(instr_rdata_i),
    .is_clpx_o(is_clpx),
    .is_subrot_o(is_subrot),
    .jump_in_dec_o(jump_in_dec),
    .jump_in_id_o(jump_in_id),
    .jump_target_mux_sel_o(jump_target_mux_sel),
    .mret_dec_o(mret_dec),
    .mret_insn_o(mret_insn_dec),
    .mult_dot_en_o(mult_dot_en),
    .mult_dot_signed_o(mult_dot_signed),
    .mult_imm_mux_o(mult_imm_mux),
    .mult_int_en_o(mult_int_en),
    .mult_multicycle_i(mult_multicycle_i),
    .mult_operator_o(mult_operator),
    .mult_sel_subword_o(mult_sel_subword),
    .mult_signed_mode_o(mult_signed_mode),
    .pipe_flush_o(pipe_flush_dec),
    .prepost_useincr_o(prepost_useincr),
    .reg_fp_a_o(regfile_fp_a),
    .reg_fp_b_o(regfile_fp_b),
    .reg_fp_c_o(regfile_fp_c),
    .reg_fp_d_o(regfile_fp_d),
    .rega_used_o(rega_used_dec),
    .regb_used_o(regb_used_dec),
    .regc_mux_o(regc_mux),
    .regc_used_o(regc_used_dec),
    .regfile_alu_waddr_sel_o(regfile_alu_waddr_mux_sel),
    .regfile_alu_we_dec_o(regfile_alu_we_dec_id),
    .regfile_alu_we_o(regfile_alu_we_id),
    .regfile_mem_we_o(regfile_we_id),
    .scalar_replication_c_o(scalar_replication_c),
    .scalar_replication_o(scalar_replication),
    .uret_dec_o(uret_dec),
    .uret_insn_o(uret_insn_dec)
  );
  riscv_hwloop_regs_default hwloop_regs_i (
    .clk(clk),
    .hwlp_cnt_data_i(hwloop_cnt),
    .\hwlp_counter_o[0] (\hwlp_cnt_o[0] ),
    .\hwlp_counter_o[1] (\hwlp_cnt_o[1] ),
    .hwlp_dec_cnt_i(hwlp_dec_cnt_i),
    .\hwlp_end_addr_o[0] (\hwlp_end_o[0] ),
    .\hwlp_end_addr_o[1] (\hwlp_end_o[1] ),
    .hwlp_end_data_i(hwloop_end),
    .hwlp_regid_i(hwloop_regid),
    .\hwlp_start_addr_o[0] (\hwlp_start_o[0] ),
    .\hwlp_start_addr_o[1] (\hwlp_start_o[1] ),
    .hwlp_start_data_i(hwloop_start),
    .hwlp_we_i(hwloop_we),
    .rst_n(rst_n),
    .valid_i(hwloop_valid)
  );
  riscv_int_controller_default int_controller_i (
    .clk(clk),
    .ctrl_ack_i(exc_ack),
    .ctrl_kill_i(exc_kill),
    .current_priv_lvl_i(current_priv_lvl_i),
    .irq_id_ctrl_o(irq_id_ctrl),
    .irq_id_i(irq_id_i),
    .irq_pending_i(irq_pending_i),
    .irq_req_ctrl_o(irq_req_ctrl),
    .irq_sec_ctrl_o(irq_sec_ctrl),
    .irq_sec_i(irq_sec_i),
    .m_IE_i(m_irq_enable_i),
    .rst_n(rst_n),
    .u_IE_i(u_irq_enable_i)
  );
  \register_file_test_wrap(ADDR_WIDTH=6)  registers_i (
    .BIST(1'h0),
    .clk(clk),
    .raddr_a_i({ regfile_addr_ra_id[5], instr_rdata_i[19:15] }),
    .raddr_b_i({ regfile_addr_rb_id[5], instr_rdata_i[24:20] }),
    .raddr_c_i(regfile_addr_rc_id),
    .rdata_a_o(regfile_data_ra_id),
    .rdata_b_o(regfile_data_rb_id),
    .rdata_c_o(regfile_data_rc_id),
    .rst_n(rst_n),
    .test_en_i(test_en_i),
    .waddr_a_i(regfile_waddr_wb_i),
    .waddr_b_i(regfile_alu_waddr_fw_i),
    .wdata_a_i(regfile_wdata_wb_i),
    .wdata_b_i(regfile_alu_wdata_fw_i),
    .we_a_i(regfile_we_wb_i),
    .we_b_i(regfile_alu_we_fw_i)
  );
  assign imm_vec_ext_id = { instr_rdata_i[20], instr_rdata_i[25] };
  assign hwloop_regid_int = instr_rdata_i[7];
  assign apu_waddr = 6'h00;
  assign apu_flags = 15'h0000;
  assign \apu_operands[0]  = 32'd0;
  assign \apu_operands[1]  = 32'd0;
  assign \apu_operands[2]  = 32'd0;
  assign regfile_waddr_id[4:0] = instr_rdata_i[11:7];
  assign regfile_addr_rb_id[4:0] = instr_rdata_i[24:20];
  assign regfile_addr_ra_id[4:0] = instr_rdata_i[19:15];
  assign imm_shuffleh_type = { 15'h0000, instr_rdata_i[20], 15'h0000, instr_rdata_i[25] };
  assign imm_shuffleb_type = { 6'h00, instr_rdata_i[28:27], 6'h00, instr_rdata_i[24:23], 6'h00, instr_rdata_i[22:21], 6'h00, instr_rdata_i[20], instr_rdata_i[25] };
  assign imm_vu_type = { 26'h0000000, instr_rdata_i[24:20], instr_rdata_i[25] };
  assign imm_vs_type = { instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24:20], instr_rdata_i[25] };
  assign imm_s3_type = { 27'h0000000, instr_rdata_i[29:25] };
  assign imm_bi_type = { instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24], instr_rdata_i[24:20] };
  assign imm_s2_type = { 27'h0000000, instr_rdata_i[24:20] };
  assign imm_z_type = { 27'h0000000, instr_rdata_i[19:15] };
  assign imm_uj_type = { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[19:12], instr_rdata_i[20], instr_rdata_i[30:21], 1'h0 };
  assign imm_u_type = { instr_rdata_i[31:12], 12'h000 };
  assign imm_sb_type = { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[7], instr_rdata_i[30:25], instr_rdata_i[11:8], 1'h0 };
  assign imm_s_type = { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:25], instr_rdata_i[11:7] };
  assign imm_iz_type = { 20'h00000, instr_rdata_i[31:20] };
  assign imm_i_type = { instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31], instr_rdata_i[31:20] };
  assign instr = instr_rdata_i;
  assign fregfile_ena = 1'h0;
  assign \apu_write_regs_o[0]  = 6'h00;
  assign \apu_read_regs_o[0]  = 6'h00;
  assign \apu_read_regs_o[1]  = 6'h00;
  assign apu_write_regs_valid_o = 2'h0;
  assign \apu_write_regs_o[1]  = 6'h00;
  assign apu_read_regs_valid_o = 3'h0;
  assign \apu_read_regs_o[2]  = 6'h00;
  assign jump_target_o = jump_target;
  assign apu_perf_dep_o = apu_stall;
  assign hwloop_target = \$auto$bmuxmap.cc:84:execute$16738 ;
  assign hwloop_start_int = \$auto$bmuxmap.cc:84:execute$16740 ;
  assign hwloop_cnt_int = \$auto$bmuxmap.cc:84:execute$16742 ;
  assign jump_target = \$auto$bmuxmap.cc:84:execute$16747 ;
  assign alu_operand_a = \$auto$bmuxmap.cc:84:execute$16757 ;
  assign imm_a = \$auto$bmuxmap.cc:84:execute$16759 ;
  assign operand_a_fw_id = \$auto$bmuxmap.cc:84:execute$16764 ;
  assign imm_b = \$auto$bmuxmap.cc:84:execute$16783 ;
  assign operand_b = \$auto$bmuxmap.cc:84:execute$16793 ;
  assign operand_b_fw_id = \$auto$bmuxmap.cc:84:execute$16798 ;
  assign operand_c = \$auto$bmuxmap.cc:84:execute$16803 ;
  assign operand_c_fw_id = \$auto$bmuxmap.cc:84:execute$16808 ;
  assign bmask_a_id_imm = \$auto$bmuxmap.cc:84:execute$16810 ;
  assign bmask_b_id_imm = \$auto$bmuxmap.cc:84:execute$16815 ;
  assign bmask_a_id = \$auto$bmuxmap.cc:84:execute$16817 ;
  assign bmask_b_id = \$auto$bmuxmap.cc:84:execute$16819 ;
  assign mult_imm_id = \$auto$bmuxmap.cc:84:execute$16821 ;
  assign regfile_addr_rc_id = \$auto$bmuxmap.cc:84:execute$16826 ;
endmodule

(* keep =  1  *)
(* hdlname = "riscv_if_stage" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:31.8-31.22" *)
module riscv_if_stage_default(clk, rst_n, req_i, instr_req_o, instr_gnt_i, instr_rvalid_i, instr_err_pmp_i, is_hwlp_id_o, instr_valid_id_o, is_compressed_id_o, illegal_c_insn_id_o, is_fetch_failed_o, clear_instr_valid_i, pc_set_i, halt_if_i, id_ready_i, if_busy_o, perf_imiss_o, instr_addr_o, instr_rdata_i, boot_addr_i
, m_trap_base_addr_i, m_trap_base_addrx_i, u_trap_base_addr_i, trap_addr_mux_i, hwlp_dec_cnt_id_o, instr_rdata_id_o, pc_if_o, pc_id_o, mepc_i, uepc_i, depc_i, pc_mux_i, exc_pc_mux_i, exc_vec_pc_mux_i, \hwlp_start_i[0] , \hwlp_start_i[1] , \hwlp_end_i[0] , \hwlp_end_i[1] , \hwlp_cnt_i[0] , \hwlp_cnt_i[1] , jump_target_id_i
, jump_target_ex_i);
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16828 ;
  wire \$auto$bmuxmap.cc:84:execute$16831 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$16833 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16838 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16841 ;
  wire [47:0] \$auto$bmuxmap.cc:84:execute$16843 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$16846 ;
  wire [47:0] \$auto$bmuxmap.cc:84:execute$16848 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$16851 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$11343 ;
  wire [1:0] \$verific$n1034$11316 ;
  wire \$verific$n1039$11282 ;
  wire \$verific$n1040$11283 ;
  wire \$verific$n1041$11284 ;
  wire [31:0] \$verific$n1042$11317 ;
  wire \$verific$n1075$11285 ;
  wire \$verific$n1076$11286 ;
  wire [31:0] \$verific$n1077$11318 ;
  wire \$verific$n1110$11287 ;
  wire \$verific$n1111$11288 ;
  wire [1:0] \$verific$n1112$11319 ;
  wire \$verific$n1193$11291 ;
  wire [17:0] \$verific$n1204$11322 ;
  wire [5:0] \$verific$n1207$11321 ;
  wire [23:0] \$verific$n1208$11320 ;
  wire \$verific$n157$11225 ;
  wire \$verific$n158$11226 ;
  wire \$verific$n159$11227 ;
  wire \$verific$n160$11228 ;
  wire \$verific$n161$11229 ;
  wire \$verific$n236$11230 ;
  wire [29:0] \$verific$n537$11306 ;
  wire \$verific$n744$11265 ;
  wire \$verific$n745$11266 ;
  wire \$verific$n747$11267 ;
  wire \$verific$n749$11268 ;
  wire \$verific$n750$11269 ;
  wire \$verific$n751$11270 ;
  wire \$verific$n752$11271 ;
  wire \$verific$n753$11272 ;
  wire \$verific$n755$11273 ;
  wire [1:0] \$verific$n794$11308 ;
  wire \$verific$n831$11274 ;
  wire [1:0] \$verific$n877$11311 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:48.25-48.36" *)
  input [30:0] boot_addr_i;
  wire [30:0] boot_addr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:110.22-110.32" *)
  wire branch_req;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:73.25-73.44" *)
  input clear_instr_valid_i;
  wire clear_instr_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:39.25-39.28" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:78.25-78.31" *)
  input [31:0] depc_i;
  wire [31:0] depc_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:119.22-119.28" *)
  wire [31:0] exc_pc;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:81.25-81.37" *)
  input [2:0] exc_pc_mux_i;
  wire [2:0] exc_pc_mux_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:82.25-82.41" *)
  input [4:0] exc_vec_pc_mux_i;
  wire [4:0] exc_vec_pc_mux_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:116.22-116.32" *)
  wire [31:0] fetch_addr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:111.22-111.34" *)
  (* unused_bits = "0" *)
  wire [31:0] fetch_addr_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:127.22-127.34" *)
  wire fetch_failed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:117.36-117.49" *)
  wire fetch_is_hwlp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:115.22-115.33" *)
  wire [31:0] fetch_rdata;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:114.22-114.33" *)
  wire fetch_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:113.22-113.33" *)
  wire fetch_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:94.25-94.34" *)
  input halt_if_i;
  wire halt_if_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:122.33-122.44" *)
  wire hwlp_branch;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:91.38-91.48" *)
  input [31:0] \hwlp_cnt_i[0] ;
  wire [31:0] \hwlp_cnt_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:91.38-91.48" *)
  input [31:0] \hwlp_cnt_i[1] ;
  wire [31:0] \hwlp_cnt_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:124.22-124.34" *)
  wire [1:0] hwlp_dec_cnt;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:62.31-62.48" *)
  output [1:0] hwlp_dec_cnt_id_o;
  reg [1:0] hwlp_dec_cnt_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:124.36-124.51" *)
  reg [1:0] hwlp_dec_cnt_if;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:90.38-90.48" *)
  input [31:0] \hwlp_end_i[0] ;
  wire [31:0] \hwlp_end_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:90.38-90.48" *)
  input [31:0] \hwlp_end_i[1] ;
  wire [31:0] \hwlp_end_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:122.22-122.31" *)
  wire hwlp_jump;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:89.38-89.50" *)
  input [31:0] \hwlp_start_i[0] ;
  wire [31:0] \hwlp_start_i[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:89.38-89.50" *)
  input [31:0] \hwlp_start_i[1] ;
  wire [31:0] \hwlp_start_i[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:123.22-123.33" *)
  wire [31:0] hwlp_target;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:95.25-95.35" *)
  input id_ready_i;
  wire id_ready_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:98.25-98.34" *)
  output if_busy_o;
  wire if_busy_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:105.32-105.40" *)
  wire if_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:105.22-105.30" *)
  wire if_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:338.16-338.30" *)
  wire illegal_c_insn;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:67.31-67.50" *)
  output illegal_c_insn_id_o;
  reg illegal_c_insn_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:55.36-55.48" *)
  output [31:0] instr_addr_o;
  wire [31:0] instr_addr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:339.16-339.36" *)
  wire instr_compressed_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:337.16-337.34" *)
  wire [31:0] instr_decompressed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:59.36-59.51" *)
  input instr_err_pmp_i;
  wire instr_err_pmp_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:56.36-56.47" *)
  input instr_gnt_i;
  wire instr_gnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:58.36-58.49" *)
  input [31:0] instr_rdata_i;
  wire [31:0] instr_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:65.31-65.47" *)
  output [31:0] instr_rdata_id_o;
  reg [31:0] instr_rdata_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:54.36-54.47" *)
  output instr_req_o;
  wire instr_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:57.36-57.50" *)
  input instr_rvalid_i;
  wire instr_rvalid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:64.31-64.47" *)
  output instr_valid_id_o;
  reg instr_valid_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:66.31-66.49" *)
  output is_compressed_id_o;
  reg is_compressed_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:70.31-70.48" *)
  output is_fetch_failed_o;
  reg is_fetch_failed_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:63.31-63.43" *)
  output is_hwlp_id_o;
  wire is_hwlp_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:117.22-117.34" *)
  reg is_hwlp_id_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:86.25-86.41" *)
  input [31:0] jump_target_ex_i;
  wire [31:0] jump_target_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:85.25-85.41" *)
  input [31:0] jump_target_id_i;
  wire [31:0] jump_target_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:43.25-43.43" *)
  input [23:0] m_trap_base_addr_i;
  wire [23:0] m_trap_base_addr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:44.25-44.44" *)
  input [23:0] m_trap_base_addrx_i;
  wire [23:0] m_trap_base_addrx_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:75.25-75.31" *)
  input [31:0] mepc_i;
  wire [31:0] mepc_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:103.33-103.46" *)
  reg offset_fsm_cs;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:103.48-103.61" *)
  wire offset_fsm_ns;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:69.31-69.38" *)
  output [31:0] pc_id_o;
  reg [31:0] pc_id_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:68.31-68.38" *)
  output [31:0] pc_if_o;
  wire [31:0] pc_if_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:80.25-80.33" *)
  input [2:0] pc_mux_i;
  wire [2:0] pc_mux_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:74.25-74.33" *)
  input pc_set_i;
  wire pc_set_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:99.25-99.37" *)
  output perf_imiss_o;
  wire perf_imiss_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:109.22-109.35" *)
  wire prefetch_busy;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:51.25-51.30" *)
  input req_i;
  wire req_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:40.25-40.30" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:46.25-46.40" *)
  input [1:0] trap_addr_mux_i;
  wire [1:0] trap_addr_mux_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:126.22-126.36" *)
  reg [23:0] trap_base_addr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:45.25-45.43" *)
  input [23:0] u_trap_base_addr_i;
  wire [23:0] u_trap_base_addr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:76.25-76.31" *)
  input [31:0] uepc_i;
  wire [31:0] uepc_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:106.22-106.27" *)
  wire valid;
  assign \$auto$bmuxmap.cc:84:execute$16828 [0] = trap_addr_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16828 [1] = trap_addr_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16831  = trap_addr_mux_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) \$auto$bmuxmap.cc:84:execute$16828 [1] : \$auto$bmuxmap.cc:84:execute$16828 [0];
  assign \$auto$bmuxmap.cc:84:execute$16833 [31:0] = pc_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:155.5-165.12" *) { \$verific$n537$11306 , pc_id_o[1:0] } : { boot_addr_i, 1'h0 };
  assign \$auto$bmuxmap.cc:84:execute$16833 [63:32] = pc_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:155.5-165.12" *) jump_target_ex_i : jump_target_id_i;
  assign \$auto$bmuxmap.cc:84:execute$16833 [95:64] = pc_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:155.5-165.12" *) mepc_i : { exc_pc[31:8], 1'h0, exc_pc[6:2], 2'h0 };
  assign \$auto$bmuxmap.cc:84:execute$16833 [127:96] = pc_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:155.5-165.12" *) depc_i : uepc_i;
  assign \$auto$bmuxmap.cc:84:execute$16838 [31:0] = pc_mux_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:155.5-165.12" *) \$auto$bmuxmap.cc:84:execute$16833 [63:32] : \$auto$bmuxmap.cc:84:execute$16833 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16838 [63:32] = pc_mux_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:155.5-165.12" *) \$auto$bmuxmap.cc:84:execute$16833 [127:96] : \$auto$bmuxmap.cc:84:execute$16833 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$16841  = pc_mux_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:155.5-165.12" *) \$auto$bmuxmap.cc:84:execute$16838 [63:32] : \$auto$bmuxmap.cc:84:execute$16838 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16843 [23:0] = trap_addr_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) u_trap_base_addr_i : m_trap_base_addr_i;
  assign \$auto$bmuxmap.cc:84:execute$16843 [47:24] = trap_addr_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) 24'hxxxxxx : m_trap_base_addrx_i;
  assign \$auto$bmuxmap.cc:84:execute$16846  = trap_addr_mux_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) \$auto$bmuxmap.cc:84:execute$16843 [47:24] : \$auto$bmuxmap.cc:84:execute$16843 [23:0];
  assign \$auto$bmuxmap.cc:84:execute$16848 [23:0] = trap_addr_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) u_trap_base_addr_i : m_trap_base_addr_i;
  assign \$auto$bmuxmap.cc:84:execute$16848 [47:24] = trap_addr_mux_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) trap_base_addr : m_trap_base_addrx_i;
  assign \$auto$bmuxmap.cc:84:execute$16851  = trap_addr_mux_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:135.5-140.12" *) \$auto$bmuxmap.cc:84:execute$16848 [47:24] : \$auto$bmuxmap.cc:84:execute$16848 [23:0];
  assign \$verific$n537$11306  = pc_id_o[31:2] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:163.36-163.47" *) 30'h00000001;
  assign \$verific$n794$11308  = hwlp_dec_cnt_id_o & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:321.30-321.72" *) { is_hwlp_id_o, is_hwlp_id_o };
  assign \$verific$n157$11225  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:143.7-143.23" *) exc_pc_mux_i;
  assign \$verific$n158$11226  = exc_pc_mux_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:144.7-144.17" *) 3'h1;
  assign \$verific$n159$11227  = exc_pc_mux_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:145.7-145.17" *) 3'h2;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:370.5-403.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) hwlp_dec_cnt_id_o <= 2'h0;
    else hwlp_dec_cnt_id_o <= \$verific$n1112$11319 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:356.5-364.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) hwlp_dec_cnt_if <= 2'h0;
    else hwlp_dec_cnt_if <= \$verific$n877$11311 ;
  assign \$verific$n744$11265  = req_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:264.9-267.12" *) 1'h0 : offset_fsm_cs;
  assign \$verific$n745$11266  = req_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:275.15-275.32" *) if_valid;
  assign \$verific$n747$11267  = \$verific$n745$11266  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:275.11-278.14" *) 1'h0 : offset_fsm_cs;
  assign \$verific$n749$11268  = fetch_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:272.9-279.12" *) \$verific$n745$11266  : 1'h0;
  assign \$verific$n750$11269  = fetch_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:272.9-279.12" *) \$verific$n747$11267  : offset_fsm_cs;
  assign \$verific$n751$11270  = offset_fsm_cs ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:260.5-285.12" *) req_i : 1'h0;
  assign \$verific$n752$11271  = offset_fsm_cs ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:260.5-285.12" *) \$verific$n744$11265  : \$verific$n750$11269 ;
  assign \$verific$n753$11272  = offset_fsm_cs ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:260.5-285.12" *) 1'h0 : fetch_valid;
  assign fetch_ready = offset_fsm_cs ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:260.5-285.12" *) 1'h0 : \$verific$n749$11268 ;
  assign \$verific$n755$11273  = hwlp_branch ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:297.7-298.22" *) 1'h0 : \$verific$n753$11272 ;
  assign valid = pc_set_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:289.5-299.8" *) 1'h0 : \$verific$n755$11273 ;
  assign branch_req = pc_set_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:289.5-299.8" *) 1'h1 : \$verific$n751$11270 ;
  assign offset_fsm_ns = pc_set_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:289.5-299.8" *) 1'h0 : \$verific$n752$11271 ;
  assign \$verific$n831$11274  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:329.28-329.42" *) fetch_valid;
  assign perf_imiss_o = \$verific$n831$11274  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:329.28-329.55" *) branch_req;
  assign \$verific$n1039$11282  = clear_instr_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:398.16-401.10" *) 1'h0 : instr_valid_id_o;
  assign \$verific$n1040$11283  = clear_instr_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:398.16-401.10" *) fetch_failed : is_fetch_failed_o;
  assign \$verific$n1041$11284  = if_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:385.7-401.10" *) 1'h1 : \$verific$n1039$11282 ;
  assign \$verific$n1075$11285  = if_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:385.7-401.10" *) illegal_c_insn : illegal_c_insn_id_o;
  assign \$verific$n1076$11286  = if_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:385.7-401.10" *) instr_compressed_int : is_compressed_id_o;
  assign \$verific$n1110$11287  = if_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:385.7-401.10" *) fetch_is_hwlp : is_hwlp_id_q;
  assign \$verific$n1111$11288  = if_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:385.7-401.10" *) 1'h0 : \$verific$n1040$11283 ;
  assign is_hwlp_id_o = is_hwlp_id_q & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:406.25-406.56" *) instr_valid_id_o;
  assign if_ready = valid & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:408.21-408.39" *) id_ready_i;
  assign \$verific$n1193$11291  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:409.21-409.33" *) halt_if_i;
  assign if_valid = \$verific$n1193$11291  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:409.21-409.44" *) if_ready;
  assign \$verific$n161$11229  = \$verific$n157$11225  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:142.5-147.12" *) \$verific$n158$11226 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:370.5-403.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) illegal_c_insn_id_o <= 1'h0;
    else illegal_c_insn_id_o <= \$verific$n1075$11285 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:370.5-403.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) instr_rdata_id_o <= 32'd0;
    else instr_rdata_id_o <= \$verific$n1042$11317 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:370.5-403.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) instr_valid_id_o <= 1'h0;
    else instr_valid_id_o <= \$verific$n1041$11284 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:370.5-403.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) is_compressed_id_o <= 1'h0;
    else is_compressed_id_o <= \$verific$n1076$11286 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:370.5-403.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) is_fetch_failed_o <= 1'h0;
    else is_fetch_failed_o <= \$verific$n1111$11288 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:370.5-403.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) is_hwlp_id_q <= 1'h0;
    else is_hwlp_id_q <= \$verific$n1110$11287 ;
  assign \$verific$n877$11311  = hwlp_jump ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:362.7-363.41" *) hwlp_dec_cnt : hwlp_dec_cnt_if;
  assign \$verific$n1034$11316  = fetch_is_hwlp ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:395.9-396.50" *) hwlp_dec_cnt_if : hwlp_dec_cnt_id_o;
  assign \$verific$n1042$11317  = if_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:385.7-401.10" *) instr_decompressed : instr_rdata_id_o;
  assign \$verific$n1077$11318  = if_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:385.7-401.10" *) fetch_addr : pc_id_o;
  assign \$verific$n1112$11319  = if_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:385.7-401.10" *) \$verific$n1034$11316  : hwlp_dec_cnt_id_o;
  assign exc_pc[6:2] = \$verific$n158$11226  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:142.5-147.12" *) exc_vec_pc_mux_i : 5'h00;
  assign { exc_pc[31:29], exc_pc[26], exc_pc[24:21], exc_pc[19:17], exc_pc[15:12], exc_pc[10:8] } = \$verific$n161$11229  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:142.5-147.12" *) \$verific$n1204$11322  : 18'h00000;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:244.5-248.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) offset_fsm_cs <= 1'h1;
    else offset_fsm_cs <= offset_fsm_ns;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:370.5-403.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) pc_id_o <= 32'd0;
    else pc_id_o <= \$verific$n1077$11318 ;
  assign \$verific$n160$11228  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:142.5-147.12" *) \$auto$rtlil.cc:2465:ReduceOr$11343 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$11343  = | { \$verific$n157$11225 , \$verific$n158$11226 , \$verific$n159$11227  };
  function [5:0] \$verific$select_344$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:147$11335 ;
    input [5:0] a;
    input [17:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:142.5-147.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_344$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:147$11335  = b[5:0];
      3'b?1?:
        \$verific$select_344$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:147$11335  = b[11:6];
      3'b1??:
        \$verific$select_344$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:147$11335  = b[17:12];
      default:
        \$verific$select_344$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:147$11335  = a;
    endcase
  endfunction
  assign { exc_pc[28:27], exc_pc[25], exc_pc[20], exc_pc[16], exc_pc[11] } = \$verific$select_344$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:147$11335 (6'h00, { \$verific$n1207$11321 , 12'hfc0 }, { \$verific$n161$11229 , \$verific$n159$11227 , \$verific$n160$11228  });
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[0] = 1'b0;
    else if (1'h0) trap_base_addr[0] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[0] = \$verific$n1208$11320 [0];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[1] = 1'b0;
    else if (1'h0) trap_base_addr[1] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[1] = \$verific$n1208$11320 [1];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[2] = 1'b0;
    else if (1'h0) trap_base_addr[2] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[2] = \$verific$n1208$11320 [2];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[3] = 1'b0;
    else if (1'h0) trap_base_addr[3] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[3] = \$verific$n1208$11320 [3];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[4] = 1'b0;
    else if (1'h0) trap_base_addr[4] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[4] = \$verific$n1208$11320 [4];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[5] = 1'b0;
    else if (1'h0) trap_base_addr[5] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[5] = \$verific$n1208$11320 [5];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[6] = 1'b0;
    else if (1'h0) trap_base_addr[6] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[6] = \$verific$n1208$11320 [6];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[7] = 1'b0;
    else if (1'h0) trap_base_addr[7] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[7] = \$verific$n1208$11320 [7];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[8] = 1'b0;
    else if (1'h0) trap_base_addr[8] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[8] = \$verific$n1208$11320 [8];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[9] = 1'b0;
    else if (1'h0) trap_base_addr[9] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[9] = \$verific$n1208$11320 [9];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[10] = 1'b0;
    else if (1'h0) trap_base_addr[10] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[10] = \$verific$n1208$11320 [10];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[11] = 1'b0;
    else if (1'h0) trap_base_addr[11] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[11] = \$verific$n1208$11320 [11];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[12] = 1'b0;
    else if (1'h0) trap_base_addr[12] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[12] = \$verific$n1208$11320 [12];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[13] = 1'b0;
    else if (1'h0) trap_base_addr[13] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[13] = \$verific$n1208$11320 [13];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[14] = 1'b0;
    else if (1'h0) trap_base_addr[14] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[14] = \$verific$n1208$11320 [14];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[15] = 1'b0;
    else if (1'h0) trap_base_addr[15] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[15] = \$verific$n1208$11320 [15];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[16] = 1'b0;
    else if (1'h0) trap_base_addr[16] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[16] = \$verific$n1208$11320 [16];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[17] = 1'b0;
    else if (1'h0) trap_base_addr[17] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[17] = \$verific$n1208$11320 [17];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[18] = 1'b0;
    else if (1'h0) trap_base_addr[18] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[18] = \$verific$n1208$11320 [18];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[19] = 1'b0;
    else if (1'h0) trap_base_addr[19] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[19] = \$verific$n1208$11320 [19];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[20] = 1'b0;
    else if (1'h0) trap_base_addr[20] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[20] = \$verific$n1208$11320 [20];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[21] = 1'b0;
    else if (1'h0) trap_base_addr[21] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[21] = \$verific$n1208$11320 [21];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[22] = 1'b0;
    else if (1'h0) trap_base_addr[22] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[22] = \$verific$n1208$11320 [22];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_if_stage.sv:131.3-148.6" *)
  always @*
    if (1'h0) trap_base_addr[23] = 1'b0;
    else if (1'h0) trap_base_addr[23] = 1'b1;
    else if (\$verific$n236$11230 ) trap_base_addr[23] = \$verific$n1208$11320 [23];
  riscv_compressed_decoder compressed_decoder_i (
    .illegal_instr_o(illegal_c_insn),
    .instr_i(fetch_rdata),
    .instr_o(instr_decompressed),
    .is_compressed_o(instr_compressed_int)
  );
  riscv_hwloop_controller_default hwloop_controller_i (
    .current_pc_i(fetch_addr),
    .\hwlp_counter_i[0] (\hwlp_cnt_i[0] ),
    .\hwlp_counter_i[1] (\hwlp_cnt_i[1] ),
    .hwlp_dec_cnt_id_i(\$verific$n794$11308 ),
    .hwlp_dec_cnt_o(hwlp_dec_cnt),
    .\hwlp_end_addr_i[0] (\hwlp_end_i[0] ),
    .\hwlp_end_addr_i[1] (\hwlp_end_i[1] ),
    .hwlp_jump_o(hwlp_jump),
    .\hwlp_start_addr_i[0] (\hwlp_start_i[0] ),
    .\hwlp_start_addr_i[1] (\hwlp_start_i[1] ),
    .hwlp_targ_addr_o(hwlp_target)
  );
  riscv_prefetch_buffer \prefetch_32.prefetch_buffer_i  (
    .addr_i({ fetch_addr_n[31:1], 1'h0 }),
    .addr_o(fetch_addr),
    .branch_i(branch_req),
    .busy_o(prefetch_busy),
    .clk(clk),
    .fetch_failed_o(fetch_failed),
    .hwloop_i(hwlp_jump),
    .hwloop_target_i(hwlp_target),
    .hwlp_branch_o(hwlp_branch),
    .instr_addr_o(instr_addr_o),
    .instr_err_pmp_i(instr_err_pmp_i),
    .instr_gnt_i(instr_gnt_i),
    .instr_rdata_i(instr_rdata_i),
    .instr_req_o(instr_req_o),
    .instr_rvalid_i(instr_rvalid_i),
    .is_hwlp_o(fetch_is_hwlp),
    .rdata_o(fetch_rdata),
    .ready_i(fetch_ready),
    .req_i(req_i),
    .rst_n(rst_n),
    .valid_o(fetch_valid)
  );
  assign { exc_pc[7], exc_pc[1:0] } = 3'h0;
  assign pc_if_o = fetch_addr;
  assign if_busy_o = prefetch_busy;
  assign \$verific$n236$11230  = \$auto$bmuxmap.cc:84:execute$16831 ;
  assign fetch_addr_n = \$auto$bmuxmap.cc:84:execute$16841 ;
  assign \$verific$n1208$11320  = \$auto$bmuxmap.cc:84:execute$16846 ;
  assign { \$verific$n1204$11322 [17:15], \$verific$n1207$11321 [5:4], \$verific$n1204$11322 [14], \$verific$n1207$11321 [3], \$verific$n1204$11322 [13:10], \$verific$n1207$11321 [2], \$verific$n1204$11322 [9:7], \$verific$n1207$11321 [1], \$verific$n1204$11322 [6:3], \$verific$n1207$11321 [0], \$verific$n1204$11322 [2:0] } = \$auto$bmuxmap.cc:84:execute$16851 ;
endmodule

(* hdlname = "riscv_int_controller" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:26.8-26.28" *)
module riscv_int_controller_default(clk, rst_n, irq_req_ctrl_o, irq_sec_ctrl_o, ctrl_ack_i, ctrl_kill_i, irq_pending_i, irq_sec_i, m_IE_i, u_IE_i, current_priv_lvl_i, irq_id_i, irq_id_ctrl_o);
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16853 ;
  wire \$auto$bmuxmap.cc:84:execute$16856 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16858 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16861 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$16863 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$16866 ;
  wire \$verific$n29$12115 ;
  wire [1:0] \$verific$n41$12127 ;
  wire [5:0] \$verific$n44$12128 ;
  wire \$verific$n51$12117 ;
  wire \$verific$n63$12118 ;
  wire \$verific$n64$12119 ;
  wire \$verific$n65$12120 ;
  wire \$verific$n66$12121 ;
  wire [1:0] \$verific$n67$12132 ;
  wire \$verific$n74$12122 ;
  wire [1:0] \$verific$n75$12133 ;
  wire [5:0] \$verific$n78$12134 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:31.23-31.26" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:40.23-40.33" *)
  input ctrl_ack_i;
  wire ctrl_ack_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:41.23-41.34" *)
  input ctrl_kill_i;
  wire ctrl_kill_i;
  (* enum_value_00 = "\\PRIV_LVL_U" *)
  (* enum_value_01 = "\\PRIV_LVL_S" *)
  (* enum_value_10 = "\\PRIV_LVL_H" *)
  (* enum_value_11 = "\\PRIV_LVL_M" *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:50.23-50.41" *)
  (* wiretype = "\\PrivLvl_t" *)
  input [1:0] current_priv_lvl_i;
  wire [1:0] current_priv_lvl_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:54.51-54.62" *)
  reg [1:0] exc_ctrl_cs;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:56.9-56.23" *)
  wire irq_enable_ext;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:37.23-37.36" *)
  output [5:0] irq_id_ctrl_o;
  wire [5:0] irq_id_ctrl_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:46.23-46.31" *)
  input [5:0] irq_id_i;
  wire [5:0] irq_id_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:57.15-57.23" *)
  reg [5:0] irq_id_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:44.23-44.36" *)
  input irq_pending_i;
  wire irq_pending_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:35.23-35.37" *)
  output irq_req_ctrl_o;
  wire irq_req_ctrl_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:36.23-36.37" *)
  output irq_sec_ctrl_o;
  wire irq_sec_ctrl_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:45.23-45.32" *)
  input irq_sec_i;
  wire irq_sec_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:58.9-58.18" *)
  reg irq_sec_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:48.23-48.29" *)
  input m_IE_i;
  wire m_IE_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:32.23-32.28" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:49.23-49.29" *)
  input u_IE_i;
  wire u_IE_i;
  assign \$auto$bmuxmap.cc:84:execute$16853 [0] = exc_ctrl_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) irq_sec_q : \$verific$n51$12117 ;
  assign \$auto$bmuxmap.cc:84:execute$16853 [1] = exc_ctrl_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) irq_sec_q : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16856  = exc_ctrl_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) \$auto$bmuxmap.cc:84:execute$16853 [1] : \$auto$bmuxmap.cc:84:execute$16853 [0];
  assign \$auto$bmuxmap.cc:84:execute$16858 [1:0] = exc_ctrl_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) \$verific$n67$12132  : \$verific$n41$12127 ;
  assign \$auto$bmuxmap.cc:84:execute$16858 [3:2] = exc_ctrl_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) exc_ctrl_cs : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16861  = exc_ctrl_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) \$auto$bmuxmap.cc:84:execute$16858 [3:2] : \$auto$bmuxmap.cc:84:execute$16858 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16863 [5:0] = exc_ctrl_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) irq_id_q : \$verific$n44$12128 ;
  assign \$auto$bmuxmap.cc:84:execute$16863 [11:6] = exc_ctrl_cs[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) irq_id_q : irq_id_q;
  assign \$auto$bmuxmap.cc:84:execute$16866  = exc_ctrl_cs[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:79.7-108.14" *) \$auto$bmuxmap.cc:84:execute$16863 [11:6] : \$auto$bmuxmap.cc:84:execute$16863 [5:0];
  assign irq_req_ctrl_o = exc_ctrl_cs == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:65.27-65.53" *) 2'h1;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:71.5-110.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) exc_ctrl_cs <= 2'h0;
    else exc_ctrl_cs <= \$verific$n75$12133 ;
  assign \$verific$n29$12115  = m_IE_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:83.14-83.44" *) irq_pending_i;
  assign \$verific$n51$12117  = \$verific$n29$12115  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:83.11-87.14" *) irq_sec_i : irq_sec_q;
  assign \$verific$n63$12118  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:92.11-99.18" *) ctrl_ack_i;
  assign \$verific$n64$12119  = ctrl_kill_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:92.11-99.18" *) \$verific$n63$12118 ;
  assign \$verific$n65$12120  = ctrl_ack_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:92.11-99.18" *) ctrl_kill_i;
  assign \$verific$n66$12121  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:92.11-99.18" *) \$verific$n65$12120 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:71.5-110.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) irq_id_q <= 6'h00;
    else irq_id_q <= \$verific$n78$12134 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:71.5-110.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) irq_sec_q <= 1'h0;
    else irq_sec_q <= \$verific$n74$12122 ;
  assign \$verific$n41$12127  = \$verific$n29$12115  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:83.11-87.14" *) 2'h1 : exc_ctrl_cs;
  assign \$verific$n44$12128  = \$verific$n29$12115  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:83.11-87.14" *) irq_id_i : irq_id_q;
  function [1:0] \$verific$select_30$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:99$12157 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:92.11-99.18" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$select_30$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:99$12157  = b[1:0];
      3'b?1?:
        \$verific$select_30$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:99$12157  = b[3:2];
      3'b1??:
        \$verific$select_30$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:99$12157  = b[5:4];
      default:
        \$verific$select_30$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:99$12157  = a;
    endcase
  endfunction
  assign \$verific$n67$12132  = \$verific$select_30$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_int_controller.sv:99$12157 (2'h0, 6'h21, { ctrl_ack_i, \$verific$n64$12119 , \$verific$n66$12121  });
  assign irq_enable_ext = m_IE_i;
  assign irq_id_ctrl_o = irq_id_q;
  assign irq_sec_ctrl_o = irq_sec_q;
  assign \$verific$n74$12122  = \$auto$bmuxmap.cc:84:execute$16856 ;
  assign \$verific$n75$12133  = \$auto$bmuxmap.cc:84:execute$16861 ;
  assign \$verific$n78$12134  = \$auto$bmuxmap.cc:84:execute$16866 ;
endmodule

(* keep =  1  *)
(* hdlname = "riscv_load_store_unit" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:27.8-27.29" *)
module riscv_load_store_unit(clk, rst_n, data_req_o, data_gnt_i, data_rvalid_i, data_err_i, data_we_o, data_we_ex_i, data_req_ex_i, addr_useincr_ex_i, data_misaligned_ex_i, data_misaligned_o, lsu_ready_ex_o, lsu_ready_wb_o, ex_valid_i, busy_o, data_be_o, data_addr_o, data_wdata_o, data_rdata_i, data_atop_o
, data_atop_ex_i, data_type_ex_i, data_wdata_ex_i, data_reg_offset_ex_i, data_sign_ext_ex_i, data_rdata_ex_o, operand_a_ex_i, operand_b_ex_i);
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16868 ;
  wire \$auto$bmuxmap.cc:84:execute$16871 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16873 ;
  wire \$auto$bmuxmap.cc:84:execute$16876 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16878 ;
  wire \$auto$bmuxmap.cc:84:execute$16881 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16883 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16886 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16888 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16891 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16893 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16896 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16898 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16901 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16903 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16906 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16908 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16911 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16913 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16916 ;
  wire [23:0] \$auto$bmuxmap.cc:84:execute$16918 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$16921 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16923 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16926 ;
  wire \$auto$rtlil.cc:2465:ReduceOr$12478 ;
  wire [3:0] \$verific$n10$12308 ;
  wire [31:0] \$verific$n1037$12342 ;
  wire [31:0] \$verific$n1070$12343 ;
  wire [31:0] \$verific$n1154$12345 ;
  wire [31:0] \$verific$n1187$12346 ;
  wire [31:0] \$verific$n1271$12348 ;
  wire [31:0] \$verific$n1304$12349 ;
  wire [31:0] \$verific$n1388$12351 ;
  wire [31:0] \$verific$n1421$12352 ;
  wire [3:0] \$verific$n15$12309 ;
  wire \$verific$n1661$12269 ;
  wire \$verific$n1662$12270 ;
  wire \$verific$n1665$12271 ;
  wire [31:0] \$verific$n1732$12360 ;
  wire [31:0] \$verific$n1765$12361 ;
  wire [1:0] \$verific$n1996$12364 ;
  wire \$verific$n1999$12277 ;
  wire \$verific$n2000$12278 ;
  wire [1:0] \$verific$n2001$12365 ;
  (* unused_bits = "0" *)
  wire [1:0] \$verific$n2005$12366 ;
  wire \$verific$n2009$12279 ;
  wire [1:0] \$verific$n2010$12367 ;
  wire [1:0] \$verific$n2013$12368 ;
  wire \$verific$n2016$12280 ;
  wire [1:0] \$verific$n2017$12369 ;
  wire \$verific$n2021$12281 ;
  wire \$verific$n2022$12282 ;
  wire [1:0] \$verific$n2023$12370 ;
  wire [1:0] \$verific$n2026$12371 ;
  wire [1:0] \$verific$n2029$12372 ;
  wire [1:0] \$verific$n2032$12373 ;
  wire [1:0] \$verific$n2035$12374 ;
  wire \$verific$n2045$12283 ;
  wire \$verific$n2046$12284 ;
  wire \$verific$n2048$12285 ;
  wire \$verific$n2050$12286 ;
  wire \$verific$n2051$12287 ;
  wire \$verific$n2052$12288 ;
  wire \$verific$n2053$12289 ;
  wire \$verific$n2054$12290 ;
  wire [31:0] \$verific$n2057$12375 ;
  wire [3:0] \$verific$n21$12310 ;
  wire \$verific$n2156$12291 ;
  wire \$verific$n2157$12292 ;
  wire \$verific$n2158$12293 ;
  wire \$verific$n2159$12294 ;
  wire \$verific$n2160$12295 ;
  wire [1:0] \$verific$n236$12322 ;
  wire [1:0] \$verific$n239$12323 ;
  wire [1:0] \$verific$n242$12324 ;
  wire \$verific$n245$12169 ;
  wire [3:0] \$verific$n26$12311 ;
  wire [3:0] \$verific$n31$12312 ;
  wire \$verific$n421$12170 ;
  wire \$verific$n438$12171 ;
  wire [31:0] \$verific$n488$12330 ;
  wire [3:0] \$verific$n5$12307 ;
  wire [31:0] \$verific$n521$12331 ;
  wire [31:0] \$verific$n621$12333 ;
  wire [31:0] \$verific$n654$12334 ;
  wire [31:0] \$verific$n754$12336 ;
  wire [31:0] \$verific$n787$12337 ;
  wire [31:0] \$verific$n887$12339 ;
  wire [31:0] \$verific$n920$12340 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:87.80-87.82" *)
  reg [1:0] CS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:87.84-87.86" *)
  wire [1:0] NS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:55.26-55.43" *)
  input addr_useincr_ex_i;
  wire addr_useincr_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:68.26-68.32" *)
  output busy_o;
  wire busy_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:29.26-29.29" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:71.17-71.30" *)
  wire [31:0] data_addr_int;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:38.26-38.37" *)
  output [31:0] data_addr_o;
  wire [31:0] data_addr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:60.26-60.40" *)
  input [5:0] data_atop_ex_i;
  wire [5:0] data_atop_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:61.26-61.37" *)
  output [5:0] data_atop_o;
  wire [5:0] data_atop_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:81.17-81.24" *)
  wire [3:0] data_be;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:40.26-40.35" *)
  output [3:0] data_be_o;
  wire [3:0] data_be_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:36.26-36.36" *)
  input data_err_i;
  wire data_err_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:34.26-34.36" *)
  input data_gnt_i;
  wire data_gnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:57.26-57.46" *)
  input data_misaligned_ex_i;
  wire data_misaligned_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:58.26-58.43" *)
  output data_misaligned_o;
  wire data_misaligned_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:51.26-51.41" *)
  output [31:0] data_rdata_ex_o;
  wire [31:0] data_rdata_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:190.16-190.30" *)
  wire [31:0] data_rdata_ext;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:42.26-42.38" *)
  input [31:0] data_rdata_i;
  wire [31:0] data_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:48.26-48.46" *)
  input [1:0] data_reg_offset_ex_i;
  wire [1:0] data_reg_offset_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:52.26-52.39" *)
  input data_req_ex_i;
  wire data_req_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:33.26-33.36" *)
  output data_req_o;
  wire data_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:35.26-35.39" *)
  input data_rvalid_i;
  wire data_rvalid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:49.26-49.44" *)
  input [1:0] data_sign_ext_ex_i;
  wire [1:0] data_sign_ext_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:76.17-76.32" *)
  reg [1:0] data_sign_ext_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:46.26-46.40" *)
  input [1:0] data_type_ex_i;
  wire [1:0] data_type_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:74.17-74.28" *)
  reg [1:0] data_type_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:82.17-82.27" *)
  wire [31:0] data_wdata;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:47.26-47.41" *)
  input [31:0] data_wdata_ex_i;
  wire [31:0] data_wdata_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:41.26-41.38" *)
  output [31:0] data_wdata_o;
  wire [31:0] data_wdata_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:45.26-45.38" *)
  input data_we_ex_i;
  wire data_we_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:39.26-39.35" *)
  output data_we_o;
  wire data_we_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:77.17-77.26" *)
  reg data_we_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:67.26-67.36" *)
  input ex_valid_i;
  wire ex_valid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:64.26-64.40" *)
  output lsu_ready_ex_o;
  wire lsu_ready_ex_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:65.26-65.40" *)
  output lsu_ready_wb_o;
  wire lsu_ready_wb_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:84.17-84.30" *)
  wire misaligned_st;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:53.26-53.40" *)
  input [31:0] operand_a_ex_i;
  wire [31:0] operand_a_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:54.26-54.40" *)
  input [31:0] operand_b_ex_i;
  wire [31:0] operand_b_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:194.16-194.27" *)
  wire [31:0] rdata_b_ext;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:193.16-193.27" *)
  wire [31:0] rdata_h_ext;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:75.17-75.31" *)
  reg [1:0] rdata_offset_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:89.17-89.24" *)
  reg [31:0] rdata_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:192.16-192.27" *)
  wire [31:0] rdata_w_ext;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:30.26-30.31" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:79.17-79.29" *)
  wire [1:0] wdata_offset;
  assign \$auto$bmuxmap.cc:84:execute$16868 [0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) \$verific$n2021$12281  : data_req_ex_i;
  assign \$auto$bmuxmap.cc:84:execute$16868 [1] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16871  = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) \$auto$bmuxmap.cc:84:execute$16868 [1] : \$auto$bmuxmap.cc:84:execute$16868 [0];
  assign \$auto$bmuxmap.cc:84:execute$16873 [0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) data_rvalid_i : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16873 [1] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16876  = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) \$auto$bmuxmap.cc:84:execute$16873 [1] : \$auto$bmuxmap.cc:84:execute$16873 [0];
  assign \$auto$bmuxmap.cc:84:execute$16878 [0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) \$verific$n2022$12282  : \$verific$n2000$12278 ;
  assign \$auto$bmuxmap.cc:84:execute$16878 [1] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16881  = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) \$auto$bmuxmap.cc:84:execute$16878 [1] : \$auto$bmuxmap.cc:84:execute$16878 [0];
  assign \$auto$bmuxmap.cc:84:execute$16883 [3:0] = data_addr_int[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:136.9-141.16" *) 4'h2 : 4'h1;
  assign \$auto$bmuxmap.cc:84:execute$16883 [7:4] = data_addr_int[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:136.9-141.16" *) 4'h8 : 4'h4;
  assign \$auto$bmuxmap.cc:84:execute$16886  = data_addr_int[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:136.9-141.16" *) \$auto$bmuxmap.cc:84:execute$16883 [7:4] : \$auto$bmuxmap.cc:84:execute$16883 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16888 [3:0] = data_type_ex_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:94.5-143.12" *) \$verific$n26$12311  : \$verific$n15$12309 ;
  assign \$auto$bmuxmap.cc:84:execute$16888 [7:4] = data_type_ex_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:94.5-143.12" *) \$verific$n31$12312  : \$verific$n31$12312 ;
  assign \$auto$bmuxmap.cc:84:execute$16891  = data_type_ex_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:94.5-143.12" *) \$auto$bmuxmap.cc:84:execute$16888 [7:4] : \$auto$bmuxmap.cc:84:execute$16888 [3:0];
  assign \$auto$bmuxmap.cc:84:execute$16893 [31:0] = wdata_offset[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:152.5-157.12" *) { data_wdata_ex_i[23:0], data_wdata_ex_i[31:24] } : data_wdata_ex_i;
  assign \$auto$bmuxmap.cc:84:execute$16893 [63:32] = wdata_offset[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:152.5-157.12" *) { data_wdata_ex_i[7:0], data_wdata_ex_i[31:8] } : { data_wdata_ex_i[15:0], data_wdata_ex_i[31:16] };
  assign \$auto$bmuxmap.cc:84:execute$16896  = wdata_offset[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:152.5-157.12" *) \$auto$bmuxmap.cc:84:execute$16893 [63:32] : \$auto$bmuxmap.cc:84:execute$16893 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16898 [31:0] = rdata_offset_q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:210.5-250.12" *) \$verific$n654$12334  : \$verific$n521$12331 ;
  assign \$auto$bmuxmap.cc:84:execute$16898 [63:32] = rdata_offset_q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:210.5-250.12" *) \$verific$n920$12340  : \$verific$n787$12337 ;
  assign \$auto$bmuxmap.cc:84:execute$16901  = rdata_offset_q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:210.5-250.12" *) \$auto$bmuxmap.cc:84:execute$16898 [63:32] : \$auto$bmuxmap.cc:84:execute$16898 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16903 [31:0] = rdata_offset_q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:256.5-295.12" *) \$verific$n1187$12346  : \$verific$n1070$12343 ;
  assign \$auto$bmuxmap.cc:84:execute$16903 [63:32] = rdata_offset_q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:256.5-295.12" *) \$verific$n1421$12352  : \$verific$n1304$12349 ;
  assign \$auto$bmuxmap.cc:84:execute$16906  = rdata_offset_q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:256.5-295.12" *) \$auto$bmuxmap.cc:84:execute$16903 [63:32] : \$auto$bmuxmap.cc:84:execute$16903 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16908 [31:0] = data_type_q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:301.5-305.12" *) rdata_h_ext : rdata_w_ext;
  assign \$auto$bmuxmap.cc:84:execute$16908 [63:32] = data_type_q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:301.5-305.12" *) rdata_b_ext : rdata_b_ext;
  assign \$auto$bmuxmap.cc:84:execute$16911  = data_type_q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:301.5-305.12" *) \$auto$bmuxmap.cc:84:execute$16908 [63:32] : \$auto$bmuxmap.cc:84:execute$16908 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16913 [1:0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) \$verific$n2023$12370  : \$verific$n2001$12365 ;
  assign \$auto$bmuxmap.cc:84:execute$16913 [3:2] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) \$verific$n2035$12374  : \$verific$n2032$12373 ;
  assign \$auto$bmuxmap.cc:84:execute$16916  = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:361.5-459.12" *) \$auto$bmuxmap.cc:84:execute$16913 [3:2] : \$auto$bmuxmap.cc:84:execute$16913 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16918 [11:0] = data_addr_int[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:121.11-126.18" *) 12'h6e1 : 12'h3f0;
  assign \$auto$bmuxmap.cc:84:execute$16918 [23:12] = data_addr_int[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:121.11-126.18" *) 12'h887 : 12'hcc3;
  assign \$auto$bmuxmap.cc:84:execute$16921  = data_addr_int[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:121.11-126.18" *) \$auto$bmuxmap.cc:84:execute$16918 [23:12] : \$auto$bmuxmap.cc:84:execute$16918 [11:0];
  assign \$auto$bmuxmap.cc:84:execute$16923 [31:0] = rdata_offset_q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:199.5-204.12" *) { data_rdata_i[7:0], rdata_q[31:8] } : data_rdata_i;
  assign \$auto$bmuxmap.cc:84:execute$16923 [63:32] = rdata_offset_q[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:199.5-204.12" *) { data_rdata_i[23:0], rdata_q[31:24] } : { data_rdata_i[15:0], rdata_q[31:16] };
  assign \$auto$bmuxmap.cc:84:execute$16926  = rdata_offset_q[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:199.5-204.12" *) \$auto$bmuxmap.cc:84:execute$16923 [63:32] : \$auto$bmuxmap.cc:84:execute$16923 [31:0];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:312.5-333.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) CS <= 2'h0;
    else CS <= NS;
  function [0:0] \$verific$Select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:482$12479 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:471.7-482.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$verific$Select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:482$12479  = b[0:0];
      3'b?1?:
        \$verific$Select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:482$12479  = b[1:1];
      3'b1??:
        \$verific$Select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:482$12479  = b[2:2];
      default:
        \$verific$Select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:482$12479  = a;
    endcase
  endfunction
  assign \$verific$n2054$12290  = \$verific$Select_353$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:482$12479 (1'h0, { \$verific$n2048$12285 , \$verific$n2050$12286 , 1'h0 }, { \$verific$n2051$12287 , \$verific$n2052$12288 , \$verific$n2053$12289  });
  assign \$verific$n2057$12375  = operand_a_ex_i + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:487.48-487.81" *) operand_b_ex_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:164.5-177.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_sign_ext_q <= 2'h0;
    else data_sign_ext_q <= \$verific$n242$12324 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:164.5-177.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_type_q <= 2'h0;
    else data_type_q <= \$verific$n236$12322 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:164.5-177.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) data_we_q <= 1'h0;
    else data_we_q <= \$verific$n245$12169 ;
  assign \$verific$n2050$12286  = data_addr_int[1:0] == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:479.14-479.41" *) 2'h3;
  assign \$verific$n2051$12287  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:472.9-472.14" *) data_type_ex_i;
  assign \$verific$n2052$12288  = data_type_ex_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:477.9-477.14" *) 2'h1;
  assign \$verific$n2156$12291  = CS == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:489.19-489.38" *) 2'h1;
  assign \$verific$n2157$12292  = CS == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:489.42-489.70" *) 2'h2;
  assign \$verific$n2159$12294  = CS == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:489.74-489.95" *) 2'h3;
  assign \$verific$n421$12170  = ! (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:213.13-213.37" *) data_sign_ext_q;
  assign \$verific$n438$12171  = data_sign_ext_q == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:215.18-215.42" *) 2'h2;
  assign \$verific$n1661$12269  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:321.28-321.40" *) data_we_q;
  assign \$verific$n1662$12270  = data_rvalid_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:321.11-321.40" *) \$verific$n1661$12269 ;
  assign \$verific$n1665$12271  = data_misaligned_ex_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:328.13-328.74" *) data_misaligned_o;
  assign \$verific$n1999$12277  = data_err_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:379.11-381.14" *) 1'h1 : data_gnt_i;
  assign \$verific$n2000$12278  = data_req_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:367.9-383.12" *) \$verific$n1999$12277  : 1'h1;
  assign \$verific$n2009$12279  = data_gnt_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:401.13-413.16" *) 1'h1 : data_err_i;
  assign \$verific$n2016$12280  = data_req_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:398.11-419.14" *) \$verific$n2009$12279  : 1'h1;
  assign \$verific$n2021$12281  = data_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:391.9-420.12" *) data_req_ex_i : 1'h0;
  assign \$verific$n2022$12282  = data_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:391.9-420.12" *) \$verific$n2016$12280  : 1'h1;
  assign \$verific$n2045$12283  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:469.35-469.65" *) data_misaligned_ex_i;
  assign \$verific$n2046$12284  = data_req_ex_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:469.8-469.65" *) \$verific$n2045$12283 ;
  assign \$verific$n245$12169  = data_gnt_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:171.10-177.8" *) data_we_ex_i : data_we_q;
  assign data_misaligned_o = \$verific$n2046$12284  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:469.5-483.8" *) \$verific$n2054$12290  : 1'h0;
  assign \$verific$n2158$12293  = \$verific$n2156$12291  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:489.19-489.70" *) \$verific$n2157$12292 ;
  assign \$verific$n2160$12295  = \$verific$n2158$12293  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:489.19-489.95" *) \$verific$n2159$12294 ;
  assign busy_o = \$verific$n2160$12295  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:489.19-489.119" *) data_req_o;
  assign \$verific$n2005$12366 [1] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:404.15-407.43" *) ex_valid_i;
  assign \$verific$n1732$12360  = \$verific$n1665$12271  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:328.9-331.38" *) data_rdata_i : data_rdata_ext;
  assign \$verific$n1765$12361  = \$verific$n1662$12270  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:321.7-332.10" *) \$verific$n1732$12360  : rdata_q;
  assign data_rdata_ex_o = data_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:337.28-337.78" *) data_rdata_ext : rdata_q;
  assign \$verific$n236$12322  = data_gnt_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:171.10-177.8" *) data_type_ex_i : data_type_q;
  assign \$verific$n1996$12364  = data_gnt_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:370.11-377.14" *) { \$verific$n2005$12366 [1], ex_valid_i } : CS;
  assign \$verific$n239$12323  = data_gnt_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:171.10-177.8" *) data_addr_int[1:0] : rdata_offset_q;
  assign \$verific$n2001$12365  = data_req_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:367.9-383.12" *) \$verific$n1996$12364  : CS;
  assign \$verific$n2010$12367  = data_gnt_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:401.13-413.16" *) { \$verific$n2005$12366 [1], ex_valid_i } : 2'h0;
  assign \$verific$n2013$12368  = data_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:415.13-418.16" *) 2'h0 : CS;
  assign \$verific$n242$12324  = data_gnt_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:171.10-177.8" *) data_sign_ext_ex_i : data_sign_ext_q;
  assign \$verific$n2017$12369  = data_req_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:398.11-419.14" *) \$verific$n2010$12367  : \$verific$n2013$12368 ;
  assign \$verific$n2035$12374  = ex_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:451.9-453.12" *) 2'h0 : CS;
  assign { data_addr_o[31:2], data_addr_int[1:0] } = addr_useincr_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:487.26-487.98" *) \$verific$n2057$12375  : operand_a_ex_i;
  assign { \$verific$n2032$12373 , \$verific$n2023$12370  } = data_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:430.9-445.12" *) { \$verific$n2026$12371 , \$verific$n2017$12369  } : { \$verific$n2029$12372 , CS };
  assign { \$verific$n2029$12372 , \$verific$n2026$12371  } = ex_valid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:443.11-444.30" *) 4'h4 : { CS, 2'h3 };
  assign { \$verific$n26$12311 , \$verific$n15$12309  } = data_misaligned_ex_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:119.9-131.12" *) { 4'h1, \$verific$n10$12308  } : { \$verific$n21$12310 , \$verific$n5$12307  };
  assign { \$verific$n920$12340 , \$verific$n787$12337 , \$verific$n654$12334 , \$verific$n521$12331  } = \$verific$n421$12170  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:243.9-248.84" *) { 16'h0000, data_rdata_i[7:0], rdata_q[31:24], 16'h0000, data_rdata_i[31:16], 16'h0000, data_rdata_i[23:8], 16'h0000, data_rdata_i[15:0] } : { \$verific$n887$12339 , \$verific$n754$12336 , \$verific$n621$12333 , \$verific$n488$12330  };
  assign { \$verific$n887$12339 , \$verific$n754$12336 , \$verific$n621$12333 , \$verific$n488$12330  } = \$verific$n438$12171  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:245.14-248.84" *) { 16'hffff, data_rdata_i[7:0], rdata_q[31:24], 16'hffff, data_rdata_i[31:16], 16'hffff, data_rdata_i[23:8], 16'hffff, data_rdata_i[15:0] } : { data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7:0], rdata_q[31:24], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31:16], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23:8], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15:0] };
  assign { \$verific$n1421$12352 , \$verific$n1304$12349 , \$verific$n1187$12346 , \$verific$n1070$12343  } = \$verific$n421$12170  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:288.9-293.71" *) { 24'h000000, data_rdata_i[31:24], 24'h000000, data_rdata_i[23:16], 24'h000000, data_rdata_i[15:8], 24'h000000, data_rdata_i[7:0] } : { \$verific$n1388$12351 , \$verific$n1271$12348 , \$verific$n1154$12345 , \$verific$n1037$12342  };
  assign { \$verific$n1388$12351 , \$verific$n1271$12348 , \$verific$n1154$12345 , \$verific$n1037$12342  } = \$verific$n438$12171  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:290.14-293.71" *) { 24'hffffff, data_rdata_i[31:24], 24'hffffff, data_rdata_i[23:16], 24'hffffff, data_rdata_i[15:8], 24'hffffff, data_rdata_i[7:0] } : { data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31], data_rdata_i[31:23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23], data_rdata_i[23:15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15], data_rdata_i[15:7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7], data_rdata_i[7:0] };
  assign \$verific$n2048$12285  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:474.14-474.41" *) data_addr_int[1:0];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:164.5-177.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) rdata_offset_q <= 2'h0;
    else rdata_offset_q <= \$verific$n239$12323 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:312.5-333.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) rdata_q <= 32'd0;
    else rdata_q <= \$verific$n1765$12361 ;
  assign \$verific$n2053$12289  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:471.7-482.14" *) \$auto$rtlil.cc:2465:ReduceOr$12478 ;
  assign \$auto$rtlil.cc:2465:ReduceOr$12478  = | { \$verific$n2051$12287 , \$verific$n2052$12288  };
  assign wdata_offset = data_addr_int[1:0] - (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_load_store_unit.sv:149.25-149.71" *) data_reg_offset_ex_i;
  assign data_addr_int[31:2] = data_addr_o[31:2];
  assign misaligned_st = data_misaligned_ex_i;
  assign data_addr_o[1:0] = data_addr_int[1:0];
  assign data_atop_o = data_atop_ex_i;
  assign data_wdata_o = data_wdata;
  assign data_be_o = data_be;
  assign data_we_o = data_we_ex_i;
  assign data_req_o = \$auto$bmuxmap.cc:84:execute$16871 ;
  assign lsu_ready_wb_o = \$auto$bmuxmap.cc:84:execute$16876 ;
  assign lsu_ready_ex_o = \$auto$bmuxmap.cc:84:execute$16881 ;
  assign \$verific$n31$12312  = \$auto$bmuxmap.cc:84:execute$16886 ;
  assign data_be = \$auto$bmuxmap.cc:84:execute$16891 ;
  assign data_wdata = \$auto$bmuxmap.cc:84:execute$16896 ;
  assign rdata_h_ext = \$auto$bmuxmap.cc:84:execute$16901 ;
  assign rdata_b_ext = \$auto$bmuxmap.cc:84:execute$16906 ;
  assign data_rdata_ext = \$auto$bmuxmap.cc:84:execute$16911 ;
  assign NS = \$auto$bmuxmap.cc:84:execute$16916 ;
  assign { \$verific$n21$12310 , \$verific$n5$12307 , \$verific$n10$12308  } = \$auto$bmuxmap.cc:84:execute$16921 ;
  assign rdata_w_ext = \$auto$bmuxmap.cc:84:execute$16926 ;
endmodule

(* keep =  1  *)
(* hdlname = "riscv_mult" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:30.8-30.18" *)
module \riscv_mult(SHARED_DSP_MULT=0) (clk, rst_n, enable_i, short_subword_i, is_clpx_i, clpx_img_i, multicycle_o, ready_o, ex_ready_i, operator_i, clpx_shift_i, result_o, short_signed_i, op_a_i, op_b_i, op_c_i, imm_i, dot_op_a_i, dot_op_b_i, dot_op_c_i, dot_signed_i
);
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16928 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16933 ;
  wire \$auto$bmuxmap.cc:84:execute$16936 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16938 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16943 ;
  wire \$auto$bmuxmap.cc:84:execute$16946 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16948 ;
  wire \$auto$bmuxmap.cc:84:execute$16951 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16953 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16958 ;
  wire \$auto$bmuxmap.cc:84:execute$16961 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16963 ;
  wire \$auto$bmuxmap.cc:84:execute$16966 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16968 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16973 ;
  wire \$auto$bmuxmap.cc:84:execute$16976 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$16978 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$16983 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$16986 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16988 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$16993 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$16996 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$16998 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17003 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17006 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$17008 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$17013 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$17016 ;
  wire [19:0] \$auto$bmuxmap.cc:84:execute$17018 ;
  wire [9:0] \$auto$bmuxmap.cc:84:execute$17023 ;
  wire [4:0] \$auto$bmuxmap.cc:84:execute$17026 ;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \$verific$mult_79$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:233$12772 ;
  wire [31:0] \$verific$n1128$12671 ;
  wire [31:0] \$verific$n1162$12672 ;
  wire [31:0] \$verific$n1196$12673 ;
  wire \$verific$n1335$12624 ;
  wire \$verific$n1372$12625 ;
  wire \$verific$n1623$12626 ;
  wire [31:0] \$verific$n1624$12680 ;
  wire [32:0] \$verific$n1724$12682 ;
  wire [31:0] \$verific$n2029$12692 ;
  wire [31:0] \$verific$n2095$12694 ;
  wire [1:0] \$verific$n2485$12698 ;
  wire [1:0] \$verific$n2486$12699 ;
  wire [33:0] \$verific$n314$12650 ;
  wire \$verific$n420$12598 ;
  wire \$verific$n421$12599 ;
  wire \$verific$n526$12603 ;
  wire \$verific$n527$12604 ;
  wire \$verific$n528$12605 ;
  wire [2:0] \$verific$n529$12657 ;
  wire [2:0] \$verific$n538$12659 ;
  wire \$verific$n576$12610 ;
  wire \$verific$n577$12611 ;
  wire \$verific$n580$12613 ;
  wire \$verific$n581$12614 ;
  wire \$verific$n70$12594 ;
  wire [31:0] \$verific$n722$12664 ;
  (* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \$verific$n755$12665 ;
  (* unused_bits = "0" *)
  wire \$verific$shift_right_141$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:295$12828 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:245.16-245.27" *)
  wire [31:0] accumulator;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:35.23-35.26" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:59.23-59.33" *)
  input clpx_img_i;
  wire clpx_img_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:58.23-58.35" *)
  input [1:0] clpx_shift_i;
  wire [1:0] clpx_shift_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:246.16-246.33" *)
  wire [15:0] clpx_shift_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:243.16-243.31" *)
  wire [31:0] dot_char_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:54.23-54.33" *)
  input [31:0] dot_op_a_i;
  wire [31:0] dot_op_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:55.23-55.33" *)
  input [31:0] dot_op_b_i;
  wire [31:0] dot_op_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:56.23-56.33" *)
  input [31:0] dot_op_c_i;
  wire [31:0] dot_op_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:244.16-244.32" *)
  (* unused_bits = "32" *)
  wire [32:0] dot_short_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:53.23-53.35" *)
  input [1:0] dot_signed_i;
  wire [1:0] dot_signed_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:38.23-38.31" *)
  input enable_i;
  wire enable_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:65.23-65.33" *)
  input ex_ready_i;
  wire ex_ready_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:253.27-253.39" *)
  wire [17:0] \genblk1.dot_char_mul[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:253.27-253.39" *)
  wire [17:0] \genblk1.dot_char_mul[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:253.27-253.39" *)
  wire [17:0] \genblk1.dot_char_mul[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:253.27-253.39" *)
  wire [17:0] \genblk1.dot_char_mul[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:251.27-251.40" *)
  wire [8:0] \genblk1.dot_char_op_a[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:251.27-251.40" *)
  wire [8:0] \genblk1.dot_char_op_a[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:251.27-251.40" *)
  wire [8:0] \genblk1.dot_char_op_a[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:251.27-251.40" *)
  wire [8:0] \genblk1.dot_char_op_a[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:252.27-252.40" *)
  wire [8:0] \genblk1.dot_char_op_b[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:252.27-252.40" *)
  wire [8:0] \genblk1.dot_char_op_b[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:252.27-252.40" *)
  wire [8:0] \genblk1.dot_char_op_b[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:252.27-252.40" *)
  wire [8:0] \genblk1.dot_char_op_b[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:257.27-257.40" *)
  (* unused_bits = "32 33" *)
  wire [33:0] \genblk1.dot_short_mul[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:257.27-257.40" *)
  (* unused_bits = "32 33" *)
  wire [33:0] \genblk1.dot_short_mul[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:255.27-255.41" *)
  wire [16:0] \genblk1.dot_short_op_a[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:255.27-255.41" *)
  wire [16:0] \genblk1.dot_short_op_a[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:258.27-258.47" *)
  wire [16:0] \genblk1.dot_short_op_a_1_neg ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:256.27-256.41" *)
  wire [16:0] \genblk1.dot_short_op_b[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:256.27-256.41" *)
  wire [16:0] \genblk1.dot_short_op_b[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:259.27-259.45" *)
  wire [31:0] \genblk1.dot_short_op_b_ext ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:49.23-49.28" *)
  input [4:0] imm_i;
  wire [4:0] imm_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:226.16-226.26" *)
  wire int_is_msu;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:222.16-222.28" *)
  wire [31:0] int_op_a_msu;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:223.16-223.28" *)
  wire [31:0] int_op_b_msu;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:224.16-224.26" *)
  wire [31:0] int_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:57.23-57.32" *)
  input is_clpx_i;
  wire is_clpx_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:101.56-101.63" *)
  reg [2:0] mulh_CS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:101.65-101.72" *)
  wire [2:0] mulh_NS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:96.16-96.27" *)
  wire mulh_active;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:95.16-95.28" *)
  reg mulh_carry_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:98.16-98.31" *)
  wire mulh_clearcarry;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:91.16-91.24" *)
  wire [4:0] mulh_imm;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:99.16-99.26" *)
  wire mulh_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:97.16-97.25" *)
  wire mulh_save;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:94.16-94.32" *)
  wire mulh_shift_arith;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:93.16-93.27" *)
  wire [1:0] mulh_signed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:92.16-92.28" *)
  wire [1:0] mulh_subword;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:63.23-63.35" *)
  output multicycle_o;
  wire multicycle_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:45.23-45.29" *)
  input [31:0] op_a_i;
  wire [31:0] op_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:46.23-46.29" *)
  input [31:0] op_b_i;
  wire [31:0] op_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:47.23-47.29" *)
  input [31:0] op_c_i;
  wire [31:0] op_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:39.23-39.33" *)
  input [2:0] operator_i;
  wire [2:0] operator_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:64.23-64.30" *)
  output ready_o;
  wire ready_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:61.23-61.31" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:36.23-36.28" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:87.16-87.25" *)
  wire [4:0] short_imm;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:80.16-80.25" *)
  wire [33:0] short_mac;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:85.16-85.30" *)
  wire short_mac_msb0;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:84.16-84.30" *)
  wire short_mac_msb1;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:79.16-79.25" *)
  wire [33:0] short_mul;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:76.16-76.26" *)
  wire [16:0] short_op_a;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:77.16-77.26" *)
  wire [16:0] short_op_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:78.16-78.26" *)
  wire [32:0] short_op_c;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:82.16-82.28" *)
  (* unused_bits = "32 33" *)
  wire [33:0] short_result;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:81.16-81.27" *)
  wire [31:0] short_round;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:81.29-81.44" *)
  (* unused_bits = "0" *)
  wire [31:0] short_round_tmp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:90.16-90.33" *)
  wire short_shift_arith;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:89.16-89.28" *)
  wire [1:0] short_signed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:43.23-43.37" *)
  input [1:0] short_signed_i;
  wire [1:0] short_signed_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:88.16-88.29" *)
  wire [1:0] short_subword;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:42.23-42.38" *)
  input short_subword_i;
  wire short_subword_i;
  assign \$auto$bmuxmap.cc:84:execute$16928 [0] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : \$verific$n528$12605 ;
  assign \$auto$bmuxmap.cc:84:execute$16928 [1] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16928 [2] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16928 [3] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16933 [0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16928 [1] : \$auto$bmuxmap.cc:84:execute$16928 [0];
  assign \$auto$bmuxmap.cc:84:execute$16933 [1] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16928 [3] : \$auto$bmuxmap.cc:84:execute$16928 [2];
  assign \$auto$bmuxmap.cc:84:execute$16936  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16933 [1] : \$auto$bmuxmap.cc:84:execute$16933 [0];
  assign \$auto$bmuxmap.cc:84:execute$16938 [0] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16938 [1] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16938 [2] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16938 [3] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16943 [0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16938 [1] : \$auto$bmuxmap.cc:84:execute$16938 [0];
  assign \$auto$bmuxmap.cc:84:execute$16943 [1] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16938 [3] : \$auto$bmuxmap.cc:84:execute$16938 [2];
  assign \$auto$bmuxmap.cc:84:execute$16946  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16943 [1] : \$auto$bmuxmap.cc:84:execute$16943 [0];
  assign \$auto$bmuxmap.cc:84:execute$16948 [0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16948 [1] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16951  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16948 [1] : \$auto$bmuxmap.cc:84:execute$16948 [0];
  assign \$auto$bmuxmap.cc:84:execute$16953 [0] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16953 [1] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16953 [2] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16953 [3] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16958 [0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16953 [1] : \$auto$bmuxmap.cc:84:execute$16953 [0];
  assign \$auto$bmuxmap.cc:84:execute$16958 [1] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16953 [3] : \$auto$bmuxmap.cc:84:execute$16953 [2];
  assign \$auto$bmuxmap.cc:84:execute$16961  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16958 [1] : \$auto$bmuxmap.cc:84:execute$16958 [0];
  assign \$auto$bmuxmap.cc:84:execute$16963 [0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16963 [1] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16966  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16963 [1] : \$auto$bmuxmap.cc:84:execute$16963 [0];
  assign \$auto$bmuxmap.cc:84:execute$16968 [0] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$16968 [1] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16968 [2] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16968 [3] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 1'h1 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$16973 [0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16968 [1] : \$auto$bmuxmap.cc:84:execute$16968 [0];
  assign \$auto$bmuxmap.cc:84:execute$16973 [1] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16968 [3] : \$auto$bmuxmap.cc:84:execute$16968 [2];
  assign \$auto$bmuxmap.cc:84:execute$16976  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16973 [1] : \$auto$bmuxmap.cc:84:execute$16973 [0];
  assign \$auto$bmuxmap.cc:84:execute$16978 [31:0] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:316.5-337.12" *) int_result : int_result;
  assign \$auto$bmuxmap.cc:84:execute$16978 [63:32] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:316.5-337.12" *) short_result[31:0] : short_result[31:0];
  assign \$auto$bmuxmap.cc:84:execute$16978 [95:64] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:316.5-337.12" *) \$verific$n2095$12694  : dot_char_result;
  assign \$auto$bmuxmap.cc:84:execute$16978 [127:96] = operator_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:316.5-337.12" *) 32'd0 : short_result[31:0];
  assign \$auto$bmuxmap.cc:84:execute$16983 [31:0] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:316.5-337.12" *) \$auto$bmuxmap.cc:84:execute$16978 [63:32] : \$auto$bmuxmap.cc:84:execute$16978 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16983 [63:32] = operator_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:316.5-337.12" *) \$auto$bmuxmap.cc:84:execute$16978 [127:96] : \$auto$bmuxmap.cc:84:execute$16978 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$16986  = operator_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:316.5-337.12" *) \$auto$bmuxmap.cc:84:execute$16983 [63:32] : \$auto$bmuxmap.cc:84:execute$16983 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$16988 [1:0] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16988 [3:2] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) { 1'h0, short_signed_i[0] } : { short_signed_i[1], 1'h0 };
  assign \$auto$bmuxmap.cc:84:execute$16988 [5:4] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 2'h0 : short_signed_i;
  assign \$auto$bmuxmap.cc:84:execute$16988 [7:6] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16993 [1:0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16988 [3:2] : \$auto$bmuxmap.cc:84:execute$16988 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16993 [3:2] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16988 [7:6] : \$auto$bmuxmap.cc:84:execute$16988 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$16996  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16993 [3:2] : \$auto$bmuxmap.cc:84:execute$16993 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$16998 [1:0] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$16998 [3:2] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 2'h1 : 2'h2;
  assign \$auto$bmuxmap.cc:84:execute$16998 [5:4] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 2'h0 : 2'h3;
  assign \$auto$bmuxmap.cc:84:execute$16998 [7:6] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 2'h0 : 2'h0;
  assign \$auto$bmuxmap.cc:84:execute$17003 [1:0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16998 [3:2] : \$auto$bmuxmap.cc:84:execute$16998 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$17003 [3:2] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$16998 [7:6] : \$auto$bmuxmap.cc:84:execute$16998 [5:4];
  assign \$auto$bmuxmap.cc:84:execute$17006  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$17003 [3:2] : \$auto$bmuxmap.cc:84:execute$17003 [1:0];
  assign \$auto$bmuxmap.cc:84:execute$17008 [2:0] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 3'h2 : \$verific$n529$12657 ;
  assign \$auto$bmuxmap.cc:84:execute$17008 [5:3] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 3'h4 : 3'h3;
  assign \$auto$bmuxmap.cc:84:execute$17008 [8:6] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) mulh_CS : \$verific$n538$12659 ;
  assign \$auto$bmuxmap.cc:84:execute$17008 [11:9] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) mulh_CS : mulh_CS;
  assign \$auto$bmuxmap.cc:84:execute$17013 [2:0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$17008 [5:3] : \$auto$bmuxmap.cc:84:execute$17008 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$17013 [5:3] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$17008 [11:9] : \$auto$bmuxmap.cc:84:execute$17008 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$17016  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$17013 [5:3] : \$auto$bmuxmap.cc:84:execute$17013 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$17018 [4:0] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 5'h10 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$17018 [9:5] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 5'h10 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$17018 [14:10] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$17018 [19:15] = mulh_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) 5'h00 : 5'h00;
  assign \$auto$bmuxmap.cc:84:execute$17023 [4:0] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$17018 [9:5] : \$auto$bmuxmap.cc:84:execute$17018 [4:0];
  assign \$auto$bmuxmap.cc:84:execute$17023 [9:5] = mulh_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$17018 [19:15] : \$auto$bmuxmap.cc:84:execute$17018 [14:10];
  assign \$auto$bmuxmap.cc:84:execute$17026  = mulh_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:145.5-202.12" *) \$auto$bmuxmap.cc:84:execute$17023 [9:5] : \$auto$bmuxmap.cc:84:execute$17023 [4:0];
  assign \$verific$n1128$12671  = { \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0] [17], \genblk1.dot_char_mul[0]  } + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:276.35-276.86" *) { \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1] [17], \genblk1.dot_char_mul[1]  };
  assign \$verific$n1162$12672  = \$verific$n1128$12671  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:276.35-277.59" *) { \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2] [17], \genblk1.dot_char_mul[2]  };
  assign \$verific$n1196$12673  = \$verific$n1162$12672  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:276.35-277.86" *) { \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3] [17], \genblk1.dot_char_mul[3]  };
  assign dot_char_result = \$verific$n1196$12673  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:276.35-278.54" *) dot_op_c_i;
  assign \$verific$n1724$12682  = { \genblk1.dot_short_mul[0] [31], \genblk1.dot_short_mul[0] [31:0] } + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:294.36-294.101" *) { \genblk1.dot_short_mul[1] [31], \genblk1.dot_short_mul[1] [31:0] };
  assign dot_short_result = \$verific$n1724$12682  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:294.36-294.124" *) { accumulator[31], accumulator };
  assign \$verific$n314$12650  = { short_op_c[32], short_op_c[32], op_c_i } + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:117.29-117.69" *) short_mul;
  assign short_mac = \$verific$n314$12650  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:117.29-117.92" *) { 3'h0, short_round[30:0] };
  assign \$verific$n722$12664  = op_c_i + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:233.23-233.62" *) int_op_b_msu;
  assign int_result = \$verific$n722$12664  + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:233.23-233.104" *) \$verific$n755$12665 [31:0];
  assign \$verific$n1624$12680  = { \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1]  } & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:292.49-292.87" *) { \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626 , \$verific$n1623$12626  };
  assign \$verific$n2485$12698  = { dot_signed_i[0], dot_signed_i[0] } & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:286.120-286.152" *) { dot_op_b_i[31], dot_op_b_i[15] };
  assign \$verific$n2486$12699  = { dot_signed_i[0], dot_signed_i[0] } & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:285.120-285.152" *) { dot_op_b_i[15], dot_op_b_i[31] };
  assign int_op_b_msu = op_b_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:231.25-231.50" *) { int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu };
  assign \$verific$n526$12603  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:150.13-150.34" *) 3'h6;
  assign \$verific$n70$12594  = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:105.24-105.46" *) 3'h3;
  assign int_is_msu = operator_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:228.23-228.48" *) 3'h1;
  assign \$verific$n1623$12626  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:283.76-283.87" *) clpx_img_i;
  assign \$verific$n1335$12624  = is_clpx_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:283.63-283.88" *) \$verific$n1623$12626 ;
  assign \$verific$n1372$12625  = is_clpx_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:285.36-285.60" *) clpx_img_i;
  assign short_op_a[16] = short_signed[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:111.29-111.61" *) short_op_a[15];
  assign short_op_b[16] = short_signed[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:112.29-112.61" *) short_op_b[15];
  assign short_op_c[32] = mulh_active ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:114.29-114.92" *) mulh_carry_q : op_c_i[31];
  assign \$verific$n528$12605  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:150.9-153.12" *) \$verific$n527$12604 ;
  assign \$verific$n420$12598  = short_shift_arith & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:120.38-120.72" *) short_mac_msb1;
  assign \$verific$n421$12599  = short_shift_arith & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:120.74-120.108" *) short_mac_msb0;
  assign short_shift_arith = mulh_active ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:126.30-126.80" *) mulh_shift_arith : short_signed_i[0];
  assign short_mac_msb1 = mulh_active ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:128.30-128.73" *) short_mac[33] : short_mac[31];
  assign short_mac_msb0 = mulh_active ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:129.30-129.73" *) short_mac[32] : short_mac[31];
  assign \$verific$n527$12604  = \$verific$n526$12603  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:150.13-150.46" *) enable_i;
  assign \$verific$n576$12610  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:215.25-215.41" *) mulh_clearcarry;
  assign \$verific$n577$12611  = \$verific$n576$12610  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:215.25-215.57" *) short_mac[32];
  assign \$verific$n580$12613  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:216.12-217.30" *) 1'h0 : mulh_carry_q;
  assign \$verific$n581$12614  = mulh_save ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:214.7-217.30" *) \$verific$n577$12611  : \$verific$n580$12613 ;
  assign \genblk1.dot_char_op_a[0] [8] = dot_signed_i[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:261.36-261.68" *) dot_op_a_i[7];
  assign \genblk1.dot_char_op_a[1] [8] = dot_signed_i[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:262.36-262.68" *) dot_op_a_i[15];
  assign \genblk1.dot_char_op_a[2] [8] = dot_signed_i[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:263.36-263.68" *) dot_op_a_i[23];
  assign \genblk1.dot_char_op_a[3] [8] = dot_signed_i[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:264.36-264.68" *) dot_op_a_i[31];
  assign \genblk1.dot_char_op_b[0] [8] = dot_signed_i[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:266.36-266.68" *) dot_op_b_i[7];
  assign \genblk1.dot_char_op_b[1] [8] = dot_signed_i[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:267.36-267.68" *) dot_op_b_i[15];
  assign \genblk1.dot_char_op_b[2] [8] = dot_signed_i[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:268.36-268.68" *) dot_op_b_i[23];
  assign \genblk1.dot_char_op_b[3] [8] = dot_signed_i[0] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:269.36-269.68" *) dot_op_b_i[31];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:207.5-218.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mulh_CS <= 3'h0;
    else mulh_CS <= mulh_NS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:207.5-218.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) mulh_carry_q <= 1'h0;
    else mulh_carry_q <= \$verific$n581$12614 ;
  assign \genblk1.dot_char_mul[1]  = $signed({ \genblk1.dot_char_op_a[1] [8], dot_op_a_i[15:8] }) * (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:272.35-272.88" *) $signed({ \genblk1.dot_char_op_b[1] [8], dot_op_b_i[15:8] });
  assign \genblk1.dot_char_mul[2]  = $signed({ \genblk1.dot_char_op_a[2] [8], dot_op_a_i[23:16] }) * (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:273.35-273.88" *) $signed({ \genblk1.dot_char_op_b[2] [8], dot_op_b_i[23:16] });
  assign \genblk1.dot_char_mul[3]  = $signed({ \genblk1.dot_char_op_a[3] [8], dot_op_a_i[31:24] }) * (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:274.35-274.88" *) $signed({ \genblk1.dot_char_op_b[3] [8], dot_op_b_i[31:24] });
  assign \genblk1.dot_short_mul[0]  = $signed({ \genblk1.dot_char_op_a[1] [8], dot_op_a_i[15:0] }) * (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:288.36-288.91" *) $signed(\genblk1.dot_short_op_b[0] );
  assign \genblk1.dot_short_mul[1]  = $signed(\genblk1.dot_short_op_a_1_neg ) * (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:289.36-289.94" *) $signed(\genblk1.dot_short_op_b[1] );
  assign short_mul = $signed(short_op_a) * (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:116.29-116.70" *) $signed(short_op_b);
  assign { \$verific$mult_79$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:233$12772 , \$verific$n755$12665 [31:0] } = $signed(int_op_a_msu) * (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:233.65-233.104" *) $signed(op_b_i);
  assign \genblk1.dot_char_mul[0]  = $signed({ \genblk1.dot_char_op_a[0] [8], dot_op_a_i[7:0] }) * (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:271.35-271.88" *) $signed({ \genblk1.dot_char_op_b[0] [8], dot_op_b_i[7:0] });
  assign short_op_b[15:0] = short_subword[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:109.29-109.76" *) op_b_i[31:16] : op_b_i[15:0];
  assign \genblk1.dot_short_op_b[0]  = \$verific$n1372$12625  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:285.36-285.172" *) { \$verific$n2486$12699 [0], dot_op_b_i[31:16] } : { \$verific$n2486$12699 [1], dot_op_b_i[15:0] };
  assign \genblk1.dot_short_op_b[1]  = \$verific$n1372$12625  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:286.36-286.172" *) { \$verific$n2485$12698 [0], dot_op_b_i[15:0] } : { \$verific$n2485$12698 [1], dot_op_b_i[31:16] };
  assign accumulator = is_clpx_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:292.37-292.109" *) \$verific$n1624$12680  : dot_op_c_i;
  assign \$verific$n2029$12692  = clpx_img_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:324.11-330.14" *) { clpx_shift_result, dot_op_c_i[15:0] } : { dot_op_c_i[31:16], clpx_shift_result };
  assign \$verific$n2095$12694  = is_clpx_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:323.9-333.12" *) \$verific$n2029$12692  : dot_short_result[31:0];
  assign short_imm = mulh_active ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:123.30-123.68" *) mulh_imm : imm_i;
  assign short_subword = mulh_active ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:124.30-124.83" *) mulh_subword : { short_subword_i, short_subword_i };
  assign short_signed = mulh_active ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:125.30-125.77" *) mulh_signed : short_signed_i;
  assign \$verific$n529$12657  = \$verific$n527$12604  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:150.9-153.12" *) 3'h1 : mulh_CS;
  assign \$verific$n538$12659  = ex_ready_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:199.9-200.26" *) 3'h0 : mulh_CS;
  assign short_round[30:0] = \$verific$n70$12594  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:105.24-105.83" *) short_round_tmp[31:1] : 31'h00000000;
  assign short_op_a[15:0] = short_subword[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:108.29-108.76" *) op_a_i[31:16] : op_a_i[15:0];
  assign short_round_tmp = 32'd1 << (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:104.28-104.51" *) imm_i;
  assign { \$verific$shift_right_141$/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:295$12828 , clpx_shift_result } = $signed(dot_short_result[31:15]) >>> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:295.36-295.83" *) clpx_shift_i;
  assign short_result = $signed({ \$verific$n420$12598 , \$verific$n421$12599 , short_mac[31:0] }) >>> (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:120.29-120.141" *) short_imm;
  assign \genblk1.dot_short_op_a_1_neg  = { \genblk1.dot_char_op_a[3] [8], dot_op_a_i[31:16] } ^ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:283.39-283.90" *) { \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624 , \$verific$n1335$12624  };
  assign int_op_a_msu = op_a_i ^ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_mult.sv:230.25-230.50" *) { int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu, int_is_msu };
  assign short_round[31] = 1'h0;
  assign short_op_c[31:0] = op_c_i;
  assign \genblk1.dot_short_op_b_ext  = { \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1] [16], \genblk1.dot_short_op_b[1]  };
  assign \genblk1.dot_short_op_a[0]  = { \genblk1.dot_char_op_a[1] [8], dot_op_a_i[15:0] };
  assign \genblk1.dot_short_op_a[1]  = { \genblk1.dot_char_op_a[3] [8], dot_op_a_i[31:16] };
  assign \genblk1.dot_char_op_b[0] [7:0] = dot_op_b_i[7:0];
  assign \genblk1.dot_char_op_b[1] [7:0] = dot_op_b_i[15:8];
  assign \genblk1.dot_char_op_b[2] [7:0] = dot_op_b_i[23:16];
  assign \genblk1.dot_char_op_b[3] [7:0] = dot_op_b_i[31:24];
  assign \genblk1.dot_char_op_a[0] [7:0] = dot_op_a_i[7:0];
  assign \genblk1.dot_char_op_a[1] [7:0] = dot_op_a_i[15:8];
  assign \genblk1.dot_char_op_a[2] [7:0] = dot_op_a_i[23:16];
  assign \genblk1.dot_char_op_a[3] [7:0] = dot_op_a_i[31:24];
  assign ready_o = mulh_ready;
  assign mulh_ready = \$auto$bmuxmap.cc:84:execute$16936 ;
  assign multicycle_o = \$auto$bmuxmap.cc:84:execute$16946 ;
  assign mulh_save = \$auto$bmuxmap.cc:84:execute$16951 ;
  assign mulh_clearcarry = \$auto$bmuxmap.cc:84:execute$16961 ;
  assign mulh_shift_arith = \$auto$bmuxmap.cc:84:execute$16966 ;
  assign mulh_active = \$auto$bmuxmap.cc:84:execute$16976 ;
  assign result_o = \$auto$bmuxmap.cc:84:execute$16986 ;
  assign mulh_signed = \$auto$bmuxmap.cc:84:execute$16996 ;
  assign mulh_subword = \$auto$bmuxmap.cc:84:execute$17006 ;
  assign mulh_NS = \$auto$bmuxmap.cc:84:execute$17016 ;
  assign mulh_imm = \$auto$bmuxmap.cc:84:execute$17026 ;
endmodule

(* hdlname = "riscv_prefetch_buffer" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:27.8-27.29" *)
module riscv_prefetch_buffer(clk, rst_n, req_i, branch_i, hwloop_i, hwlp_branch_o, ready_i, valid_o, is_hwlp_o, instr_req_o, instr_gnt_i, instr_rvalid_i, instr_err_pmp_i, fetch_failed_o, busy_o, instr_addr_o, instr_rdata_i, addr_i, hwloop_target_i, rdata_o, addr_o
);
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17028 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17033 ;
  wire \$auto$bmuxmap.cc:84:execute$17036 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17038 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17043 ;
  wire \$auto$bmuxmap.cc:84:execute$17046 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17048 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17053 ;
  wire \$auto$bmuxmap.cc:84:execute$17056 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17058 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17063 ;
  wire \$auto$bmuxmap.cc:84:execute$17066 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17068 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17073 ;
  wire \$auto$bmuxmap.cc:84:execute$17076 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17078 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17083 ;
  wire \$auto$bmuxmap.cc:84:execute$17086 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17088 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17093 ;
  wire \$auto$bmuxmap.cc:84:execute$17096 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17098 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17103 ;
  wire \$auto$bmuxmap.cc:84:execute$17106 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17108 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17113 ;
  wire \$auto$bmuxmap.cc:84:execute$17116 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$17118 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$17123 ;
  wire \$auto$bmuxmap.cc:84:execute$17126 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$17128 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$17133 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$17136 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$17138 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$17143 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$17146 ;
  wire [11:0] \$auto$bmuxmap.cc:84:execute$17148 ;
  wire [5:0] \$auto$bmuxmap.cc:84:execute$17153 ;
  wire [2:0] \$auto$bmuxmap.cc:84:execute$17156 ;
  wire \$verific$n1000$12992 ;
  wire \$verific$n1002$12993 ;
  wire \$verific$n1003$12994 ;
  wire [2:0] \$verific$n1004$13034 ;
  wire [31:0] \$verific$n1075$13036 ;
  wire [31:0] \$verific$n1108$13037 ;
  wire [2:0] \$verific$n1150$13038 ;
  wire \$verific$n1248$12996 ;
  wire \$verific$n1249$12997 ;
  wire [31:0] \$verific$n1250$13043 ;
  wire [31:0] \$verific$n1316$13045 ;
  wire \$verific$n146$12958 ;
  wire \$verific$n148$12960 ;
  wire \$verific$n149$12961 ;
  wire \$verific$n150$12962 ;
  wire \$verific$n151$12963 ;
  (* unused_bits = "1" *)
  wire [1:0] \$verific$n152$13000 ;
  wire [2:0] \$verific$n155$13001 ;
  wire [2:0] \$verific$n160$13002 ;
  wire \$verific$n164$12964 ;
  wire \$verific$n166$12965 ;
  wire [2:0] \$verific$n167$13003 ;
  wire \$verific$n171$12966 ;
  wire \$verific$n172$12967 ;
  wire [2:0] \$verific$n174$13004 ;
  wire \$verific$n178$12968 ;
  wire [2:0] \$verific$n179$13005 ;
  wire \$verific$n184$12969 ;
  wire \$verific$n185$12970 ;
  wire \$verific$n186$12971 ;
  (* unused_bits = "1" *)
  wire [1:0] \$verific$n187$13006 ;
  wire [2:0] \$verific$n191$13007 ;
  wire \$verific$n195$12972 ;
  wire [2:0] \$verific$n197$13008 ;
  wire [2:0] \$verific$n202$13009 ;
  wire \$verific$n206$12973 ;
  wire \$verific$n352$12974 ;
  wire [31:0] \$verific$n386$13016 ;
  wire \$verific$n4$12956 ;
  wire [31:0] \$verific$n419$13017 ;
  wire \$verific$n452$12975 ;
  wire \$verific$n453$12976 ;
  wire \$verific$n455$12977 ;
  wire \$verific$n456$12978 ;
  (* unused_bits = "1" *)
  wire [1:0] \$verific$n459$13018 ;
  wire [2:0] \$verific$n462$13019 ;
  wire \$verific$n468$12979 ;
  wire [2:0] \$verific$n469$13020 ;
  wire [31:0] \$verific$n511$13022 ;
  wire \$verific$n546$12981 ;
  wire [2:0] \$verific$n547$13023 ;
  wire \$verific$n584$12982 ;
  wire [31:0] \$verific$n685$13026 ;
  wire [31:0] \$verific$n720$13027 ;
  wire \$verific$n753$12983 ;
  wire \$verific$n754$12984 ;
  wire [31:0] \$verific$n895$13028 ;
  wire [31:0] \$verific$n928$13029 ;
  wire \$verific$n963$12985 ;
  wire \$verific$n964$12986 ;
  wire \$verific$n974$12987 ;
  wire [2:0] \$verific$n977$13030 ;
  wire \$verific$n981$12988 ;
  wire [2:0] \$verific$n982$13031 ;
  wire \$verific$n986$12989 ;
  wire \$verific$n989$12990 ;
  wire \$verific$n990$12991 ;
  wire [2:0] \$verific$n991$13032 ;
  wire [2:0] \$verific$n996$13033 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:60.76-60.78" *)
  reg [2:0] CS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:60.80-60.82" *)
  wire [2:0] NS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:35.23-35.29" *)
  input [31:0] addr_i;
  wire [31:0] addr_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:44.23-44.29" *)
  output [31:0] addr_o;
  wire [31:0] addr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:65.16-65.26" *)
  wire addr_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:34.23-34.31" *)
  input branch_i;
  wire branch_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:57.23-57.29" *)
  output busy_o;
  wire busy_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:29.23-29.26" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:63.30-63.40" *)
  wire [31:0] fetch_addr;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:54.23-54.37" *)
  output fetch_failed_o;
  wire fetch_failed_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:64.16-64.29" *)
  wire fetch_is_hwlp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:69.16-69.26" *)
  wire fifo_clear;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:70.16-70.25" *)
  wire fifo_hwlp;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:68.16-68.26" *)
  wire fifo_ready;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:67.16-67.26" *)
  wire fifo_valid;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:37.23-37.31" *)
  input hwloop_i;
  wire hwloop_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:73.42-73.60" *)
  wire hwloop_speculative;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:38.23-38.38" *)
  input [31:0] hwloop_target_i;
  wire [31:0] hwloop_target_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:61.111-61.118" *)
  reg [2:0] hwlp_CS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:61.120-61.127" *)
  wire [2:0] hwlp_NS;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:73.29-73.40" *)
  wire hwlp_branch;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:39.23-39.36" *)
  output hwlp_branch_o;
  wire hwlp_branch_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:73.16-73.27" *)
  wire hwlp_masked;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:50.23-50.35" *)
  output [31:0] instr_addr_o;
  wire [31:0] instr_addr_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:63.16-63.28" *)
  reg [31:0] instr_addr_q;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:53.23-53.38" *)
  input instr_err_pmp_i;
  wire instr_err_pmp_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:49.23-49.34" *)
  input instr_gnt_i;
  wire instr_gnt_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:51.23-51.36" *)
  input [31:0] instr_rdata_i;
  wire [31:0] instr_rdata_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:48.23-48.34" *)
  output instr_req_o;
  wire instr_req_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:52.23-52.37" *)
  input instr_rvalid_i;
  wire instr_rvalid_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:45.23-45.32" *)
  output is_hwlp_o;
  wire is_hwlp_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:43.23-43.30" *)
  output [31:0] rdata_o;
  wire [31:0] rdata_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:41.23-41.30" *)
  input ready_i;
  wire ready_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:32.23-32.28" *)
  input req_i;
  wire req_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:30.23-30.28" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:74.16-74.39" *)
  wire unaligned_is_compressed;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:42.23-42.30" *)
  output valid_o;
  wire valid_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:72.16-72.28" *)
  wire valid_stored;
  assign \$auto$bmuxmap.cc:84:execute$17028 [0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h1 : \$verific$n456$12978 ;
  assign \$auto$bmuxmap.cc:84:execute$17028 [1] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) instr_rvalid_i : \$verific$n1000$12992 ;
  assign \$auto$bmuxmap.cc:84:execute$17028 [2] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : branch_i;
  assign \$auto$bmuxmap.cc:84:execute$17028 [3] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17033 [0] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17028 [1] : \$auto$bmuxmap.cc:84:execute$17028 [0];
  assign \$auto$bmuxmap.cc:84:execute$17033 [1] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17028 [3] : \$auto$bmuxmap.cc:84:execute$17028 [2];
  assign \$auto$bmuxmap.cc:84:execute$17036  = CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17033 [1] : \$auto$bmuxmap.cc:84:execute$17033 [0];
  assign \$auto$bmuxmap.cc:84:execute$17038 [0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17038 [1] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17038 [2] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : \$verific$n546$12981 ;
  assign \$auto$bmuxmap.cc:84:execute$17038 [3] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17043 [0] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17038 [1] : \$auto$bmuxmap.cc:84:execute$17038 [0];
  assign \$auto$bmuxmap.cc:84:execute$17043 [1] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17038 [3] : \$auto$bmuxmap.cc:84:execute$17038 [2];
  assign \$auto$bmuxmap.cc:84:execute$17046  = CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17043 [1] : \$auto$bmuxmap.cc:84:execute$17043 [0];
  assign \$auto$bmuxmap.cc:84:execute$17048 [0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$verific$n753$12983  : \$verific$n456$12978 ;
  assign \$auto$bmuxmap.cc:84:execute$17048 [1] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$verific$n584$12982  : \$verific$n1002$12993 ;
  assign \$auto$bmuxmap.cc:84:execute$17048 [2] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : branch_i;
  assign \$auto$bmuxmap.cc:84:execute$17048 [3] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17053 [0] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17048 [1] : \$auto$bmuxmap.cc:84:execute$17048 [0];
  assign \$auto$bmuxmap.cc:84:execute$17053 [1] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17048 [3] : \$auto$bmuxmap.cc:84:execute$17048 [2];
  assign \$auto$bmuxmap.cc:84:execute$17056  = CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17053 [1] : \$auto$bmuxmap.cc:84:execute$17053 [0];
  assign \$auto$bmuxmap.cc:84:execute$17058 [0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17058 [1] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : instr_rvalid_i;
  assign \$auto$bmuxmap.cc:84:execute$17058 [2] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17058 [3] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17063 [0] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17058 [1] : \$auto$bmuxmap.cc:84:execute$17058 [0];
  assign \$auto$bmuxmap.cc:84:execute$17063 [1] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17058 [3] : \$auto$bmuxmap.cc:84:execute$17058 [2];
  assign \$auto$bmuxmap.cc:84:execute$17066  = CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17063 [1] : \$auto$bmuxmap.cc:84:execute$17063 [0];
  assign \$auto$bmuxmap.cc:84:execute$17068 [0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$verific$n754$12984  : \$verific$n468$12979 ;
  assign \$auto$bmuxmap.cc:84:execute$17068 [1] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : \$verific$n1003$12994 ;
  assign \$auto$bmuxmap.cc:84:execute$17068 [2] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17068 [3] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17073 [0] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17068 [1] : \$auto$bmuxmap.cc:84:execute$17068 [0];
  assign \$auto$bmuxmap.cc:84:execute$17073 [1] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17068 [3] : \$auto$bmuxmap.cc:84:execute$17068 [2];
  assign \$auto$bmuxmap.cc:84:execute$17076  = CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17073 [1] : \$auto$bmuxmap.cc:84:execute$17073 [0];
  assign \$auto$bmuxmap.cc:84:execute$17078 [0] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h1 : \$verific$n166$12965 ;
  assign \$auto$bmuxmap.cc:84:execute$17078 [1] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17078 [2] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h1 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17078 [3] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17083 [0] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17078 [1] : \$auto$bmuxmap.cc:84:execute$17078 [0];
  assign \$auto$bmuxmap.cc:84:execute$17083 [1] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17078 [3] : \$auto$bmuxmap.cc:84:execute$17078 [2];
  assign \$auto$bmuxmap.cc:84:execute$17086  = hwlp_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17083 [1] : \$auto$bmuxmap.cc:84:execute$17083 [0];
  assign \$auto$bmuxmap.cc:84:execute$17088 [0] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) ready_i : \$verific$n172$12967 ;
  assign \$auto$bmuxmap.cc:84:execute$17088 [1] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : \$verific$n195$12972 ;
  assign \$auto$bmuxmap.cc:84:execute$17088 [2] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$verific$n178$12968  : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$17088 [3] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17093 [0] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17088 [1] : \$auto$bmuxmap.cc:84:execute$17088 [0];
  assign \$auto$bmuxmap.cc:84:execute$17093 [1] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17088 [3] : \$auto$bmuxmap.cc:84:execute$17088 [2];
  assign \$auto$bmuxmap.cc:84:execute$17096  = hwlp_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17093 [1] : \$auto$bmuxmap.cc:84:execute$17093 [0];
  assign \$auto$bmuxmap.cc:84:execute$17098 [0] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17098 [1] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17098 [2] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$17098 [3] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17103 [0] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17098 [1] : \$auto$bmuxmap.cc:84:execute$17098 [0];
  assign \$auto$bmuxmap.cc:84:execute$17103 [1] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17098 [3] : \$auto$bmuxmap.cc:84:execute$17098 [2];
  assign \$auto$bmuxmap.cc:84:execute$17106  = hwlp_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17103 [1] : \$auto$bmuxmap.cc:84:execute$17103 [0];
  assign \$auto$bmuxmap.cc:84:execute$17108 [0] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17108 [1] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h1;
  assign \$auto$bmuxmap.cc:84:execute$17108 [2] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17108 [3] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17113 [0] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17108 [1] : \$auto$bmuxmap.cc:84:execute$17108 [0];
  assign \$auto$bmuxmap.cc:84:execute$17113 [1] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17108 [3] : \$auto$bmuxmap.cc:84:execute$17108 [2];
  assign \$auto$bmuxmap.cc:84:execute$17116  = hwlp_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17113 [1] : \$auto$bmuxmap.cc:84:execute$17113 [0];
  assign \$auto$bmuxmap.cc:84:execute$17118 [0] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : \$verific$n171$12966 ;
  assign \$auto$bmuxmap.cc:84:execute$17118 [1] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17118 [2] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17118 [3] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$17123 [0] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17118 [1] : \$auto$bmuxmap.cc:84:execute$17118 [0];
  assign \$auto$bmuxmap.cc:84:execute$17123 [1] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17118 [3] : \$auto$bmuxmap.cc:84:execute$17118 [2];
  assign \$auto$bmuxmap.cc:84:execute$17126  = hwlp_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17123 [1] : \$auto$bmuxmap.cc:84:execute$17123 [0];
  assign \$auto$bmuxmap.cc:84:execute$17128 [2:0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$verific$n462$13019  : \$verific$n469$13020 ;
  assign \$auto$bmuxmap.cc:84:execute$17128 [5:3] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$verific$n1150$13038  : \$verific$n1004$13034 ;
  assign \$auto$bmuxmap.cc:84:execute$17128 [8:6] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 3'h0 : \$verific$n547$13023 ;
  assign \$auto$bmuxmap.cc:84:execute$17128 [11:9] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$17133 [2:0] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17128 [5:3] : \$auto$bmuxmap.cc:84:execute$17128 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$17133 [5:3] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17128 [11:9] : \$auto$bmuxmap.cc:84:execute$17128 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$17136  = CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17133 [5:3] : \$auto$bmuxmap.cc:84:execute$17133 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$17138 [31:0] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$verific$n720$13027  : \$verific$n419$13017 ;
  assign \$auto$bmuxmap.cc:84:execute$17138 [63:32] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$verific$n1108$13037  : \$verific$n928$13029 ;
  assign \$auto$bmuxmap.cc:84:execute$17138 [95:64] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) { fetch_addr[31:2], 2'h0 } : \$verific$n511$13022 ;
  assign \$auto$bmuxmap.cc:84:execute$17138 [127:96] = CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) { fetch_addr[31:2], 2'h0 } : { fetch_addr[31:2], 2'h0 };
  assign \$auto$bmuxmap.cc:84:execute$17143 [31:0] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17138 [63:32] : \$auto$bmuxmap.cc:84:execute$17138 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17143 [63:32] = CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17138 [127:96] : \$auto$bmuxmap.cc:84:execute$17138 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17146  = CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:249.5-409.12" *) \$auto$bmuxmap.cc:84:execute$17143 [63:32] : \$auto$bmuxmap.cc:84:execute$17143 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17148 [2:0] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$verific$n179$13005  : \$verific$n167$13003 ;
  assign \$auto$bmuxmap.cc:84:execute$17148 [5:3] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$verific$n197$13008  : \$verific$n191$13007 ;
  assign \$auto$bmuxmap.cc:84:execute$17148 [8:6] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$verific$n174$13004  : 3'h2;
  assign \$auto$bmuxmap.cc:84:execute$17148 [11:9] = hwlp_CS[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) 3'h0 : 3'h0;
  assign \$auto$bmuxmap.cc:84:execute$17153 [2:0] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17148 [5:3] : \$auto$bmuxmap.cc:84:execute$17148 [2:0];
  assign \$auto$bmuxmap.cc:84:execute$17153 [5:3] = hwlp_CS[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17148 [11:9] : \$auto$bmuxmap.cc:84:execute$17148 [8:6];
  assign \$auto$bmuxmap.cc:84:execute$17156  = hwlp_CS[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:130.5-226.12" *) \$auto$bmuxmap.cc:84:execute$17153 [5:3] : \$auto$bmuxmap.cc:84:execute$17153 [2:0];
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:418.5-432.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) CS <= 3'h0;
    else CS <= NS;
  assign fetch_addr[31:2] = instr_addr_q[31:2] + (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:117.26-117.61" *) 30'h00000001;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:418.5-432.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) hwlp_CS <= 3'h0;
    else hwlp_CS <= hwlp_NS;
  assign \$verific$n963$12985  = \$verific$n453$12976  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:337.21-337.72" *) hwlp_masked;
  assign \$verific$n964$12986  = req_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:337.13-337.72" *) \$verific$n963$12985 ;
  assign \$verific$n146$12958  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:133.25-133.41" *) instr_addr_q[1];
  assign \$verific$n974$12987  = hwlp_masked & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:363.26-363.47" *) valid_o;
  assign \$verific$n981$12988  = \$verific$n584$12982  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:360.13-367.16" *) 1'h1 : \$verific$n974$12987 ;
  assign \$verific$n986$12989  = \$verific$n584$12982  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:360.13-367.16" *) 1'h0 : \$verific$n974$12987 ;
  assign \$verific$n989$12990  = instr_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:340.11-368.14" *) 1'h1 : \$verific$n981$12988 ;
  assign \$verific$n990$12991  = instr_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:340.11-368.14" *) hwlp_masked : \$verific$n986$12989 ;
  assign \$verific$n1000$12992  = \$verific$n964$12986  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:337.9-376.12" *) instr_rvalid_i : 1'h0;
  assign \$verific$n1002$12993  = \$verific$n964$12986  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:337.9-376.12" *) \$verific$n989$12990  : 1'h0;
  assign \$verific$n1003$12994  = \$verific$n964$12986  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:337.9-376.12" *) \$verific$n990$12991  : 1'h0;
  assign \$verific$n148$12960  = valid_o & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:135.14-135.47" *) unaligned_is_compressed;
  assign \$verific$n149$12961  = \$verific$n148$12960  & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:135.14-135.65" *) instr_addr_q[1];
  assign \$verific$n150$12962  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:148.42-148.50" *) valid_o;
  assign \$verific$n1248$12996  = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:430.50-430.59" *) branch_i;
  assign \$verific$n1249$12997  = hwloop_speculative & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:430.28-430.60" *) \$verific$n1248$12996 ;
  assign \$verific$n151$12963  = instr_addr_q[1] & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:148.23-148.50" *) \$verific$n150$12962 ;
  assign \$verific$n152$13000 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:156.15-159.35" *) fetch_is_hwlp;
  assign \$verific$n187$13006 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:204.11-207.33" *) \$verific$n186$12971 ;
  assign \$verific$n459$13018 [0] = ~ (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:269.11-273.14" *) instr_gnt_i;
  assign \$verific$n164$12964  = \$verific$n149$12961  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:135.11-160.14" *) 1'h1 : \$verific$n151$12963 ;
  assign \$verific$n166$12965  = hwloop_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:132.9-168.12" *) \$verific$n146$12958  : 1'h0;
  assign \$verific$n171$12966  = hwloop_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:132.9-168.12" *) \$verific$n164$12964  : 1'h0;
  assign \$verific$n172$12967  = hwloop_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:132.9-168.12" *) ready_i : 1'h0;
  assign \$verific$n178$12968  = valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:173.9-177.12" *) ready_i : 1'h0;
  assign \$verific$n185$12970  = instr_rvalid_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:203.13-203.50" *) \$verific$n184$12969 ;
  assign \$verific$n186$12971  = valid_o & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:204.15-204.34" *) is_hwlp_o;
  assign \$verific$n195$12972  = \$verific$n185$12970  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:203.9-211.12" *) 1'h0 : ready_i;
  assign fifo_clear = branch_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:228.5-231.8" *) 1'h1 : \$verific$n206$12973 ;
  assign busy_o = \$verific$n4$12956  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:81.19-81.46" *) instr_req_o;
  assign \$verific$n584$12982  = branch_i | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:256.13-256.35" *) hwlp_branch;
  assign \$verific$n352$12974  = hwlp_masked & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:258.17-258.43" *) valid_stored;
  assign \$verific$n452$12975  = fifo_ready | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:261.22-261.43" *) branch_i;
  assign \$verific$n453$12976  = \$verific$n452$12975  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:261.22-261.57" *) hwlp_branch;
  assign \$verific$n455$12977  = \$verific$n453$12976  | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:261.21-261.89" *) \$verific$n352$12974 ;
  assign \$verific$n456$12978  = req_i & (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:261.13-261.89" *) \$verific$n455$12977 ;
  assign \$verific$n468$12979  = \$verific$n456$12978  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:261.9-278.12" *) \$verific$n352$12974  : 1'h0;
  assign \$verific$n546$12981  = branch_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:289.9-299.12" *) 1'h0 : \$verific$n150$12962 ;
  assign \$verific$n753$12983  = \$verific$n584$12982  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:309.9-316.12" *) 1'h1 : \$verific$n352$12974 ;
  assign \$verific$n754$12984  = \$verific$n584$12982  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:309.9-316.12" *) 1'h0 : \$verific$n352$12974 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:418.5-432.8" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) instr_addr_q <= 32'd0;
    else instr_addr_q <= \$verific$n1316$13045 ;
  assign \$verific$n977$13030  = \$verific$n974$12987  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:363.22-367.16" *) 3'h3 : CS;
  assign \$verific$n982$13031  = \$verific$n584$12982  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:360.13-367.16" *) 3'h3 : \$verific$n977$13030 ;
  assign \$verific$n1004$13034  = \$verific$n964$12986  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:337.9-376.12" *) \$verific$n991$13032  : \$verific$n996$13033 ;
  assign \$verific$n1150$13038  = instr_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:390.9-401.12" *) \$verific$n462$13019  : CS;
  assign \$verific$n1250$13043  = \$verific$n1249$12997  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:430.28-430.93" *) hwloop_target_i : instr_addr_o;
  assign \$verific$n1316$13045  = addr_valid ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:429.7-431.10" *) \$verific$n1250$13043  : instr_addr_q;
  assign { \$verific$n996$13033 , \$verific$n991$13032  } = instr_rvalid_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:372.11-375.14" *) { 3'h0, \$verific$n462$13019  } : { CS, \$verific$n982$13031  };
  assign \$verific$n155$13001  = \$verific$n151$12963  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:148.20-160.14" *) 3'h5 : { 1'h0, fetch_is_hwlp, \$verific$n152$13000 [0] };
  assign { \$verific$n1108$13037 , \$verific$n928$13029 , \$verific$n720$13027 , \$verific$n419$13017  } = \$verific$n584$12982  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:385.9-388.12" *) { \$verific$n1075$13036 , \$verific$n1075$13036 , \$verific$n1075$13036 , \$verific$n1075$13036  } : { instr_addr_q, \$verific$n895$13028 , \$verific$n685$13026 , \$verific$n386$13016  };
  assign { \$verific$n685$13026 , \$verific$n386$13016  } = \$verific$n352$12974  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:312.18-316.12" *) { hwloop_target_i, hwloop_target_i } : { instr_addr_q, fetch_addr[31:2], 2'h0 };
  assign \$verific$n160$13002  = \$verific$n149$12961  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:135.11-160.14" *) 3'h4 : \$verific$n155$13001 ;
  assign \$verific$n167$13003  = hwloop_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:132.9-168.12" *) \$verific$n160$13002  : hwlp_CS;
  assign \$verific$n174$13004  = valid_o ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:173.9-177.12" *) 3'h2 : hwlp_CS;
  assign \$verific$n179$13005  = fetch_is_hwlp ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:190.9-191.35" *) 3'h2 : hwlp_CS;
  assign \$verific$n191$13007  = \$verific$n185$12970  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:203.9-211.12" *) { 1'h0, \$verific$n187$13006 [0], \$verific$n187$13006 [0] } : hwlp_CS;
  assign \$verific$n197$13008  = \$verific$n186$12971  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:217.9-218.31" *) 3'h0 : hwlp_CS;
  assign hwlp_NS = branch_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:228.5-231.8" *) 3'h0 : \$verific$n202$13009 ;
  assign \$verific$n1075$13036  = branch_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:257.26-257.58" *) addr_i : instr_addr_q;
  assign \$verific$n462$13019  = instr_err_pmp_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:275.11-276.28" *) 3'h4 : { 1'h0, instr_gnt_i, \$verific$n459$13018 [0] };
  assign \$verific$n469$13020  = \$verific$n456$12978  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:261.9-278.12" *) \$verific$n462$13019  : CS;
  assign \$verific$n511$13022  = branch_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:289.9-299.12" *) addr_i : { fetch_addr[31:2], 2'h0 };
  assign \$verific$n547$13023  = branch_i ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:289.9-299.12" *) { 1'h0, instr_gnt_i, \$verific$n459$13018 [0] } : CS;
  assign \$verific$n895$13028  = hwlp_masked ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:334.14-335.43" *) hwloop_target_i : { fetch_addr[31:2], 2'h0 };
  assign \$verific$n4$12956  = | (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:81.19-81.31" *) CS;
  assign \$verific$n184$12969  = CS != (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_prefetch_buffer.sv:203.30-203.50" *) 3'h3;
  riscv_fetch_fifo fifo_i (
    .clear_i(fifo_clear),
    .clk(clk),
    .in_addr_i(instr_addr_q),
    .in_is_hwlp_i(fifo_hwlp),
    .in_rdata_i(instr_rdata_i),
    .in_ready_o(fifo_ready),
    .in_replace2_i(fifo_hwlp),
    .in_valid_i(fifo_valid),
    .out_addr_o(addr_o),
    .out_is_hwlp_o(is_hwlp_o),
    .out_rdata_o(rdata_o),
    .out_ready_i(ready_i),
    .out_valid_o(valid_o),
    .out_valid_stored_o(valid_stored),
    .rst_n(rst_n),
    .unaligned_is_compressed_o(unaligned_is_compressed)
  );
  assign fetch_addr[1:0] = 2'h0;
  assign hwlp_branch_o = hwlp_branch;
  assign instr_req_o = \$auto$bmuxmap.cc:84:execute$17036 ;
  assign fetch_failed_o = \$auto$bmuxmap.cc:84:execute$17046 ;
  assign addr_valid = \$auto$bmuxmap.cc:84:execute$17056 ;
  assign fifo_valid = \$auto$bmuxmap.cc:84:execute$17066 ;
  assign fetch_is_hwlp = \$auto$bmuxmap.cc:84:execute$17076 ;
  assign hwlp_masked = \$auto$bmuxmap.cc:84:execute$17086 ;
  assign \$verific$n206$12973  = \$auto$bmuxmap.cc:84:execute$17096 ;
  assign hwlp_branch = \$auto$bmuxmap.cc:84:execute$17106 ;
  assign fifo_hwlp = \$auto$bmuxmap.cc:84:execute$17116 ;
  assign hwloop_speculative = \$auto$bmuxmap.cc:84:execute$17126 ;
  assign NS = \$auto$bmuxmap.cc:84:execute$17136 ;
  assign instr_addr_o = \$auto$bmuxmap.cc:84:execute$17146 ;
  assign \$verific$n202$13009  = \$auto$bmuxmap.cc:84:execute$17156 ;
endmodule

(* hdlname = "riscv_register_file" *)
(* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:30.8-30.27" *)
module \riscv_register_file(ADDR_WIDTH=6) (clk, rst_n, test_en_i, we_a_i, we_b_i, raddr_a_i, rdata_a_o, raddr_b_i, rdata_b_o, raddr_c_i, rdata_c_o, waddr_a_i, wdata_a_i, waddr_b_i, wdata_b_i);
  wire [511:0] \$auto$bmuxmap.cc:84:execute$17158 ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$17175 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$17184 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$17189 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$17192 ;
  wire [511:0] \$auto$bmuxmap.cc:84:execute$17194 ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$17211 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$17220 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$17225 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$17228 ;
  wire [511:0] \$auto$bmuxmap.cc:84:execute$17230 ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$17247 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$17256 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$17261 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$17264 ;
  wire \$verific$n219$13563 ;
  wire \$verific$n222$13564 ;
  wire \$verific$n225$13565 ;
  wire \$verific$n228$13566 ;
  wire \$verific$n231$13567 ;
  wire \$verific$n234$13568 ;
  wire \$verific$n237$13569 ;
  wire \$verific$n240$13570 ;
  wire \$verific$n243$13571 ;
  wire \$verific$n246$13572 ;
  wire \$verific$n249$13573 ;
  wire \$verific$n252$13574 ;
  wire \$verific$n255$13575 ;
  wire \$verific$n258$13576 ;
  wire \$verific$n261$13577 ;
  wire \$verific$n264$13578 ;
  wire \$verific$n267$13579 ;
  wire \$verific$n270$13580 ;
  wire \$verific$n273$13581 ;
  wire \$verific$n276$13582 ;
  wire \$verific$n279$13583 ;
  wire \$verific$n282$13584 ;
  wire \$verific$n285$13585 ;
  wire \$verific$n288$13586 ;
  wire \$verific$n291$13587 ;
  wire \$verific$n294$13588 ;
  wire \$verific$n297$13589 ;
  wire \$verific$n300$13590 ;
  wire \$verific$n303$13591 ;
  wire \$verific$n306$13592 ;
  wire \$verific$n309$13593 ;
  wire \$verific$n348$13596 ;
  wire \$verific$n351$13597 ;
  wire \$verific$n354$13598 ;
  wire \$verific$n357$13599 ;
  wire \$verific$n360$13600 ;
  wire \$verific$n363$13601 ;
  wire \$verific$n366$13602 ;
  wire \$verific$n369$13603 ;
  wire \$verific$n372$13604 ;
  wire \$verific$n375$13605 ;
  wire \$verific$n378$13606 ;
  wire \$verific$n381$13607 ;
  wire \$verific$n384$13608 ;
  wire \$verific$n387$13609 ;
  wire \$verific$n390$13610 ;
  wire \$verific$n393$13611 ;
  wire \$verific$n396$13612 ;
  wire \$verific$n399$13613 ;
  wire \$verific$n402$13614 ;
  wire \$verific$n405$13615 ;
  wire \$verific$n408$13616 ;
  wire \$verific$n411$13617 ;
  wire \$verific$n414$13618 ;
  wire \$verific$n417$13619 ;
  wire \$verific$n420$13620 ;
  wire \$verific$n423$13621 ;
  wire \$verific$n426$13622 ;
  wire \$verific$n429$13623 ;
  wire \$verific$n432$13624 ;
  wire \$verific$n435$13625 ;
  wire \$verific$n438$13626 ;
  wire [31:0] \$verific$n6775$13634 ;
  wire [31:0] \$verific$n6776$13635 ;
  wire [31:0] \$verific$n6778$13636 ;
  wire [31:0] \$verific$n6779$13637 ;
  wire [31:0] \$verific$n6781$13638 ;
  wire [31:0] \$verific$n6782$13639 ;
  wire [31:0] \$verific$n6784$13640 ;
  wire [31:0] \$verific$n6785$13641 ;
  wire [31:0] \$verific$n6787$13642 ;
  wire [31:0] \$verific$n6788$13643 ;
  wire [31:0] \$verific$n6790$13644 ;
  wire [31:0] \$verific$n6791$13645 ;
  wire [31:0] \$verific$n6793$13646 ;
  wire [31:0] \$verific$n6794$13647 ;
  wire [31:0] \$verific$n6796$13648 ;
  wire [31:0] \$verific$n6797$13649 ;
  wire [31:0] \$verific$n6799$13650 ;
  wire [31:0] \$verific$n6800$13651 ;
  wire [31:0] \$verific$n6802$13652 ;
  wire [31:0] \$verific$n6803$13653 ;
  wire [31:0] \$verific$n6805$13654 ;
  wire [31:0] \$verific$n6806$13655 ;
  wire [31:0] \$verific$n6808$13656 ;
  wire [31:0] \$verific$n6809$13657 ;
  wire [31:0] \$verific$n6811$13658 ;
  wire [31:0] \$verific$n6812$13659 ;
  wire [31:0] \$verific$n6814$13660 ;
  wire [31:0] \$verific$n6815$13661 ;
  wire [31:0] \$verific$n6817$13662 ;
  wire [31:0] \$verific$n6818$13663 ;
  wire [31:0] \$verific$n6820$13664 ;
  wire [31:0] \$verific$n6821$13665 ;
  wire [31:0] \$verific$n6823$13666 ;
  wire [31:0] \$verific$n6824$13667 ;
  wire [31:0] \$verific$n6826$13668 ;
  wire [31:0] \$verific$n6827$13669 ;
  wire [31:0] \$verific$n6829$13670 ;
  wire [31:0] \$verific$n6830$13671 ;
  wire [31:0] \$verific$n6832$13672 ;
  wire [31:0] \$verific$n6833$13673 ;
  wire [31:0] \$verific$n6835$13674 ;
  wire [31:0] \$verific$n6836$13675 ;
  wire [31:0] \$verific$n6838$13676 ;
  wire [31:0] \$verific$n6839$13677 ;
  wire [31:0] \$verific$n6841$13678 ;
  wire [31:0] \$verific$n6842$13679 ;
  wire [31:0] \$verific$n6844$13680 ;
  wire [31:0] \$verific$n6845$13681 ;
  wire [31:0] \$verific$n6847$13682 ;
  wire [31:0] \$verific$n6848$13683 ;
  wire [31:0] \$verific$n6850$13684 ;
  wire [31:0] \$verific$n6851$13685 ;
  wire [31:0] \$verific$n6853$13686 ;
  wire [31:0] \$verific$n6854$13687 ;
  wire [31:0] \$verific$n6856$13688 ;
  wire [31:0] \$verific$n6857$13689 ;
  wire [31:0] \$verific$n6859$13690 ;
  wire [31:0] \$verific$n6860$13691 ;
  wire [31:0] \$verific$n6862$13692 ;
  wire [31:0] \$verific$n6863$13693 ;
  wire [31:0] \$verific$n6865$13694 ;
  wire [31:0] \$verific$n6866$13695 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:39.26-39.29" *)
  input clk;
  wire clk;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[0] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[10] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[11] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[12] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[13] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[14] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[15] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[16] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[17] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[18] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[19] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[1] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[20] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[21] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[22] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[23] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[24] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[25] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[26] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[27] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[28] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[29] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[2] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[30] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[31] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[3] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[4] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[5] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[6] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[7] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[8] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:74.45-74.48" *)
  reg [31:0] \mem[9] ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:45.36-45.45" *)
  input [5:0] raddr_a_i;
  wire [5:0] raddr_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:49.36-49.45" *)
  input [5:0] raddr_b_i;
  wire [5:0] raddr_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:53.36-53.45" *)
  input [5:0] raddr_c_i;
  wire [5:0] raddr_c_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:46.36-46.45" *)
  output [31:0] rdata_a_o;
  wire [31:0] rdata_a_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:50.36-50.45" *)
  output [31:0] rdata_b_o;
  wire [31:0] rdata_b_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:54.36-54.45" *)
  output [31:0] rdata_c_o;
  wire [31:0] rdata_c_o;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:40.26-40.31" *)
  input rst_n;
  wire rst_n;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:42.26-42.35" *)
  input test_en_i;
  wire test_en_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:80.45-80.52" *)
  wire [5:0] waddr_a;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:57.36-57.45" *)
  input [5:0] waddr_a_i;
  wire [5:0] waddr_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:81.45-81.52" *)
  wire [5:0] waddr_b;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:62.36-62.45" *)
  input [5:0] waddr_b_i;
  wire [5:0] waddr_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:58.36-58.45" *)
  input [31:0] wdata_a_i;
  wire [31:0] wdata_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:63.36-63.45" *)
  input [31:0] wdata_b_i;
  wire [31:0] wdata_b_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:84.45-84.53" *)
  (* unused_bits = "0" *)
  wire [31:0] we_a_dec;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:111.14-111.15" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \we_a_decoder.i ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:59.36-59.42" *)
  input we_a_i;
  wire we_a_i;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:85.45-85.53" *)
  (* unused_bits = "0" *)
  wire [31:0] we_b_dec;
  (* init = 32'd0 *)
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:121.14-121.15" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \we_b_decoder.i ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:64.36-64.42" *)
  input we_b_i;
  wire we_b_i;
  assign \$auto$bmuxmap.cc:84:execute$17158 [31:0] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[1]  : \mem[0] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [63:32] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[3]  : \mem[2] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [95:64] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[5]  : \mem[4] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [127:96] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[7]  : \mem[6] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [159:128] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[9]  : \mem[8] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [191:160] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[11]  : \mem[10] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [223:192] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[13]  : \mem[12] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [255:224] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[15]  : \mem[14] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [287:256] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[17]  : \mem[16] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [319:288] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[19]  : \mem[18] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [351:320] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[21]  : \mem[20] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [383:352] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[23]  : \mem[22] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [415:384] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[25]  : \mem[24] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [447:416] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[27]  : \mem[26] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [479:448] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[29]  : \mem[28] ;
  assign \$auto$bmuxmap.cc:84:execute$17158 [511:480] = raddr_a_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \mem[31]  : \mem[30] ;
  assign \$auto$bmuxmap.cc:84:execute$17175 [31:0] = raddr_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17158 [63:32] : \$auto$bmuxmap.cc:84:execute$17158 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17175 [63:32] = raddr_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17158 [127:96] : \$auto$bmuxmap.cc:84:execute$17158 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17175 [95:64] = raddr_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17158 [191:160] : \$auto$bmuxmap.cc:84:execute$17158 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$17175 [127:96] = raddr_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17158 [255:224] : \$auto$bmuxmap.cc:84:execute$17158 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$17175 [159:128] = raddr_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17158 [319:288] : \$auto$bmuxmap.cc:84:execute$17158 [287:256];
  assign \$auto$bmuxmap.cc:84:execute$17175 [191:160] = raddr_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17158 [383:352] : \$auto$bmuxmap.cc:84:execute$17158 [351:320];
  assign \$auto$bmuxmap.cc:84:execute$17175 [223:192] = raddr_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17158 [447:416] : \$auto$bmuxmap.cc:84:execute$17158 [415:384];
  assign \$auto$bmuxmap.cc:84:execute$17175 [255:224] = raddr_a_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17158 [511:480] : \$auto$bmuxmap.cc:84:execute$17158 [479:448];
  assign \$auto$bmuxmap.cc:84:execute$17184 [31:0] = raddr_a_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17175 [63:32] : \$auto$bmuxmap.cc:84:execute$17175 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17184 [63:32] = raddr_a_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17175 [127:96] : \$auto$bmuxmap.cc:84:execute$17175 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17184 [95:64] = raddr_a_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17175 [191:160] : \$auto$bmuxmap.cc:84:execute$17175 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$17184 [127:96] = raddr_a_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17175 [255:224] : \$auto$bmuxmap.cc:84:execute$17175 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$17189 [31:0] = raddr_a_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17184 [63:32] : \$auto$bmuxmap.cc:84:execute$17184 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17189 [63:32] = raddr_a_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17184 [127:96] : \$auto$bmuxmap.cc:84:execute$17184 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17192  = raddr_a_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:96.29-96.43" *) \$auto$bmuxmap.cc:84:execute$17189 [63:32] : \$auto$bmuxmap.cc:84:execute$17189 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17194 [31:0] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[1]  : \mem[0] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [63:32] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[3]  : \mem[2] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [95:64] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[5]  : \mem[4] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [127:96] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[7]  : \mem[6] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [159:128] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[9]  : \mem[8] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [191:160] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[11]  : \mem[10] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [223:192] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[13]  : \mem[12] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [255:224] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[15]  : \mem[14] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [287:256] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[17]  : \mem[16] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [319:288] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[19]  : \mem[18] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [351:320] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[21]  : \mem[20] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [383:352] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[23]  : \mem[22] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [415:384] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[25]  : \mem[24] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [447:416] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[27]  : \mem[26] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [479:448] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[29]  : \mem[28] ;
  assign \$auto$bmuxmap.cc:84:execute$17194 [511:480] = raddr_b_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \mem[31]  : \mem[30] ;
  assign \$auto$bmuxmap.cc:84:execute$17211 [31:0] = raddr_b_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17194 [63:32] : \$auto$bmuxmap.cc:84:execute$17194 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17211 [63:32] = raddr_b_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17194 [127:96] : \$auto$bmuxmap.cc:84:execute$17194 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17211 [95:64] = raddr_b_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17194 [191:160] : \$auto$bmuxmap.cc:84:execute$17194 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$17211 [127:96] = raddr_b_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17194 [255:224] : \$auto$bmuxmap.cc:84:execute$17194 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$17211 [159:128] = raddr_b_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17194 [319:288] : \$auto$bmuxmap.cc:84:execute$17194 [287:256];
  assign \$auto$bmuxmap.cc:84:execute$17211 [191:160] = raddr_b_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17194 [383:352] : \$auto$bmuxmap.cc:84:execute$17194 [351:320];
  assign \$auto$bmuxmap.cc:84:execute$17211 [223:192] = raddr_b_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17194 [447:416] : \$auto$bmuxmap.cc:84:execute$17194 [415:384];
  assign \$auto$bmuxmap.cc:84:execute$17211 [255:224] = raddr_b_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17194 [511:480] : \$auto$bmuxmap.cc:84:execute$17194 [479:448];
  assign \$auto$bmuxmap.cc:84:execute$17220 [31:0] = raddr_b_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17211 [63:32] : \$auto$bmuxmap.cc:84:execute$17211 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17220 [63:32] = raddr_b_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17211 [127:96] : \$auto$bmuxmap.cc:84:execute$17211 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17220 [95:64] = raddr_b_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17211 [191:160] : \$auto$bmuxmap.cc:84:execute$17211 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$17220 [127:96] = raddr_b_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17211 [255:224] : \$auto$bmuxmap.cc:84:execute$17211 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$17225 [31:0] = raddr_b_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17220 [63:32] : \$auto$bmuxmap.cc:84:execute$17220 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17225 [63:32] = raddr_b_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17220 [127:96] : \$auto$bmuxmap.cc:84:execute$17220 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17228  = raddr_b_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:97.29-97.43" *) \$auto$bmuxmap.cc:84:execute$17225 [63:32] : \$auto$bmuxmap.cc:84:execute$17225 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17230 [31:0] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[1]  : \mem[0] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [63:32] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[3]  : \mem[2] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [95:64] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[5]  : \mem[4] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [127:96] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[7]  : \mem[6] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [159:128] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[9]  : \mem[8] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [191:160] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[11]  : \mem[10] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [223:192] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[13]  : \mem[12] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [255:224] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[15]  : \mem[14] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [287:256] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[17]  : \mem[16] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [319:288] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[19]  : \mem[18] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [351:320] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[21]  : \mem[20] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [383:352] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[23]  : \mem[22] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [415:384] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[25]  : \mem[24] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [447:416] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[27]  : \mem[26] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [479:448] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[29]  : \mem[28] ;
  assign \$auto$bmuxmap.cc:84:execute$17230 [511:480] = raddr_c_i[0] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \mem[31]  : \mem[30] ;
  assign \$auto$bmuxmap.cc:84:execute$17247 [31:0] = raddr_c_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17230 [63:32] : \$auto$bmuxmap.cc:84:execute$17230 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17247 [63:32] = raddr_c_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17230 [127:96] : \$auto$bmuxmap.cc:84:execute$17230 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17247 [95:64] = raddr_c_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17230 [191:160] : \$auto$bmuxmap.cc:84:execute$17230 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$17247 [127:96] = raddr_c_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17230 [255:224] : \$auto$bmuxmap.cc:84:execute$17230 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$17247 [159:128] = raddr_c_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17230 [319:288] : \$auto$bmuxmap.cc:84:execute$17230 [287:256];
  assign \$auto$bmuxmap.cc:84:execute$17247 [191:160] = raddr_c_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17230 [383:352] : \$auto$bmuxmap.cc:84:execute$17230 [351:320];
  assign \$auto$bmuxmap.cc:84:execute$17247 [223:192] = raddr_c_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17230 [447:416] : \$auto$bmuxmap.cc:84:execute$17230 [415:384];
  assign \$auto$bmuxmap.cc:84:execute$17247 [255:224] = raddr_c_i[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17230 [511:480] : \$auto$bmuxmap.cc:84:execute$17230 [479:448];
  assign \$auto$bmuxmap.cc:84:execute$17256 [31:0] = raddr_c_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17247 [63:32] : \$auto$bmuxmap.cc:84:execute$17247 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17256 [63:32] = raddr_c_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17247 [127:96] : \$auto$bmuxmap.cc:84:execute$17247 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17256 [95:64] = raddr_c_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17247 [191:160] : \$auto$bmuxmap.cc:84:execute$17247 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$17256 [127:96] = raddr_c_i[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17247 [255:224] : \$auto$bmuxmap.cc:84:execute$17247 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$17261 [31:0] = raddr_c_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17256 [63:32] : \$auto$bmuxmap.cc:84:execute$17256 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$17261 [63:32] = raddr_c_i[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17256 [127:96] : \$auto$bmuxmap.cc:84:execute$17256 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$17264  = raddr_c_i[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:98.29-98.43" *) \$auto$bmuxmap.cc:84:execute$17261 [63:32] : \$auto$bmuxmap.cc:84:execute$17261 [31:0];
  assign \$verific$n306$13592  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h1e;
  assign \$verific$n309$13593  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h1f;
  assign \$verific$n348$13596  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h01;
  assign \$verific$n351$13597  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h02;
  assign \$verific$n354$13598  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h03;
  assign \$verific$n357$13599  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h04;
  assign \$verific$n360$13600  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h05;
  assign \$verific$n363$13601  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h06;
  assign \$verific$n366$13602  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h07;
  assign \$verific$n369$13603  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h08;
  assign \$verific$n372$13604  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h09;
  assign \$verific$n375$13605  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h0a;
  assign \$verific$n219$13563  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h01;
  assign \$verific$n378$13606  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h0b;
  assign \$verific$n381$13607  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h0c;
  assign \$verific$n384$13608  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h0d;
  assign \$verific$n387$13609  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h0e;
  assign \$verific$n390$13610  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h0f;
  assign \$verific$n393$13611  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h10;
  assign \$verific$n396$13612  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h11;
  assign \$verific$n399$13613  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h12;
  assign \$verific$n402$13614  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h13;
  assign \$verific$n405$13615  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h14;
  assign \$verific$n222$13564  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h02;
  assign \$verific$n408$13616  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h15;
  assign \$verific$n411$13617  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h16;
  assign \$verific$n414$13618  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h17;
  assign \$verific$n417$13619  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h18;
  assign \$verific$n420$13620  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h19;
  assign \$verific$n423$13621  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h1a;
  assign \$verific$n426$13622  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h1b;
  assign \$verific$n429$13623  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h1c;
  assign \$verific$n432$13624  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h1d;
  assign \$verific$n435$13625  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h1e;
  assign \$verific$n225$13565  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h03;
  assign \$verific$n438$13626  = waddr_b_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.11-122.23" *) 6'h1f;
  assign \$verific$n228$13566  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h04;
  assign \$verific$n231$13567  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h05;
  assign \$verific$n234$13568  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h06;
  assign \$verific$n237$13569  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h07;
  assign \$verific$n240$13570  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h08;
  assign \$verific$n243$13571  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h09;
  assign \$verific$n246$13572  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h0a;
  assign \$verific$n249$13573  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h0b;
  assign \$verific$n252$13574  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h0c;
  assign \$verific$n255$13575  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h0d;
  assign \$verific$n258$13576  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h0e;
  assign \$verific$n261$13577  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h0f;
  assign \$verific$n264$13578  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h10;
  assign \$verific$n267$13579  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h11;
  assign \$verific$n270$13580  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h12;
  assign \$verific$n273$13581  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h13;
  assign \$verific$n276$13582  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h14;
  assign \$verific$n279$13583  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h15;
  assign \$verific$n282$13584  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h16;
  assign \$verific$n285$13585  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h17;
  assign \$verific$n288$13586  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h18;
  assign \$verific$n291$13587  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h19;
  assign \$verific$n294$13588  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h1a;
  assign \$verific$n297$13589  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h1b;
  assign \$verific$n300$13590  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h1c;
  assign \$verific$n303$13591  = waddr_a_i == (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.11-112.23" *) 6'h1d;
  assign we_a_dec[29] = \$verific$n303$13591  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[30] = \$verific$n306$13592  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[31] = \$verific$n309$13593  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_b_dec[1] = \$verific$n348$13596  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[2] = \$verific$n351$13597  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[3] = \$verific$n354$13598  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[4] = \$verific$n357$13599  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[5] = \$verific$n360$13600  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[6] = \$verific$n363$13601  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[7] = \$verific$n366$13602  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[8] = \$verific$n369$13603  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[9] = \$verific$n372$13604  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[10] = \$verific$n375$13605  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[11] = \$verific$n378$13606  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[12] = \$verific$n381$13607  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[13] = \$verific$n384$13608  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[14] = \$verific$n387$13609  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[15] = \$verific$n390$13610  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[16] = \$verific$n393$13611  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[17] = \$verific$n396$13612  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[18] = \$verific$n399$13613  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[19] = \$verific$n402$13614  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_a_dec[1] = \$verific$n219$13563  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_b_dec[20] = \$verific$n405$13615  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[21] = \$verific$n408$13616  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[22] = \$verific$n411$13617  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[23] = \$verific$n414$13618  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[24] = \$verific$n417$13619  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[25] = \$verific$n420$13620  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[26] = \$verific$n423$13621  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[27] = \$verific$n426$13622  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[28] = \$verific$n429$13623  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[29] = \$verific$n432$13624  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_a_dec[2] = \$verific$n222$13564  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_b_dec[30] = \$verific$n435$13625  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_b_dec[31] = \$verific$n438$13626  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:122.7-125.28" *) we_b_i : 1'h0;
  assign we_a_dec[3] = \$verific$n225$13565  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[4] = \$verific$n228$13566  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[5] = \$verific$n231$13567  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[6] = \$verific$n234$13568  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[7] = \$verific$n237$13569  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[8] = \$verific$n240$13570  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[9] = \$verific$n243$13571  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[10] = \$verific$n246$13572  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[11] = \$verific$n249$13573  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[12] = \$verific$n252$13574  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[13] = \$verific$n255$13575  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[14] = \$verific$n258$13576  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[15] = \$verific$n261$13577  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[16] = \$verific$n264$13578  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[17] = \$verific$n267$13579  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[18] = \$verific$n270$13580  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[19] = \$verific$n273$13581  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[20] = \$verific$n276$13582  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[21] = \$verific$n279$13583  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[22] = \$verific$n282$13584  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[23] = \$verific$n285$13585  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[24] = \$verific$n288$13586  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[25] = \$verific$n291$13587  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[26] = \$verific$n294$13588  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[27] = \$verific$n297$13589  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  assign we_a_dec[28] = \$verific$n300$13590  ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:112.7-115.28" *) we_a_i : 1'h0;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:137.7-143.10" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[0]  <= 32'd0;
    else \mem[0]  <= 32'd0;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[10]  <= 32'd0;
    else \mem[10]  <= \$verific$n6838$13676 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[11]  <= 32'd0;
    else \mem[11]  <= \$verific$n6835$13674 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[12]  <= 32'd0;
    else \mem[12]  <= \$verific$n6832$13672 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[13]  <= 32'd0;
    else \mem[13]  <= \$verific$n6829$13670 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[14]  <= 32'd0;
    else \mem[14]  <= \$verific$n6826$13668 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[15]  <= 32'd0;
    else \mem[15]  <= \$verific$n6823$13666 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[16]  <= 32'd0;
    else \mem[16]  <= \$verific$n6820$13664 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[17]  <= 32'd0;
    else \mem[17]  <= \$verific$n6817$13662 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[18]  <= 32'd0;
    else \mem[18]  <= \$verific$n6814$13660 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[19]  <= 32'd0;
    else \mem[19]  <= \$verific$n6811$13658 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[1]  <= 32'd0;
    else \mem[1]  <= \$verific$n6865$13694 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[20]  <= 32'd0;
    else \mem[20]  <= \$verific$n6808$13656 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[21]  <= 32'd0;
    else \mem[21]  <= \$verific$n6805$13654 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[22]  <= 32'd0;
    else \mem[22]  <= \$verific$n6802$13652 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[23]  <= 32'd0;
    else \mem[23]  <= \$verific$n6799$13650 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[24]  <= 32'd0;
    else \mem[24]  <= \$verific$n6796$13648 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[25]  <= 32'd0;
    else \mem[25]  <= \$verific$n6793$13646 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[26]  <= 32'd0;
    else \mem[26]  <= \$verific$n6790$13644 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[27]  <= 32'd0;
    else \mem[27]  <= \$verific$n6787$13642 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[28]  <= 32'd0;
    else \mem[28]  <= \$verific$n6784$13640 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[29]  <= 32'd0;
    else \mem[29]  <= \$verific$n6781$13638 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[2]  <= 32'd0;
    else \mem[2]  <= \$verific$n6862$13692 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[30]  <= 32'd0;
    else \mem[30]  <= \$verific$n6778$13636 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[31]  <= 32'd0;
    else \mem[31]  <= \$verific$n6775$13634 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[3]  <= 32'd0;
    else \mem[3]  <= \$verific$n6859$13690 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[4]  <= 32'd0;
    else \mem[4]  <= \$verific$n6856$13688 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[5]  <= 32'd0;
    else \mem[5]  <= \$verific$n6853$13686 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[6]  <= 32'd0;
    else \mem[6]  <= \$verific$n6850$13684 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[7]  <= 32'd0;
    else \mem[7]  <= \$verific$n6847$13682 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[8]  <= 32'd0;
    else \mem[8]  <= \$verific$n6844$13680 ;
  (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:152.9-159.12" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \mem[9]  <= 32'd0;
    else \mem[9]  <= \$verific$n6841$13678 ;
  assign \$verific$n6775$13634  = we_b_dec[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6776$13635 ;
  assign \$verific$n6776$13635  = we_a_dec[31] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[31] ;
  assign \$verific$n6778$13636  = we_b_dec[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6779$13637 ;
  assign \$verific$n6779$13637  = we_a_dec[30] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[30] ;
  assign \$verific$n6781$13638  = we_b_dec[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6782$13639 ;
  assign \$verific$n6782$13639  = we_a_dec[29] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[29] ;
  assign \$verific$n6784$13640  = we_b_dec[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6785$13641 ;
  assign \$verific$n6785$13641  = we_a_dec[28] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[28] ;
  assign \$verific$n6787$13642  = we_b_dec[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6788$13643 ;
  assign \$verific$n6788$13643  = we_a_dec[27] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[27] ;
  assign \$verific$n6790$13644  = we_b_dec[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6791$13645 ;
  assign \$verific$n6791$13645  = we_a_dec[26] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[26] ;
  assign \$verific$n6793$13646  = we_b_dec[25] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6794$13647 ;
  assign \$verific$n6794$13647  = we_a_dec[25] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[25] ;
  assign \$verific$n6796$13648  = we_b_dec[24] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6797$13649 ;
  assign \$verific$n6797$13649  = we_a_dec[24] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[24] ;
  assign \$verific$n6799$13650  = we_b_dec[23] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6800$13651 ;
  assign \$verific$n6800$13651  = we_a_dec[23] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[23] ;
  assign \$verific$n6802$13652  = we_b_dec[22] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6803$13653 ;
  assign \$verific$n6803$13653  = we_a_dec[22] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[22] ;
  assign \$verific$n6805$13654  = we_b_dec[21] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6806$13655 ;
  assign \$verific$n6806$13655  = we_a_dec[21] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[21] ;
  assign \$verific$n6808$13656  = we_b_dec[20] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6809$13657 ;
  assign \$verific$n6809$13657  = we_a_dec[20] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[20] ;
  assign \$verific$n6811$13658  = we_b_dec[19] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6812$13659 ;
  assign \$verific$n6812$13659  = we_a_dec[19] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[19] ;
  assign \$verific$n6814$13660  = we_b_dec[18] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6815$13661 ;
  assign \$verific$n6815$13661  = we_a_dec[18] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[18] ;
  assign \$verific$n6817$13662  = we_b_dec[17] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6818$13663 ;
  assign \$verific$n6818$13663  = we_a_dec[17] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[17] ;
  assign \$verific$n6820$13664  = we_b_dec[16] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6821$13665 ;
  assign \$verific$n6821$13665  = we_a_dec[16] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[16] ;
  assign \$verific$n6823$13666  = we_b_dec[15] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6824$13667 ;
  assign \$verific$n6824$13667  = we_a_dec[15] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[15] ;
  assign \$verific$n6826$13668  = we_b_dec[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6827$13669 ;
  assign \$verific$n6827$13669  = we_a_dec[14] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[14] ;
  assign \$verific$n6829$13670  = we_b_dec[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6830$13671 ;
  assign \$verific$n6830$13671  = we_a_dec[13] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[13] ;
  assign \$verific$n6832$13672  = we_b_dec[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6833$13673 ;
  assign \$verific$n6833$13673  = we_a_dec[12] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[12] ;
  assign \$verific$n6835$13674  = we_b_dec[11] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6836$13675 ;
  assign \$verific$n6836$13675  = we_a_dec[11] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[11] ;
  assign \$verific$n6838$13676  = we_b_dec[10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6839$13677 ;
  assign \$verific$n6839$13677  = we_a_dec[10] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[10] ;
  assign \$verific$n6841$13678  = we_b_dec[9] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6842$13679 ;
  assign \$verific$n6842$13679  = we_a_dec[9] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[9] ;
  assign \$verific$n6844$13680  = we_b_dec[8] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6845$13681 ;
  assign \$verific$n6845$13681  = we_a_dec[8] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[8] ;
  assign \$verific$n6847$13682  = we_b_dec[7] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6848$13683 ;
  assign \$verific$n6848$13683  = we_a_dec[7] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[7] ;
  assign \$verific$n6850$13684  = we_b_dec[6] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6851$13685 ;
  assign \$verific$n6851$13685  = we_a_dec[6] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[6] ;
  assign \$verific$n6853$13686  = we_b_dec[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6854$13687 ;
  assign \$verific$n6854$13687  = we_a_dec[5] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[5] ;
  assign \$verific$n6856$13688  = we_b_dec[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6857$13689 ;
  assign \$verific$n6857$13689  = we_a_dec[4] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[4] ;
  assign \$verific$n6859$13690  = we_b_dec[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6860$13691 ;
  assign \$verific$n6860$13691  = we_a_dec[3] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[3] ;
  assign \$verific$n6862$13692  = we_b_dec[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6863$13693 ;
  assign \$verific$n6863$13693  = we_a_dec[2] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[2] ;
  assign \$verific$n6865$13694  = we_b_dec[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:155.11-158.33" *) wdata_b_i : \$verific$n6866$13695 ;
  assign \$verific$n6866$13695  = we_a_dec[1] ? (* src = "/home/gatecat/pythondata-cpu-cv32e40p/pythondata_cpu_cv32e40p/system_verilog/rtl/riscv_register_file.sv:157.16-158.33" *) wdata_a_i : \mem[1] ;
  assign waddr_b = waddr_b_i;
  assign waddr_a = waddr_a_i;
  assign rdata_a_o = \$auto$bmuxmap.cc:84:execute$17192 ;
  assign rdata_b_o = \$auto$bmuxmap.cc:84:execute$17228 ;
  assign rdata_c_o = \$auto$bmuxmap.cc:84:execute$17264 ;
endmodule
