// Seed: 1216409785
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output wand id_2,
    output wire id_3,
    input wire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    input tri id_9,
    input wand id_10,
    output supply0 id_11,
    input wor id_12,
    input tri id_13
    , id_16,
    input tri id_14
);
  id_17(
      .id_0(1), .id_1(1'b0)
  );
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    output uwire id_7,
    output wand id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri id_11,
    input wor id_12,
    input supply1 id_13,
    input tri id_14,
    output supply1 id_15,
    input supply0 id_16,
    input wor id_17,
    output tri id_18,
    input tri0 id_19,
    input tri id_20,
    input wire id_21,
    input tri0 id_22,
    input tri1 id_23,
    input wire id_24
);
  always_ff @(1) id_8 = 1;
  module_0(
      id_18,
      id_9,
      id_3,
      id_8,
      id_22,
      id_12,
      id_8,
      id_17,
      id_4,
      id_23,
      id_12,
      id_15,
      id_4,
      id_4,
      id_22
  );
endmodule
