# Top Level Design Parameters

# Clocks

create_clock -name {Toplevel|CLOCK} -period 31.250000 -waveform {0.000000 15.625000} CLOCK
create_clock -name {Toplevel|FMC_CLK} -period 31.250000 -waveform {0.000000 15.625000} FMC_CLK

# False Paths Between Clocks


# False Path Constraints


# Maximum Delay Constraints


# Multicycle Constraints


# Virtual Clocks
# Output Load Constraints
# Driving Cell Constraints
# Wire Loads
# set_wire_load_mode top

# Other Constraints
