

Done!

At Local date and time: Tue Jun 24 15:55:48 2014
 make -f system.make bits started...

****************************************************

Creating system netlist for hardware specification..

****************************************************
platgen -p xc2vp50ff1152-6 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp50ff1152-6 -lang vhdl system.mhs 


Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 154 - deprecated core
   for architecture 'virtex2p'!

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 193 - deprecated core
   for architecture 'virtex2p'!
WARNING:MDT - IPNAME:dcm_module INSTANCE:ddr_fb_dcm -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 219 - deprecated core
   for architecture 'virtex2p'!
WARNING:MDT - IPNAME:dcm_module INSTANCE:ddr90_dcm -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 237 - deprecated core
   for architecture 'virtex2p'!
WARNING:MDT - IPNAME:dcm_module INSTANCE:sys_dcm -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 257 - deprecated core
   for architecture 'virtex2p'!
WARNING:MDT - IPNAME:plb_ddr INSTANCE:plb_ddr_sdram -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 380 - deprecated core
   for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x07ffffff) plb_DDR_SDRAM	plb
  (0x0a000000-0x0a00ffff) plb_eth1_contr	plb
  (0x0b000000-0x0b00ffff) plb_eth2_contr	plb
  (0x0d000000-0x0d00000f) reg_version	plb
  (0x10000000-0x100003ff) delay_meter	plb
  (0x20000000-0x200000ff) grid_gen	plb
  (0x30000000-0x300000ff) dnepr	plb
  (0x40000000-0x400000ff) f_gen_0	plb
  (0xcc000000-0xcfffffff) opb_flash	plb->plb2opb->opb
  (0xd0000000-0xd3ffffff) opb_flash	plb->plb2opb->opb
  (0xd4000000-0xd7ffffff) opb_flash	plb->plb2opb->opb
  (0xd8000000-0xdbffffff) opb_flash	plb->plb2opb->opb
  (0xe0000000-0xe0000fff) gpio_LEDS	plb->plb2opb->opb
  (0xe0001000-0xe0001fff) freq_detect	plb->plb2opb->opb
  (0xfe010000-0xfe010fff) RS232_1	plb->plb2opb->opb
  (0xfe020000-0xfe020fff) RS232_2	plb->plb2opb->opb
  (0xfe030000-0xfe030fff) opb_intc_0	plb->plb2opb->opb
  (0xfe040000-0xfe040fff) UART_TUTS	plb->plb2opb->opb
  (0xffff0000-0xffffffff) boot_ppc_cntrl	plb->plb2opb->opb

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:dnepr INSTANCE:dnepr_fu -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/dnepr_fu_v1_00_a/data/dnepr_fu
   _v2_1_0.mpd line 28 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to
   4
INFO:MDT - IPNAME:dnepr INSTANCE:dnepr_fu -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/dnepr_fu_v1_00_a/data/dnepr_fu
   _v2_1_0.mpd line 29 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:grid_gen INSTANCE:plb34_grid_generator125 -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/plb34_grid_generator125_v4_00_
   a/data/plb34_grid_generator125_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 4

INFO:MDT - IPNAME:grid_gen INSTANCE:plb34_grid_generator125 -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/plb34_grid_generator125_v4_00_
   a/data/plb34_grid_generator125_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:delay_meter INSTANCE:optical_delay_meter -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/optical_delay_meter_v1_00_a/da
   ta/optical_delay_meter_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT - IPNAME:delay_meter INSTANCE:optical_delay_meter -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/optical_delay_meter_v1_00_a/da
   ta/optical_delay_meter_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/da
   ta/plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 8
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_
   v34_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value
   to 9
INFO:MDT - IPNAME:plb_eth2_contr INSTANCE:plb_ethernet -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ethernet_v1_01_a/data
   /plb_ethernet_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT - IPNAME:plb_eth2_contr INSTANCE:plb_ethernet -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ethernet_v1_01_a/data
   /plb_ethernet_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:plb_eth1_contr INSTANCE:plb_ethernet -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ethernet_v1_01_a/data
   /plb_ethernet_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT - IPNAME:plb_eth1_contr INSTANCE:plb_ethernet -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ethernet_v1_01_a/data
   /plb_ethernet_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:opb_intc_0 INSTANCE:opb_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb
   _intc_v2_1_0.mpd line 45 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 6

INFO:MDT - IPNAME:opb_intc_0 INSTANCE:opb_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb
   _intc_v2_1_0.mpd line 46 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000111100

INFO:MDT - IPNAME:opb_intc_0 INSTANCE:opb_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb
   _intc_v2_1_0.mpd line 47 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000111100

INFO:MDT - IPNAME:opb_intc_0 INSTANCE:opb_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000011
INFO:MDT - IPNAME:boot_ppc_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:plb_DDR_SDRAM INSTANCE:plb_ddr -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/plb_ddr_v1_11_a/data/plb_ddr_v
   2_1_0.mpd line 80 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT - IPNAME:plb_DDR_SDRAM INSTANCE:plb_ddr -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/plb_ddr_v1_11_a/data/plb_ddr_v
   2_1_0.mpd line 81 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:reg_version INSTANCE:plb34_reg_version -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/plb34_reg_version_v1_00_a/data
   /plb34_reg_version_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 4
INFO:MDT - IPNAME:reg_version INSTANCE:plb34_reg_version -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/plb34_reg_version_v1_00_a/data
   /plb34_reg_version_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:f_gen_0 INSTANCE:f_gen -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/f_gen_v1_00_a/data/f_gen_v2_1_
   0.mpd line 27 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 4
INFO:MDT - IPNAME:f_gen_0 INSTANCE:f_gen -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/pcores/f_gen_v1_00_a/data/f_gen_v2_1_
   0.mpd line 28 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...
INFO:MDT - IPNAME:plb_ethernet INSTANCE:plb_eth2_contr -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 275 - This design
   requires design constraints to guarantee performance. 
   Please refer to the plb_ethernet_v1_01_a data sheet for details.
   The PLB Bus clock frequency must be greater than or equal to 65 MHz for 100
   Mbs Ethernet operation and greater than or equal to 6.5 MHz for 10 Mbs
   Ethernet operation.
INFO:MDT - IPNAME:plb_ethernet INSTANCE:plb_eth1_contr -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 302 - This design
   requires design constraints to guarantee performance. 
   Please refer to the plb_ethernet_v1_01_a data sheet for details.
   The PLB Bus clock frequency must be greater than or equal to 65 MHz for 100
   Mbs Ethernet operation and greater than or equal to 6.5 MHz for 10 Mbs
   Ethernet operation.
INFO:MDT - IPNAME:plb_ddr INSTANCE:plb_DDR_SDRAM -
   /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 380 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.

IPNAME:opb_v20 INSTANCE:opb - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs
line 175 - 1 master(s) : 8 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs
line 183 - 4 master(s) : 9 slave(s)

Check port drivers...


Performing Clock DRCs...


INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use
   this component. This license does not give you access to source code
   implementing this component.


INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use
   this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plb_eth2_contr core has constraints automatically generated by XPS in
implementation/plb_eth2_contr_wrapper/plb_eth2_contr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The plb_eth1_contr core has constraints automatically generated by XPS in
implementation/plb_eth1_contr_wrapper/plb_eth1_contr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The opb_intc_0 core has constraints automatically generated by XPS in
implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...


Processing licensed instances ...

IPNAME:plb_ethernet INSTANCE:plb_eth2_contr -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 275 - processing license

IPNAME:plb_ethernet INSTANCE:plb_eth1_contr -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 302 - processing license

Completion time: 2.00 seconds

Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...
IPNAME:plb_ethernet INSTANCE:plb_eth2_contr -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 275 - Copying
(BBD-specified) netlist files.
IPNAME:plb_ethernet INSTANCE:plb_eth1_contr -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 302 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:boot_ppc_bram -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 373 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 1.00 seconds

Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.

INSTANCE:dnepr - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 76 -
Running XST synthesis

INSTANCE:grid_gen - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 94 -
Running XST synthesis

INSTANCE:delay_meter - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
106 - Running XST synthesis

INSTANCE:ft_fd_input - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
117 - Running XST synthesis

INSTANCE:ppc405_1 - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 131
- Running XST synthesis

INSTANCE:ppc405_0 - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 137
- Running XST synthesis

INSTANCE:jtagppc_0 - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 154
- Running XST synthesis

INSTANCE:plb2opb - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 162 -
Running XST synthesis

INSTANCE:opb - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 175 -
Running XST synthesis

INSTANCE:plb - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 183 -
Running XST synthesis

INSTANCE:reset_block - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
193 - Running XST synthesis

INSTANCE:system_clk_0 - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
210 - Running XST synthesis

INSTANCE:ddr_fb_dcm - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
219 - Running XST synthesis

INSTANCE:ddr90_dcm - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 237
- Running XST synthesis

INSTANCE:sys_dcm - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 257 -
Running XST synthesis

INSTANCE:plb_eth2_contr - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs
line 275 - Running XST synthesis

INSTANCE:plb_eth1_contr - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs
line 302 - Running XST synthesis

INSTANCE:opb_intc_0 - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
330 - Running XST synthesis

INSTANCE:opb_flash - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 340
- Running XST synthesis

INSTANCE:boot_ppc_cntrl - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs
line 362 - Running XST synthesis

INSTANCE:boot_ppc_bram - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
373 - Running XST synthesis

INSTANCE:plb_ddr_sdram - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
380 - Running XST synthesis

INSTANCE:uart_tuts - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 427
- Running XST synthesis

INSTANCE:rs232_1 - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 444 -
Running XST synthesis

INSTANCE:rs232_2 - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 461 -
Running XST synthesis

INSTANCE:gpio_leds - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 479
- Running XST synthesis

INSTANCE:freq_detect - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
490 - Running XST synthesis

INSTANCE:reg_version - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line
503 - Running XST synthesis

INSTANCE:f_gen_0 - /home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 513 -
Running XST synthesis


Running NGCBUILD ...

IPNAME:plb_eth2_contr_wrapper INSTANCE:plb_eth2_contr -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 275 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file
</opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/ngcbuild -p xc2vp50ff1152-6
-intstyle silent -uc plb_eth2_contr_wrapper.ucf -sd ..
plb_eth2_contr_wrapper.ngc ../plb_eth2_contr_wrapper.ngc


Reading NGO file
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_eth2_contr_wrapper/p
lb_eth2_contr_wrapper.ngc" ...

Executing edif2ngd -noa "ethernet_v1_01_a_dmem_v2.edn"
"ethernet_v1_01_a_dmem_v2.ngo"

Release 10.1.03 - edif2ngd K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (lin)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_v1_01_a_dmem_v2.ngo"...

Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_eth2_contr_wrapper/e
thernet_v1_01_a_dmem_v2.ngo"...


Applying constraints in "plb_eth2_contr_wrapper.ucf" to the design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.


-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_eth2_contr_wrapper.ngc" ...


Writing NGCBUILD log file "../plb_eth2_contr_wrapper.blc"...

NGCBUILD done.

IPNAME:plb_eth1_contr_wrapper INSTANCE:plb_eth1_contr -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 302 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file
</opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/ngcbuild -p xc2vp50ff1152-6
-intstyle silent -uc plb_eth1_contr_wrapper.ucf -sd ..
plb_eth1_contr_wrapper.ngc ../plb_eth1_contr_wrapper.ngc


Reading NGO file
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_eth1_contr_wrapper/p
lb_eth1_contr_wrapper.ngc" ...

Executing edif2ngd -noa "ethernet_v1_01_a_dmem_v2.edn"
"ethernet_v1_01_a_dmem_v2.ngo"

Release 10.1.03 - edif2ngd K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (lin)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_v1_01_a_dmem_v2.ngo"...

Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_eth1_contr_wrapper/e
thernet_v1_01_a_dmem_v2.ngo"...


Applying constraints in "plb_eth1_contr_wrapper.ucf" to the design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.


-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_eth1_contr_wrapper.ngc" ...


Writing NGCBUILD log file "../plb_eth1_contr_wrapper.blc"...

NGCBUILD done.

IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 330 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file
</opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/ngcbuild -p xc2vp50ff1152-6
-intstyle silent -uc opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc
../opb_intc_0_wrapper.ngc


Reading NGO file
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/opb_intc_0_wrapper/opb_i
ntc_0_wrapper.ngc" ...


Applying constraints in "opb_intc_0_wrapper.ucf" to the design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.


-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...


Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.

IPNAME:plb_ddr_sdram_wrapper INSTANCE:plb_ddr_sdram -
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/system.mhs line 380 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file
</opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/ngcbuild -p xc2vp50ff1152-6
-intstyle silent -sd .. plb_ddr_sdram_wrapper.ngc ../plb_ddr_sdram_wrapper.ngc


Reading NGO file
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_ddr_sdram_wrapper/pl
b_ddr_sdram_wrapper.ngc" ...

Executing edif2ngd -noa
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_ddr_sdram_wrapper_as
ync_fifo_v4_0.edn" "plb_ddr_sdram_wrapper_async_fifo_v4_0.ngo"

Release 10.1.03 - edif2ngd K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (lin)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "plb_ddr_sdram_wrapper_async_fifo_v4_0.ngo"...

Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_ddr_sdram_wrapper/pl
b_ddr_sdram_wrapper_async_fifo_v4_0.ngo"...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.


-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_sdram_wrapper.ngc" ...


Writing NGCBUILD log file "../plb_ddr_sdram_wrapper.blc"...


NGCBUILD done.


Rebuilding cache ...


Total run time: 417.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/10.1/ISE/data/ngcflow.csf>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc


Reading NGO file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/synthesis/system.ngc"
...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.


-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...


Writing NGCBUILD log file "../implementation/system.blc"...


NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp50ff1152-6 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc2vp50ff1152-6 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

.... Copying flowfile /opt/Xilinx/10.1/ISE/xilinx/data/fpga.flw into working
directory /home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation 


Using Flow File:
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/fpga.flw 
Using Option File(s): 
 /home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp50ff1152-6 -nt timestamp -bm system.bmm
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Command Line: /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/ngdbuild -p xc2vp50ff1152-6
-nt timestamp -bm system.bmm
/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/system.ngc" ...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/dnepr_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/grid_gen_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/delay_meter_wrapper.ngc"
...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/ft_fd_input_wrapper.ngc"
...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/jtagppc_0_wrapper.ngc"..
.
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb2opb_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/opb_wrapper.ngc"...

Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/reset_block_wrapper.ngc"
...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/system_clk_0_wrapper.ngc
"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/ddr_fb_dcm_wrapper.ngc".
..
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/ddr90_dcm_wrapper.ngc"..
.
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/sys_dcm_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_eth2_contr_wrapper.n
gc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_eth1_contr_wrapper.n
gc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/opb_intc_0_wrapper.ngc".
..
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/opb_flash_wrapper.ngc"..
.
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/boot_ppc_cntrl_wrapper.n
gc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/boot_ppc_bram_wrapper.ng
c"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/plb_ddr_sdram_wrapper.ng
c"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/uart_tuts_wrapper.ngc"..
.
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/rs232_1_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/rs232_2_wrapper.ngc"...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/gpio_leds_wrapper.ngc"..
.
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/freq_detect_wrapper.ngc"
...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/reg_version_wrapper.ngc"
...
Loading design module
"/home/atana/RTI/dnepr/hw/mm010_dd13_dts/implementation/f_gen_0_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "system.ucf" to the design...

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

Resolving constraint associations...

Checking Constraint Associations...
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth2_PHY_rx_er_IBUF NODELAY> is overridden on the design
   object Eth2_PHY_rx_er by the constraint <NET "Eth2_PHY_rx_er"				NODELAY;>
   [system.ucf(122)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth2_PHY_rx_data_3_IBUF NODELAY> is overridden on the design
   object Eth2_PHY_rx_data<3> by the constraint <NET
   "Eth2_PHY_rx_data<3>"		NODELAY;> [system.ucf(117)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth2_PHY_rx_data_2_IBUF NODELAY> is overridden on the design
   object Eth2_PHY_rx_data<2> by the constraint <NET
   "Eth2_PHY_rx_data<2>"		NODELAY;> [system.ucf(118)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth2_PHY_rx_data_1_IBUF NODELAY> is overridden on the design
   object Eth2_PHY_rx_data<1> by the constraint <NET
   "Eth2_PHY_rx_data<1>"		NODELAY;> [system.ucf(119)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth2_PHY_rx_data_0_IBUF NODELAY> is overridden on the design
   object Eth2_PHY_rx_data<0> by the constraint <NET
   "Eth2_PHY_rx_data<0>"		NODELAY;> [system.ucf(120)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth2_PHY_dv_IBUF NODELAY> is overridden on the design object
   Eth2_PHY_dv by the constraint <NET "Eth2_PHY_dv"					NODELAY;>
   [system.ucf(121)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth2_PHY_crs_IBUF NODELAY> is overridden on the design
   object Eth2_PHY_crs by the constraint <NET "Eth2_PHY_crs"				NODELAY;>
   [system.ucf(123)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth2_PHY_col_IBUF NODELAY> is overridden on the design
   object Eth2_PHY_col by the constraint <NET "Eth2_PHY_col"				NODELAY;>
   [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth1_PHY_rx_er_IBUF NODELAY> is overridden on the design
   object Eth1_PHY_rx_er by the constraint <NET "Eth1_PHY_rx_er"				NODELAY;>
   [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth1_PHY_rx_data_3_IBUF NODELAY> is overridden on the design
   object Eth1_PHY_rx_data<3> by the constraint <NET
   "Eth1_PHY_rx_data<3>"		NODELAY;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth1_PHY_rx_data_2_IBUF NODELAY> is overridden on the design
   object Eth1_PHY_rx_data<2> by the constraint <NET
   "Eth1_PHY_rx_data<2>"		NODELAY;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth1_PHY_rx_data_1_IBUF NODELAY> is overridden on the design
   object Eth1_PHY_rx_data<1> by the constraint <NET
   "Eth1_PHY_rx_data<1>"		NODELAY;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth1_PHY_rx_data_0_IBUF NODELAY> is overridden on the design
   object Eth1_PHY_rx_data<0> by the constraint <NET
   "Eth1_PHY_rx_data<0>"		NODELAY;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth1_PHY_dv_IBUF NODELAY> is overridden on the design object
   Eth1_PHY_dv by the constraint <NET "Eth1_PHY_dv"					NODELAY;>
   [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth1_PHY_crs_IBUF NODELAY> is overridden on the design
   object Eth1_PHY_crs by the constraint <NET "Eth1_PHY_crs"				NODELAY;>
   [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET: UniqueName:
   /system/EXPANDED/Eth1_PHY_col_IBUF NODELAY> is overridden on the design
   object Eth1_PHY_col by the constraint <NET "Eth1_PHY_col"				NODELAY;>
   [system.ucf(115)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[4].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[5].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEN
   D_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   4].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   5].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   5].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1
   5].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2
   ].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[3
   ].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].
   I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGIS
   TERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGIS
   TERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGIS
   TERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGIS
   TERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR
   _REG[3].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR
   _REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_G
   EN[0].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[4].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[5].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[5].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[5].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[6].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[6].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[6].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[7].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[7].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[7].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/REQPRI_FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/REQPRI_FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/PENDREQ_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/PENDPRI_FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/PENDPRI_FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/SSIZE_FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/SSIZE_FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/WRBTERM_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/REARB_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDWDADDR_FF_GEN[3].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDWDADDR_FF_GEN[2].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDWDADDR_FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDWDADDR_FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDBTERM_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/ERR_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/IP2INTC_IRPT_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx
   1a_generate.INST_PADCOUNTER/z_ff' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX
   3_GENERATE.INST_COLRETRYCNT/z_ff' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX
   3_GENERATE.INST_COLWINDOWNIBCNT/z_ff' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX
   3_GENERATE.inst_jamTxNibCnt/z_ff' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_
   COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_C
   OUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DW
   N_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[11].Counter
   _Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[10].Counter
   _Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[0].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[1].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[2].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[3].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[4].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[8].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[9].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[10].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[11].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[12].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[13].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP
   _DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_
   DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_
   UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[11].Co
   unter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[10].Co
   unter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_B
   URST.I_DTIME_CONTROLLER/CONTROL_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_B
   URST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_B
   URST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_B
   URST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU237' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU237' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU237' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/REQPRI_FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/REQPRI_FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/PENDREQ_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/PENDPRI_FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/PENDPRI_FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/SSIZE_FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/SSIZE_FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/WRBTERM_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/REARB_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDWDADDR_FF_GEN[3].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDWDADDR_FF_GEN[2].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDWDADDR_FF_GEN[1].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDWDADDR_FF_GEN[0].FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/RDBTERM_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/ERR_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MAST
   ER_ATTACH/IP2INTC_IRPT_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx
   1a_generate.INST_PADCOUNTER/z_ff' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX
   3_GENERATE.INST_COLRETRYCNT/z_ff' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX
   3_GENERATE.INST_COLWINDOWNIBCNT/z_ff' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX
   3_GENERATE.inst_jamTxNibCnt/z_ff' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_
   COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_C
   OUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DW
   N_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[11].Counter
   _Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[10].Counter
   _Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_
   BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_
   Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[0].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[1].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[2].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[3].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[4].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[8].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[9].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[10].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[11].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[12].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_M
   UX[13].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP
   _DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_
   DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_
   UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[11].Co
   unter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[10].Co
   unter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP
   /USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Cou
   nter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_B
   URST.I_DTIME_CONTROLLER/CONTROL_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_B
   URST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_B
   URST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_B
   URST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/IN
   ST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU237' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU35' has unconnected output pin

WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_WRAP_FIFO/BU237' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE
   /V2_DMEM.I_RX_FIFO/BU237' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCN
   TR_I/CARRY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OU
   T' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_O
   UT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7].I_FDR
   SE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6].I_FDR
   SE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5].I_FDR
   SE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4].I_FDR
   SE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDR
   SE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDR
   SE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDR
   SE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MO
   DE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDR
   SE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/G
   EN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/G
   EN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/G
   EN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/G
   EN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/G
   EN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/G
   EN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I
   _CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I
   _CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I
   _CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR
   _REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR
   _REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_G
   EN[0].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE
   _REGISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].
   I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].
   I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_
   BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTE
   RS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTE
   RS[1].I_BKEND_CE_REG' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 386

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "2vp50ff1152-6".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...

Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:18c0a3d9) REAL time: 28 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: Flash_A<31>   IOSTANDARD = LVCMOS25
   	 Comp: Flash_A<30>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<29>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<28>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<27>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<26>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<25>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<24>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<23>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<22>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<21>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<20>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<19>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<18>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<17>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<16>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<15>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<14>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<13>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<12>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<11>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<10>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<9>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<8>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<7>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<6>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<5>   IOSTANDARD = LVCMOS25
   	 Comp: Flash_A<4>   IOSTANDARD = LVCMOS25
   	 Comp: Flash_A<3>   IOSTANDARD = LVTTL
   	 Comp: Flash_A<2>   IOSTANDARD = LVCMOS25
   	 Comp: Flash_A<1>   IOSTANDARD = LVCMOS25
   	 Comp: Flash_A<0>   IOSTANDARD = LVCMOS25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: LEDS<0>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: LEDS<2>   IOSTANDARD = PCI33_3
   	 Comp: LEDS<1>   IOSTANDARD = PCI33_3
   	 Comp: LEDS<0>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 177 IOs, 173 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7 (Checksum:18c0a3d9) REAL time: 28 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires special design considerations when operating above 350 MHz in the -7
   speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:18c2bd91) REAL time: 28 secs 

Phase 4.2
...

.....


WARNING:Place:83 - This design either uses more than 8 clock buffers or has clock buffers locked into primary and
   secondary sites. Since only one clock buffer output signal from a primary / secondary pair may enter any clock region
   it is necessary to partition the clock logic being driven by these clocks into different clock regions. It may be
   possible through Floorplanning all or just part of the logic being driven by the Global clocks to achieve a legal
   placement for this design.
..........................
..............
...........
.....
............

....
..
...................

Phase 4.2 (Checksum:890dd929) REAL time: 1 mins 17 secs 

...

Phase 5.30
Phase 5.30 (Checksum:18ccac42) REAL time: 1 mins 18 secs 

Phase 6.3
....
Phase 6.3 (Checksum:18d4291e) REAL time: 1 mins 19 secs 

Phase 7.5
Phase 7.5 (Checksum:18d4291e) REAL time: 1 mins 19 secs 

Phase 8.4

................
................
........
...

Phase 8.4 (Checksum:18d4291e) REAL time: 1 mins 29 secs 

Phase 9.28

Phase 9.28 (Checksum:18d4291e) REAL time: 1 mins 30 secs 

Phase 10.8

................................

..........
............

.....

........
.......
.......
.............

..........
.....

.......
........

.......
........

...........
............

Phase 10.8 (Checksum:903a1a4f) REAL time: 2 mins 27 secs 

Phase 11.29
Phase 11.29 (Checksum:903a1a4f) REAL time: 2 mins 27 secs 

Phase 12.5

Phase 12.5 (Checksum:903a1a4f) REAL time: 2 mins 28 secs 

Phase 13.18

Phase 13.18 (Checksum:905ef2a4) REAL time: 3 mins 34 secs 

Phase 14.5
Phase 14.5 (Checksum:905ef2a4) REAL time: 3 mins 35 secs 

Phase 15.27

Phase 15.27 (Checksum:905ef2a4) REAL time: 3 mins 49 secs 

Phase 16.24

Phase 16.24 (Checksum:905ef2a4) REAL time: 3 mins 53 secs 

REAL time consumed by placer: 3 mins 54 secs 
CPU  time consumed by placer: 3 mins 53 secs 


Design Summary:
Number of errors:      0
Number of warnings:  114
Logic Utilization:
  Number of Slice Flip Flops:        11,413 out of  47,232   24%
  Number of 4 input LUTs:            14,179 out of  47,232   30%
Logic Distribution:
  Number of occupied Slices:         10,494 out of  23,616   44%
    Number of Slices containing only related logic:  10,494 out of  10,494 100%
    Number of Slices containing unrelated logic:          0 out of  10,494   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      14,970 out of  47,232   31%
    Number used as logic:            12,969
    Number used as a route-thru:        791
    Number used for Dual Port RAMs:     414
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     796
  Number of bonded IOBs:                179 out of     692   25%
    IOB Flip Flops:                     295
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     64 out of     232   27%
  Number of BUFGMUXs:                    10 out of      16   62%
  Number of DCMs:                         3 out of       8   37%

Peak Memory Usage:  732 MB
Total REAL time to MAP completion:  4 mins 36 secs 
Total CPU time to MAP completion:   4 mins 35 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp50.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp50, package ff1152, speed -6

WARNING:ConstraintSystem:64 - Constraint <NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW = 1.8 ns;> [system.pcf(23360)] overrides
   constraint <NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW = 2 ns;> [system.pcf(23359)] on the design object
   'Eth1_PHY_tx_clk_IBUF'.

WARNING:ConstraintSystem:65 - Constraint <NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23362)]
   overrides constraint <NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23361)].

WARNING:ConstraintSystem:64 - Constraint <NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW = 1.8 ns;> [system.pcf(23364)] overrides
   constraint <NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW = 2 ns;> [system.pcf(23363)] on the design object
   'Eth2_PHY_tx_clk_IBUF'.

WARNING:ConstraintSystem:65 - Constraint <NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23366)]
   overrides constraint <NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23365)].

WARNING:ConstraintSystem:64 - Constraint <NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW = 1.8 ns;> [system.pcf(23368)] overrides
   constraint <NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW = 2 ns;> [system.pcf(23367)] on the design object
   'Eth1_PHY_rx_clk_IBUF'.

WARNING:ConstraintSystem:65 - Constraint <NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23370)]
   overrides constraint <NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23369)].

WARNING:ConstraintSystem:64 - Constraint <NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW = 1.8 ns;> [system.pcf(23372)] overrides
   constraint <NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW = 2 ns;> [system.pcf(23371)] on the design object
   'Eth2_PHY_rx_clk_IBUF'.

WARNING:ConstraintSystem:65 - Constraint <NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23374)]
   overrides constraint <NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23373)].


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


WARNING:Timing:3223 - Timing constraint PATH "TS_RST2_path" TIG; ignored during timing analysis.


Device speed data version:  "PRODUCTION 1.94 2008-07-25".



Device Utilization Summary:

   Number of BUFGMUXs                       10 out of 16     62%
   Number of DCMs                            3 out of 8      37%
      Number of LOCed DCMs                   2 out of 3      66%

   Number of External DIFFMs                 1 out of 344     1%
      Number of LOCed DIFFMs                 1 out of 1     100%

   Number of External DIFFSs                 1 out of 344     1%
      Number of LOCed DIFFSs                 1 out of 1     100%

   Number of External IOBs                 177 out of 692    25%
      Number of LOCed IOBs                 173 out of 177    97%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
      Number of LOCed PPC405s                1 out of 2      50%

   Number of RAMB16s                        64 out of 232    27%
   Number of SLICEs                      10494 out of 23616  44%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal boot_ppc_cntrl_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<17> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<18> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<19> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<20> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<21> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<22> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<23> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<24> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<25> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<26> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<27> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<28> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<29> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal boot_ppc_bram/boot_ppc_bram/BRAM_Din_B<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase 1: 87104 unrouted;       REAL time: 38 secs 


Phase 2: 76294 unrouted;       REAL time: 44 secs 


Phase 3: 22811 unrouted;       REAL time: 58 secs 

Phase 4: 22811 unrouted; (376840)      REAL time: 58 secs 


Phase 5: 23341 unrouted; (5696)      REAL time: 1 mins 18 secs 

Phase 6: 23384 unrouted; (0)      REAL time: 1 mins 19 secs 


Phase 7: 0 unrouted; (295)      REAL time: 1 mins 45 secs 


Phase 8: 0 unrouted; (295)      REAL time: 1 mins 56 secs 


Updating file: system.ncd with current fully routed design.


Phase 9: 0 unrouted; (0)      REAL time: 2 mins 28 secs 


Phase 10: 0 unrouted; (0)      REAL time: 2 mins 31 secs 


Phase 11: 0 unrouted; (0)      REAL time: 3 mins 1 secs 




Total REAL time to Router completion: 3 mins 7 secs 
Total CPU time to Router completion: 3 mins 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: Eth2_PHY_tx_clk_IBUF
Net Name: Eth1_PHY_rx_clk_IBUF
Net Name: Eth1_PHY_tx_clk_IBUF
Net Name: Eth2_PHY_rx_clk_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|boot_ppc_cntrl_port_ |              |      |      |            |             |
|            BRAM_Clk |     BUFGMUX3S| No   | 8834 |  0.615     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|         sys_clk_n_s |     BUFGMUX7S| No   |   36 |  0.337     |  1.729      |
+---------------------+--------------+------+------+------------+-------------+
|      ddr_clk_90_n_s |     BUFGMUX5P| No   |   32 |  0.337     |  1.729      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX4S| No   |  139 |  0.337     |  1.729      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_90_n_s |     BUFGMUX1S| No   |    6 |  0.251     |  1.723      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX0P| No   |   15 |  0.251     |  1.723      |
+---------------------+--------------+------+------+------------+-------------+
|             cpu_clk |     BUFGMUX4P| No   |    1 |  0.000     |  1.529      |
+---------------------+--------------+------+------+------------+-------------+
|Eth2_PHY_tx_clk_IBUF |              |      |      |            |             |
|                     |         Local|      |   37 |  0.244     |  1.602      |
+---------------------+--------------+------+------+------------+-------------+
|Eth1_PHY_rx_clk_IBUF |              |      |      |            |             |
|                     |         Local|      |   20 |  0.137     |  1.427      |
+---------------------+--------------+------+------+------------+-------------+
|Eth1_PHY_tx_clk_IBUF |              |      |      |            |             |
|                     |         Local|      |   36 |  0.190     |  1.590      |
+---------------------+--------------+------+------+------------+-------------+
|Eth2_PHY_rx_clk_IBUF |              |      |      |            |             |
|                     |         Local|      |   21 |  0.206     |  1.520      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  2.682     |  6.297      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 14

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_sys_clk_s = PERIOD TIMEGRP "sys_clk_s" | SETUP   |     0.039ns|     9.657ns|       0|           0
   9.7 ns HIGH 50%                          | HOLD    |     0.068ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "sys_ | SETUP   |     0.259ns|     2.441ns|       0|           0
  clk_s" TO TIMEGRP "clk_90_s" 2.7 ns       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW = 1.8  | NETSKEW |     1.085ns|     0.715ns|       0|           0
  ns                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW = 1.8  | NETSKEW |     1.086ns|     0.714ns|       0|           0
  ns                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW = 1.8  | NETSKEW |     1.332ns|     0.468ns|       0|           0
  ns                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW = 1.8  | NETSKEW |     1.405ns|     0.395ns|       0|           0
  ns                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "clk_90_s" 10 n | SETUP   |     1.625ns|     6.750ns|       0|           0
  s HIGH 50%                                | HOLD    |     5.620ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_ddr_Clk_90 = PERIOD TIMEGRP "ddr_clk_9 | SETUP   |     1.721ns|     7.979ns|       0|           0
  0_s" 9.7 ns HIGH 50%                      | HOLD    |     0.515ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TSRX2IN = MAXDELAY FROM TIMEGRP "PADS" TO | MAXDELAY|     3.592ns|     2.408ns|       0|           0
   TIMEGRP "RX2CLK_GRP" 6 ns                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSRX1IN = MAXDELAY FROM TIMEGRP "PADS" TO | MAXDELAY|     3.662ns|     2.338ns|       0|           0
   TIMEGRP "RX1CLK_GRP" 6 ns                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSTX1OUT = MAXDELAY FROM TIMEGRP "TX1CLK_ | MAXDELAY|     7.122ns|     2.878ns|       0|           0
  GRP" TO TIMEGRP "PADS" 10 ns              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSTX2OUT = MAXDELAY FROM TIMEGRP "TX2CLK_ | MAXDELAY|     7.130ns|     2.870ns|       0|           0
  GRP" TO TIMEGRP "PADS" 10 ns              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns | SETUP   |    11.066ns|     8.382ns|       0|           0
   HIGH 14 ns                               | HOLD    |     0.539ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns | SETUP   |    11.104ns|     8.274ns|       0|           0
   HIGH 14 ns                               | HOLD    |     0.533ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns | SETUP   |    22.655ns|     5.146ns|       0|           0
   HIGH 14 ns                               | HOLD    |     0.632ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns | SETUP   |    22.767ns|     4.973ns|       0|           0
   HIGH 14 ns                               | HOLD    |     0.536ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST3_path" TIG                   | SETUP   |         N/A|     2.304ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST2_path" TIG                   | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     4.354ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" 3 n | N/A     |         N/A|         N/A|     N/A|         N/A
  s HIGH 50%                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSRXIN_plb_eth1_contr = MAXDELAY FROM TIM | N/A     |         N/A|         N/A|     N/A|         N/A
  EGRP "PADS" TO TIMEGRP         "RXCLK_GRP |         |            |            |        |            
  _plb_eth1_contr" 6 ns                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSTXOUT_plb_eth1_contr = MAXDELAY FROM TI | N/A     |         N/A|         N/A|     N/A|         N/A
  MEGRP "TXCLK_GRP_plb_eth1_contr" TO       |         |            |            |        |            
     TIMEGRP "PADS" 10 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSRXIN_plb_eth2_contr = MAXDELAY FROM TIM | N/A     |         N/A|         N/A|     N/A|         N/A
  EGRP "PADS" TO TIMEGRP         "RXCLK_GRP |         |            |            |        |            
  _plb_eth2_contr" 6 ns                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSTXOUT_plb_eth2_contr = MAXDELAY FROM TI | N/A     |         N/A|         N/A|     N/A|         N/A
  MEGRP "TXCLK_GRP_plb_eth2_contr" TO       |         |            |            |        |            
     TIMEGRP "PADS" 10 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns | N/A     |         N/A|         N/A|     N/A|         N/A
   HIGH 14 ns                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW = 2 ns | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns | N/A     |         N/A|         N/A|     N/A|         N/A
   HIGH 14 ns                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW = 2 ns | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns | N/A     |         N/A|         N/A|     N/A|         N/A
   HIGH 14 ns                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW = 2 ns | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns | N/A     |         N/A|         N/A|     N/A|         N/A
   HIGH 14 ns                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW = 2 ns | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 33 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 16 secs 
Total CPU time to PAR completion: 3 mins 16 secs 

Peak Memory Usage:  651 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 45
Number of info messages: 1


Writing design to file system.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
Loading device for application Rf_Device from file '2vp50.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp50, package ff1152, speed -6

WARNING:ConstraintSystem:64 - Constraint <NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW =
   1.8 ns;> [system.pcf(23360)] overrides constraint <NET "Eth1_PHY_tx_clk_IBUF"
   MAXSKEW = 2 ns;> [system.pcf(23359)] on the design object
   'Eth1_PHY_tx_clk_IBUF'.

WARNING:ConstraintSystem:65 - Constraint <NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40
   ns HIGH 14 ns;> [system.pcf(23362)] overrides constraint <NET
   "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23361)].

WARNING:ConstraintSystem:64 - Constraint <NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW =
   1.8 ns;> [system.pcf(23364)] overrides constraint <NET "Eth2_PHY_tx_clk_IBUF"
   MAXSKEW = 2 ns;> [system.pcf(23363)] on the design object
   'Eth2_PHY_tx_clk_IBUF'.

WARNING:ConstraintSystem:65 - Constraint <NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40
   ns HIGH 14 ns;> [system.pcf(23366)] overrides constraint <NET
   "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23365)].

WARNING:ConstraintSystem:64 - Constraint <NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW =
   1.8 ns;> [system.pcf(23368)] overrides constraint <NET "Eth1_PHY_rx_clk_IBUF"
   MAXSKEW = 2 ns;> [system.pcf(23367)] on the design object
   'Eth1_PHY_rx_clk_IBUF'.

WARNING:ConstraintSystem:65 - Constraint <NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40
   ns HIGH 14 ns;> [system.pcf(23370)] overrides constraint <NET
   "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23369)].

WARNING:ConstraintSystem:64 - Constraint <NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW =
   1.8 ns;> [system.pcf(23372)] overrides constraint <NET "Eth2_PHY_rx_clk_IBUF"
   MAXSKEW = 2 ns;> [system.pcf(23371)] on the design object
   'Eth2_PHY_rx_clk_IBUF'.

WARNING:ConstraintSystem:65 - Constraint <NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40
   ns HIGH 14 ns;> [system.pcf(23374)] overrides constraint <NET
   "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;> [system.pcf(23373)].


WARNING:Timing:3223 - Timing constraint PATH "TS_RST2_path" TIG; ignored during
   timing analysis.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx system.ncd
system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp50,-6 (PRODUCTION 1.94 2008-07-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1082741 paths, 4 nets, and 86231 connections

Design statistics:
   Minimum period:   9.657ns (Maximum frequency: 103.552MHz)
   Maximum path delay from/to any node:   2.878ns
   Maximum net skew:   0.715ns


Analysis completed Tue Jun 24 16:12:40 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 9
Number of info messages: 2
Total time: 30 secs 



xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************
Running Bitgen..

*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Loading device for application Rf_Device from file '2vp50.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp50, package ff1152, speed -6

Opened constraints file system.pcf.


Tue Jun 24 16:12:50 2014

Updating BRAM initialization data for design system.ncd.

Saving updated design in "system_bd.ncd".

Running DRC.

WARNING:PhysDesignRules:367 - The signal <boot_ppc_cntrl_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   Flash_CEN<0> is set but the tri state is not configured. 

WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   Flash_CEN<1> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   Flash_CEN<2> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   Flash_CEN<3> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<10> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<11> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<20> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<12> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<21> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<13> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<30> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<22> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<14> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<23> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<15> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<24> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<16> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<25> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<17> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<26> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<18> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<27> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<19> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<28> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Flash_A<29> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp Flash_A<6>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp Flash_A<7>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp Flash_A<8>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp Flash_A<9>
   is set but the tri state is not configured. 
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   sys_dcm/sys_dcm/Using_Virtex.DCM_INST, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules:1095 - General routing resources will be used for the
   signal DDR_CLK_FB_IBUFG of DCM comp
   ddr_fb_dcm/ddr_fb_dcm/Using_Virtex.DCM_INST CLKIN since the driving IOB comp
   DDR_CLK_FB is not located on the same (top or bottom) edge of the device.
   General routing will cause increased clock delay. To get dedicated clock
   routing resources, locate both comps on the top edge or the bottom edge of
   the device.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFI
   FO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9
   .A>:<RAMB16_RAMB16A>.  The block is configured to use an input parity pins.
   There is a dangling output parity pin.
WARNING:PhysDesignRules:1063 - Dangling pins on
   block:<plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIF
   O/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A>:<
   RAMB16_RAMB16A>.  The block is configured to use an input parity pins. There
   is a dangling output parity pin.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   Flash_OEN is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   Flash_WEN is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp Flash_Rst
   is set but the tri state is not configured. 
DRC detected 0 errors and 68 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_0' updated to placement 'RAMB16_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_1' updated to placement 'RAMB16_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_2' updated to placement 'RAMB16_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_3' updated to placement 'RAMB16_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_4' updated to placement 'RAMB16_X3Y8' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_5' updated to placement 'RAMB16_X5Y11' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_6' updated to placement 'RAMB16_X5Y12' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_7' updated to placement 'RAMB16_X5Y8' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_8' updated to placement 'RAMB16_X3Y7' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_9' updated to placement 'RAMB16_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_10' updated to placement 'RAMB16_X2Y8' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_11' updated to placement 'RAMB16_X4Y7' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_12' updated to placement 'RAMB16_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_13' updated to placement 'RAMB16_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_14' updated to placement 'RAMB16_X5Y9' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_15' updated to placement 'RAMB16_X5Y10' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_16' updated to placement 'RAMB16_X3Y5' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_17' updated to placement 'RAMB16_X2Y7' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_18' updated to placement 'RAMB16_X2Y5' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_19' updated to placement 'RAMB16_X4Y5' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_20' updated to placement 'RAMB16_X2Y6' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_21' updated to placement 'RAMB16_X4Y6' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_22' updated to placement 'RAMB16_X3Y6' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_23' updated to placement 'RAMB16_X5Y7' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_24' updated to placement 'RAMB16_X5Y6' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_25' updated to placement 'RAMB16_X6Y7' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_26' updated to placement 'RAMB16_X6Y5' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_27' updated to placement 'RAMB16_X5Y5' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_28' updated to placement 'RAMB16_X6Y6' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_29' updated to placement 'RAMB16_X6Y4' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_30' updated to placement 'RAMB16_X7Y7' from design.


INFO:Data2MEM:100 - BRAM 'boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_31' updated to placement 'RAMB16_X7Y6' from design.




Done!

