
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549824 heartbeat IPC: 3.92184 cumulative IPC: 3.92184 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5242341 heartbeat IPC: 3.714 cumulative IPC: 3.81509 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005865 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 42 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005865 (Simulation time: 0 hr 0 min 42 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 59042090 heartbeat IPC: 0.195939 cumulative IPC: 0.195939 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 109771155 heartbeat IPC: 0.197126 cumulative IPC: 0.196531 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 159273696 heartbeat IPC: 0.20201 cumulative IPC: 0.198324 (Simulation time: 0 hr 2 min 30 sec) 
Finished CPU 0 instructions: 30000004 cycles: 151267832 cumulative IPC: 0.198324 (Simulation time: 0 hr 2 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.198324 instructions: 30000004 cycles: 151267832
cpu0_DTLB TOTAL     ACCESS:    7979960  HIT:    6402201  MISS:    1577759
cpu0_DTLB LOAD      ACCESS:    7873387  HIT:    6295628  MISS:    1577759
cpu0_DTLB RFO       ACCESS:     106573  HIT:     106573  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74461 cycles
cpu0_ITLB TOTAL     ACCESS:    3220616  HIT:    3220616  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3220616  HIT:    3220616  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577759  HIT:    1575421  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577759  HIT:    1575421  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.199 cycles
cpu0_L1D TOTAL     ACCESS:    6569980  HIT:    4182953  MISS:    2387027
cpu0_L1D LOAD      ACCESS:    6460710  HIT:    4075859  MISS:    2384851
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        162  MISS:       2176
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 83.6759 cycles
cpu0_L2C TOTAL     ACCESS:    2474986  HIT:     821408  MISS:    1653578
cpu0_L2C LOAD      ACCESS:    2384851  HIT:     731398  MISS:    1653453
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2176  HIT:       2070  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 104.587 cycles
LLC TOTAL     ACCESS:    1741229  HIT:     989604  MISS:     751625
LLC LOAD      ACCESS:    1653453  HIT:     902098  MISS:     751355
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87670  HIT:      87400  MISS:        270
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 183.891 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16697  ROW_BUFFER_MISS:     734631
 DBUS AVG_CONGESTED_CYCLE:    3.74444
 WQ ROW_BUFFER_HIT:      45801  ROW_BUFFER_MISS:      39428  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6412
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

