// Seed: 296007279
module module_0;
  assign id_1 = id_1;
  localparam id_2 = 1 == id_2[-1];
  wire id_3, id_4, id_6;
  id_7 :
  assert property (@(-1'b0) id_5);
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20;
  parameter id_21 = id_6;
  module_0 modCall_1 ();
  always_comb begin : LABEL_0
    id_1 = -1;
  end
endmodule
