Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  9 19:25:31 2023
| Host         : DESKTOP-849AITH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22713 register/latch pins with no clock driven by root clock pin: design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q (HIGH)

 There are 22713 register/latch pins with no clock driven by root clock pin: design_1_i/mic2bram_0/inst/ws_cnt_reg[6]/Q (HIGH)

 There are 22713 register/latch pins with no clock driven by root clock pin: design_1_i/mic2bram_0/inst/ws_cnt_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 45985 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.300        0.000                      0                14571        0.071        0.000                      0                14571        0.000        0.000                       0                  5344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 10.000}       20.000          50.000          
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clkfbout_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                      7.300        0.000                      0                  281        0.170        0.000                      0                  281        9.500        0.000                       0                   116  
clk_fpga_0                              12.803        0.000                      0                13898        0.071        0.000                      0                13898        8.870        0.000                       0                  5018  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         95.685        0.000                      0                  391        0.087        0.000                      0                  391       13.360        0.000                       0                   206  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk           clk_fpga_0         15.055        0.000                      0                    1        0.611        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__14/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.312ns  (logic 1.570ns (12.751%)  route 10.742ns (87.249%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 24.597 - 20.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.664     5.291    design_1_i/mic2bram_0/inst/clk
    SLICE_X96Y119        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y119        FDCE (Prop_fdce_C_Q)         0.433     5.724 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__14/Q
                         net (fo=122, routed)         7.232    12.956    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__14_n_0
    SLICE_X5Y20          MUXF8 (Prop_muxf8_S_O)       0.224    13.180 r  design_1_i/mic2bram_0/inst/dout_reg[7]_i_106/O
                         net (fo=1, routed)           0.981    14.161    design_1_i/mic2bram_0/inst/dout_reg[7]_i_106_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.264    14.425 r  design_1_i/mic2bram_0/inst/dout[7]_i_39/O
                         net (fo=1, routed)           0.000    14.425    design_1_i/mic2bram_0/inst/dout[7]_i_39_n_0
    SLICE_X13Y23         MUXF7 (Prop_muxf7_I1_O)      0.182    14.607 r  design_1_i/mic2bram_0/inst/dout_reg[7]_i_17/O
                         net (fo=1, routed)           0.000    14.607    design_1_i/mic2bram_0/inst/dout_reg[7]_i_17_n_0
    SLICE_X13Y23         MUXF8 (Prop_muxf8_I1_O)      0.079    14.686 r  design_1_i/mic2bram_0/inst/dout_reg[7]_i_6/O
                         net (fo=1, routed)           1.442    16.127    design_1_i/mic2bram_0/inst/dout_reg[7]_i_6_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.264    16.391 r  design_1_i/mic2bram_0/inst/dout[7]_i_2/O
                         net (fo=1, routed)           1.088    17.479    design_1_i/mic2bram_0/inst/dout[7]_i_2_n_0
    SLICE_X52Y42         LUT3 (Prop_lut3_I0_O)        0.124    17.603 r  design_1_i/mic2bram_0/inst/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    17.603    design_1_i/mic2bram_0/inst/dout[7]_i_1_n_0
    SLICE_X52Y42         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.243    24.597    design_1_i/mic2bram_0/inst/clk
    SLICE_X52Y42         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[7]/C
                         clock pessimism              0.273    24.869    
                         clock uncertainty           -0.035    24.834    
    SLICE_X52Y42         FDCE (Setup_fdce_C_D)        0.069    24.903    design_1_i/mic2bram_0/inst/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         24.903    
                         arrival time                         -17.603    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 1.137ns (9.431%)  route 10.919ns (90.569%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 24.590 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.450     5.077    design_1_i/mic2bram_0/inst/clk
    SLICE_X88Y91         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDCE (Prop_fdce_C_Q)         0.379     5.456 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[4]_rep__3/Q
                         net (fo=107, routed)         7.667    13.123    design_1_i/mic2bram_0/inst/ram_cnt_reg[4]_rep__3_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.105    13.228 r  design_1_i/mic2bram_0/inst/dout[16]_i_36/O
                         net (fo=1, routed)           0.000    13.228    design_1_i/mic2bram_0/inst/dout[16]_i_36_n_0
    SLICE_X7Y5           MUXF7 (Prop_muxf7_I0_O)      0.199    13.427 r  design_1_i/mic2bram_0/inst/dout_reg[16]_i_16/O
                         net (fo=1, routed)           0.000    13.427    design_1_i/mic2bram_0/inst/dout_reg[16]_i_16_n_0
    SLICE_X7Y5           MUXF8 (Prop_muxf8_I0_O)      0.085    13.512 r  design_1_i/mic2bram_0/inst/dout_reg[16]_i_6/O
                         net (fo=1, routed)           1.079    14.590    design_1_i/mic2bram_0/inst/dout_reg[16]_i_6_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I3_O)        0.264    14.854 r  design_1_i/mic2bram_0/inst/dout[16]_i_2/O
                         net (fo=1, routed)           2.173    17.028    design_1_i/mic2bram_0/inst/dout[16]_i_2_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.105    17.133 r  design_1_i/mic2bram_0/inst/dout[16]_i_1/O
                         net (fo=1, routed)           0.000    17.133    design_1_i/mic2bram_0/inst/dout[16]_i_1_n_0
    SLICE_X37Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.236    24.590    design_1_i/mic2bram_0/inst/clk
    SLICE_X37Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[16]/C
                         clock pessimism              0.285    24.875    
                         clock uncertainty           -0.035    24.839    
    SLICE_X37Y53         FDCE (Setup_fdce_C_D)        0.030    24.869    design_1_i/mic2bram_0/inst/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         24.869    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             8.636ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__21/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.027ns  (logic 1.507ns (13.666%)  route 9.520ns (86.334%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 24.640 - 20.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.669     5.296    design_1_i/mic2bram_0/inst/clk
    SLICE_X91Y112        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y112        FDCE (Prop_fdce_C_Q)         0.379     5.675 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__21/Q
                         net (fo=122, routed)         5.442    11.116    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__21_n_0
    SLICE_X60Y30         MUXF8 (Prop_muxf8_S_O)       0.224    11.340 r  design_1_i/mic2bram_0/inst/dout_reg[15]_i_151/O
                         net (fo=1, routed)           0.833    12.173    design_1_i/mic2bram_0/inst/dout_reg[15]_i_151_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.264    12.437 r  design_1_i/mic2bram_0/inst/dout[15]_i_50/O
                         net (fo=1, routed)           0.000    12.437    design_1_i/mic2bram_0/inst/dout[15]_i_50_n_0
    SLICE_X53Y34         MUXF7 (Prop_muxf7_I0_O)      0.178    12.615 r  design_1_i/mic2bram_0/inst/dout_reg[15]_i_23/O
                         net (fo=1, routed)           0.000    12.615    design_1_i/mic2bram_0/inst/dout_reg[15]_i_23_n_0
    SLICE_X53Y34         MUXF8 (Prop_muxf8_I1_O)      0.079    12.694 r  design_1_i/mic2bram_0/inst/dout_reg[15]_i_9/O
                         net (fo=1, routed)           1.186    13.880    design_1_i/mic2bram_0/inst/dout_reg[15]_i_9_n_0
    SLICE_X70Y37         LUT6 (Prop_lut6_I1_O)        0.264    14.144 r  design_1_i/mic2bram_0/inst/dout[15]_i_3/O
                         net (fo=1, routed)           2.059    16.204    design_1_i/mic2bram_0/inst/dout[15]_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.119    16.323 r  design_1_i/mic2bram_0/inst/dout[15]_i_1/O
                         net (fo=1, routed)           0.000    16.323    design_1_i/mic2bram_0/inst/dout[15]_i_1_n_0
    SLICE_X80Y82         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.286    24.640    design_1_i/mic2bram_0/inst/clk
    SLICE_X80Y82         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[15]/C
                         clock pessimism              0.285    24.925    
                         clock uncertainty           -0.035    24.889    
    SLICE_X80Y82         FDCE (Setup_fdce_C_D)        0.069    24.958    design_1_i/mic2bram_0/inst/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         24.958    
                         arrival time                         -16.323    
  -------------------------------------------------------------------
                         slack                                  8.636    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.523ns (13.836%)  route 9.484ns (86.164%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 24.631 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.608     5.235    design_1_i/mic2bram_0/inst/clk
    SLICE_X55Y107        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.379     5.614 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]/Q
                         net (fo=100, routed)         5.527    11.140    design_1_i/mic2bram_0/inst/ram_cnt_reg_n_0_[3]
    SLICE_X90Y15         MUXF8 (Prop_muxf8_S_O)       0.232    11.372 r  design_1_i/mic2bram_0/inst/dout_reg[20]_i_124/O
                         net (fo=1, routed)           1.011    12.383    design_1_i/mic2bram_0/inst/dout_reg[20]_i_124_n_0
    SLICE_X84Y16         LUT6 (Prop_lut6_I0_O)        0.259    12.642 r  design_1_i/mic2bram_0/inst/dout[20]_i_44/O
                         net (fo=1, routed)           0.000    12.642    design_1_i/mic2bram_0/inst/dout[20]_i_44_n_0
    SLICE_X84Y16         MUXF7 (Prop_muxf7_I0_O)      0.199    12.841 r  design_1_i/mic2bram_0/inst/dout_reg[20]_i_20/O
                         net (fo=1, routed)           0.000    12.841    design_1_i/mic2bram_0/inst/dout_reg[20]_i_20_n_0
    SLICE_X84Y16         MUXF8 (Prop_muxf8_I0_O)      0.085    12.926 r  design_1_i/mic2bram_0/inst/dout_reg[20]_i_8/O
                         net (fo=1, routed)           0.788    13.714    design_1_i/mic2bram_0/inst/dout_reg[20]_i_8_n_0
    SLICE_X81Y17         LUT6 (Prop_lut6_I0_O)        0.264    13.978 r  design_1_i/mic2bram_0/inst/dout[20]_i_3/O
                         net (fo=1, routed)           2.159    16.137    design_1_i/mic2bram_0/inst/dout[20]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.105    16.242 r  design_1_i/mic2bram_0/inst/dout[20]_i_1/O
                         net (fo=1, routed)           0.000    16.242    design_1_i/mic2bram_0/inst/dout[20]_i_1_n_0
    SLICE_X64Y77         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.277    24.631    design_1_i/mic2bram_0/inst/clk
    SLICE_X64Y77         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[20]/C
                         clock pessimism              0.285    24.916    
                         clock uncertainty           -0.035    24.880    
    SLICE_X64Y77         FDCE (Setup_fdce_C_D)        0.030    24.910    design_1_i/mic2bram_0/inst/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                         -16.242    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.124ns  (logic 1.507ns (13.547%)  route 9.617ns (86.453%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 24.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.428     5.055    design_1_i/mic2bram_0/inst/clk
    SLICE_X27Y54         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDCE (Prop_fdce_C_Q)         0.379     5.434 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__8/Q
                         net (fo=122, routed)         5.779    11.213    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__8_n_0
    SLICE_X113Y12        MUXF8 (Prop_muxf8_S_O)       0.224    11.437 r  design_1_i/mic2bram_0/inst/dout_reg[1]_i_68/O
                         net (fo=1, routed)           1.188    12.625    design_1_i/mic2bram_0/inst/dout_reg[1]_i_68_n_0
    SLICE_X97Y16         LUT6 (Prop_lut6_I0_O)        0.264    12.889 r  design_1_i/mic2bram_0/inst/dout[1]_i_30/O
                         net (fo=1, routed)           0.000    12.889    design_1_i/mic2bram_0/inst/dout[1]_i_30_n_0
    SLICE_X97Y16         MUXF7 (Prop_muxf7_I0_O)      0.178    13.067 r  design_1_i/mic2bram_0/inst/dout_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    13.067    design_1_i/mic2bram_0/inst/dout_reg[1]_i_13_n_0
    SLICE_X97Y16         MUXF8 (Prop_muxf8_I1_O)      0.079    13.146 r  design_1_i/mic2bram_0/inst/dout_reg[1]_i_4/O
                         net (fo=1, routed)           1.124    14.269    design_1_i/mic2bram_0/inst/dout_reg[1]_i_4_n_0
    SLICE_X90Y8          LUT6 (Prop_lut6_I0_O)        0.264    14.533 r  design_1_i/mic2bram_0/inst/dout[1]_i_2/O
                         net (fo=1, routed)           1.527    16.060    design_1_i/mic2bram_0/inst/dout[1]_i_2_n_0
    SLICE_X71Y22         LUT3 (Prop_lut3_I0_O)        0.119    16.179 r  design_1_i/mic2bram_0/inst/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    16.179    design_1_i/mic2bram_0/inst/dout[1]_i_1_n_0
    SLICE_X71Y22         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.296    24.650    design_1_i/mic2bram_0/inst/clk
    SLICE_X71Y22         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[1]/C
                         clock pessimism              0.273    24.922    
                         clock uncertainty           -0.035    24.887    
    SLICE_X71Y22         FDCE (Setup_fdce_C_D)        0.069    24.956    design_1_i/mic2bram_0/inst/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         24.956    
                         arrival time                         -16.179    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.920ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 1.144ns (10.557%)  route 9.693ns (89.443%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 24.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.546     5.173    design_1_i/mic2bram_0/inst/clk
    SLICE_X5Y15          FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.379     5.552 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[4]_rep/Q
                         net (fo=107, routed)         7.858    13.409    design_1_i/mic2bram_0/inst/ram_cnt_reg[4]_rep_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I4_O)        0.105    13.514 r  design_1_i/mic2bram_0/inst/dout[0]_i_53/O
                         net (fo=1, routed)           0.000    13.514    design_1_i/mic2bram_0/inst/dout[0]_i_53_n_0
    SLICE_X52Y5          MUXF7 (Prop_muxf7_I1_O)      0.206    13.720 r  design_1_i/mic2bram_0/inst/dout_reg[0]_i_24/O
                         net (fo=1, routed)           0.000    13.720    design_1_i/mic2bram_0/inst/dout_reg[0]_i_24_n_0
    SLICE_X52Y5          MUXF8 (Prop_muxf8_I0_O)      0.085    13.805 r  design_1_i/mic2bram_0/inst/dout_reg[0]_i_10/O
                         net (fo=1, routed)           0.967    14.772    design_1_i/mic2bram_0/inst/dout_reg[0]_i_10_n_0
    SLICE_X71Y10         LUT6 (Prop_lut6_I3_O)        0.264    15.036 r  design_1_i/mic2bram_0/inst/dout[0]_i_3/O
                         net (fo=1, routed)           0.868    15.904    design_1_i/mic2bram_0/inst/dout[0]_i_3_n_0
    SLICE_X71Y22         LUT3 (Prop_lut3_I1_O)        0.105    16.009 r  design_1_i/mic2bram_0/inst/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    16.009    design_1_i/mic2bram_0/inst/dout[0]_i_1_n_0
    SLICE_X71Y22         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.296    24.650    design_1_i/mic2bram_0/inst/clk
    SLICE_X71Y22         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[0]/C
                         clock pessimism              0.285    24.934    
                         clock uncertainty           -0.035    24.899    
    SLICE_X71Y22         FDCE (Setup_fdce_C_D)        0.030    24.929    design_1_i/mic2bram_0/inst/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                  8.920    

Slack (MET) :             8.980ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.907ns  (logic 1.571ns (14.404%)  route 9.336ns (85.596%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 24.793 - 20.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.660     5.287    design_1_i/mic2bram_0/inst/clk
    SLICE_X92Y121        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDCE (Prop_fdce_C_Q)         0.433     5.720 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__19/Q
                         net (fo=122, routed)         5.621    11.341    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__19_n_0
    SLICE_X36Y59         MUXF8 (Prop_muxf8_S_O)       0.232    11.573 r  design_1_i/mic2bram_0/inst/dout_reg[12]_i_60/O
                         net (fo=1, routed)           0.968    12.540    design_1_i/mic2bram_0/inst/dout_reg[12]_i_60_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.259    12.799 r  design_1_i/mic2bram_0/inst/dout[12]_i_28/O
                         net (fo=1, routed)           0.000    12.799    design_1_i/mic2bram_0/inst/dout[12]_i_28_n_0
    SLICE_X38Y68         MUXF7 (Prop_muxf7_I0_O)      0.201    13.000 r  design_1_i/mic2bram_0/inst/dout_reg[12]_i_12/O
                         net (fo=1, routed)           0.000    13.000    design_1_i/mic2bram_0/inst/dout_reg[12]_i_12_n_0
    SLICE_X38Y68         MUXF8 (Prop_muxf8_I0_O)      0.082    13.082 r  design_1_i/mic2bram_0/inst/dout_reg[12]_i_4/O
                         net (fo=1, routed)           1.041    14.124    design_1_i/mic2bram_0/inst/dout_reg[12]_i_4_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.259    14.383 r  design_1_i/mic2bram_0/inst/dout[12]_i_2/O
                         net (fo=1, routed)           1.706    16.088    design_1_i/mic2bram_0/inst/dout[12]_i_2_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I0_O)        0.105    16.193 r  design_1_i/mic2bram_0/inst/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    16.193    design_1_i/mic2bram_0/inst/dout[12]_i_1_n_0
    SLICE_X60Y110        FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.439    24.793    design_1_i/mic2bram_0/inst/clk
    SLICE_X60Y110        FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[12]/C
                         clock pessimism              0.384    25.177    
                         clock uncertainty           -0.035    25.141    
    SLICE_X60Y110        FDCE (Setup_fdce_C_D)        0.032    25.173    design_1_i/mic2bram_0/inst/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         25.173    
                         arrival time                         -16.193    
  -------------------------------------------------------------------
                         slack                                  8.980    

Slack (MET) :             9.052ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 1.478ns (13.875%)  route 9.174ns (86.125%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 24.597 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.547     5.174    design_1_i/mic2bram_0/inst/clk
    SLICE_X7Y14          FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.379     5.553 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__11/Q
                         net (fo=122, routed)         5.348    10.901    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__11_n_0
    SLICE_X107Y36        MUXF8 (Prop_muxf8_S_O)       0.224    11.125 r  design_1_i/mic2bram_0/inst/dout_reg[4]_i_70/O
                         net (fo=1, routed)           1.042    12.167    design_1_i/mic2bram_0/inst/dout_reg[4]_i_70_n_0
    SLICE_X98Y34         LUT6 (Prop_lut6_I3_O)        0.264    12.431 r  design_1_i/mic2bram_0/inst/dout[4]_i_30/O
                         net (fo=1, routed)           0.000    12.431    design_1_i/mic2bram_0/inst/dout[4]_i_30_n_0
    SLICE_X98Y34         MUXF7 (Prop_muxf7_I0_O)      0.173    12.604 r  design_1_i/mic2bram_0/inst/dout_reg[4]_i_13/O
                         net (fo=1, routed)           0.000    12.604    design_1_i/mic2bram_0/inst/dout_reg[4]_i_13_n_0
    SLICE_X98Y34         MUXF8 (Prop_muxf8_I1_O)      0.074    12.678 r  design_1_i/mic2bram_0/inst/dout_reg[4]_i_4/O
                         net (fo=1, routed)           1.153    13.831    design_1_i/mic2bram_0/inst/dout_reg[4]_i_4_n_0
    SLICE_X87Y35         LUT6 (Prop_lut6_I0_O)        0.259    14.090 r  design_1_i/mic2bram_0/inst/dout[4]_i_2/O
                         net (fo=1, routed)           1.631    15.721    design_1_i/mic2bram_0/inst/dout[4]_i_2_n_0
    SLICE_X52Y42         LUT3 (Prop_lut3_I0_O)        0.105    15.826 r  design_1_i/mic2bram_0/inst/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    15.826    design_1_i/mic2bram_0/inst/dout[4]_i_1_n_0
    SLICE_X52Y42         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.243    24.597    design_1_i/mic2bram_0/inst/clk
    SLICE_X52Y42         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[4]/C
                         clock pessimism              0.285    24.881    
                         clock uncertainty           -0.035    24.846    
    SLICE_X52Y42         FDCE (Setup_fdce_C_D)        0.032    24.878    design_1_i/mic2bram_0/inst/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.878    
                         arrival time                         -15.826    
  -------------------------------------------------------------------
                         slack                                  9.052    

Slack (MET) :             9.130ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.743ns  (logic 1.078ns (10.034%)  route 9.665ns (89.966%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 24.640 - 20.000 ) 
    Source Clock Delay      (SCD):    5.036ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.409     5.036    design_1_i/mic2bram_0/inst/clk
    SLICE_X39Y47         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.348     5.384 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/Q
                         net (fo=132, routed)         7.292    12.676    design_1_i/mic2bram_0/inst/ram_cnt_reg_n_0_[7]
    SLICE_X89Y109        MUXF8 (Prop_muxf8_S_O)       0.361    13.037 r  design_1_i/mic2bram_0/inst/dout_reg[8]_i_11/O
                         net (fo=1, routed)           1.187    14.223    design_1_i/mic2bram_0/inst/dout_reg[8]_i_11_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I5_O)        0.264    14.487 r  design_1_i/mic2bram_0/inst/dout[8]_i_3/O
                         net (fo=1, routed)           1.187    15.674    design_1_i/mic2bram_0/inst/dout[8]_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.105    15.779 r  design_1_i/mic2bram_0/inst/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    15.779    design_1_i/mic2bram_0/inst/dout[8]_i_1_n_0
    SLICE_X80Y82         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.286    24.640    design_1_i/mic2bram_0/inst/clk
    SLICE_X80Y82         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[8]/C
                         clock pessimism              0.273    24.913    
                         clock uncertainty           -0.035    24.877    
    SLICE_X80Y82         FDCE (Setup_fdce_C_D)        0.032    24.909    design_1_i/mic2bram_0/inst/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                         -15.779    
  -------------------------------------------------------------------
                         slack                                  9.130    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 0.590ns (5.646%)  route 9.860ns (94.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 24.651 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610     5.237    design_1_i/mic2bram_0/inst/clk
    SLICE_X61Y112        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.348     5.585 r  design_1_i/mic2bram_0/inst/ram_state_reg[0]/Q
                         net (fo=116, routed)         9.462    15.046    design_1_i/mic2bram_0/inst/ram_state[0]
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.242    15.288 r  design_1_i/mic2bram_0/inst/ram_cnt[3]_rep_i_1__7/O
                         net (fo=1, routed)           0.398    15.686    design_1_i/mic2bram_0/inst/ram_cnt[3]_rep_i_1__7_n_0
    SLICE_X79Y23         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.297    24.651    design_1_i/mic2bram_0/inst/clk
    SLICE_X79Y23         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__7/C
                         clock pessimism              0.273    24.923    
                         clock uncertainty           -0.035    24.888    
    SLICE_X79Y23         FDCE (Setup_fdce_C_D)       -0.059    24.829    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         24.829    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                  9.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.762%)  route 0.259ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.655     1.742    design_1_i/mic2bram_0/inst/clk
    SLICE_X58Y114        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDCE (Prop_fdce_C_Q)         0.164     1.906 r  design_1_i/mic2bram_0/inst/ram_addr_reg[7]/Q
                         net (fo=4, routed)           0.259     2.165    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.963     2.305    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.494     1.811    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.994    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.095%)  route 0.735ns (83.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.569     1.655    design_1_i/mic2bram_0/inst/clk
    SLICE_X64Y77         FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.141     1.796 r  design_1_i/mic2bram_0/inst/dout_reg[20]/Q
                         net (fo=1, routed)           0.735     2.531    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.968     2.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.261     2.049    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     2.345    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.113%)  route 0.382ns (74.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.659     1.746    design_1_i/mic2bram_0/inst/clk
    SLICE_X60Y110        FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDCE (Prop_fdce_C_Q)         0.128     1.874 r  design_1_i/mic2bram_0/inst/dout_reg[19]/Q
                         net (fo=1, routed)           0.382     2.255    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.968     2.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.494     1.816    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     2.059    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.341%)  route 0.248ns (62.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.655     1.742    design_1_i/mic2bram_0/inst/clk
    SLICE_X58Y114        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDCE (Prop_fdce_C_Q)         0.148     1.890 r  design_1_i/mic2bram_0/inst/ram_addr_reg[5]/Q
                         net (fo=5, routed)           0.248     2.138    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.963     2.305    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.494     1.811    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     1.941    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/ram_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.051%)  route 0.287ns (65.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.655     1.742    design_1_i/mic2bram_0/inst/clk
    SLICE_X58Y114        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDCE (Prop_fdce_C_Q)         0.148     1.890 r  design_1_i/mic2bram_0/inst/ram_addr_reg[8]/Q
                         net (fo=4, routed)           0.287     2.176    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.968     2.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.494     1.816    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.946    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/ram_cnt_reg[7]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.470%)  route 0.104ns (31.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.563     1.649    design_1_i/mic2bram_0/inst/clk
    SLICE_X39Y47         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.128     1.777 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/Q
                         net (fo=132, routed)         0.104     1.881    design_1_i/mic2bram_0/inst/ram_cnt_reg_n_0_[7]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.098     1.979 r  design_1_i/mic2bram_0/inst/ram_cnt[7]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.979    design_1_i/mic2bram_0/inst/ram_cnt[7]_rep_i_1_n_0
    SLICE_X39Y47         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.830     2.172    design_1_i/mic2bram_0/inst/clk
    SLICE_X39Y47         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[7]_rep/C
                         clock pessimism             -0.523     1.649    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.092     1.741    design_1_i/mic2bram_0/inst/ram_cnt_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/ram_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.148ns (33.208%)  route 0.298ns (66.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.655     1.742    design_1_i/mic2bram_0/inst/clk
    SLICE_X58Y114        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDCE (Prop_fdce_C_Q)         0.148     1.890 r  design_1_i/mic2bram_0/inst/ram_addr_reg[9]/Q
                         net (fo=4, routed)           0.298     2.187    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.968     2.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.494     1.816    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130     1.946    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mic2bram_0/inst/ram_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.853%)  route 0.107ns (32.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.563     1.649    design_1_i/mic2bram_0/inst/clk
    SLICE_X39Y47         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.128     1.777 r  design_1_i/mic2bram_0/inst/ram_cnt_reg[7]/Q
                         net (fo=132, routed)         0.107     1.884    design_1_i/mic2bram_0/inst/ram_cnt_reg_n_0_[7]
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.098     1.982 r  design_1_i/mic2bram_0/inst/ram_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.982    design_1_i/mic2bram_0/inst/ram_cnt[9]_i_1_n_0
    SLICE_X39Y47         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.830     2.172    design_1_i/mic2bram_0/inst/clk
    SLICE_X39Y47         FDCE                                         r  design_1_i/mic2bram_0/inst/ram_cnt_reg[9]/C
                         clock pessimism             -0.523     1.649    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.092     1.741    design_1_i/mic2bram_0/inst/ram_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.661%)  route 0.338ns (67.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.655     1.742    design_1_i/mic2bram_0/inst/clk
    SLICE_X58Y114        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDCE (Prop_fdce_C_Q)         0.164     1.906 r  design_1_i/mic2bram_0/inst/ram_addr_reg[11]/Q
                         net (fo=5, routed)           0.338     2.244    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.968     2.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.494     1.816    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.999    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.942%)  route 0.474ns (77.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.659     1.746    design_1_i/mic2bram_0/inst/clk
    SLICE_X60Y110        FDCE                                         r  design_1_i/mic2bram_0/inst/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDCE (Prop_fdce_C_Q)         0.141     1.887 r  design_1_i/mic2bram_0/inst/dout_reg[18]/Q
                         net (fo=1, routed)           0.474     2.360    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.968     2.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.494     1.816    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.112    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y23    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y22    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y53    design_1_i/mic2bram_0/inst/dout_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y114   design_1_i/mic2bram_0/inst/ram_addr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y114   design_1_i/mic2bram_0/inst/ram_addr_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y115   design_1_i/mic2bram_0/inst/ram_addr_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y114   design_1_i/mic2bram_0/inst/ram_addr_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X60Y114   design_1_i/mic2bram_0/inst/ram_addr_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X60Y114   design_1_i/mic2bram_0/inst/ram_addr_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y90    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X79Y23    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X79Y23    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y20    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__12/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y17    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__13/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y17    design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__13/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X96Y119   design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__14/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X94Y118   design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__15/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X96Y119   design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__17/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X88Y112   design_1_i/mic2bram_0/inst/ram_cnt_reg[3]_rep__18/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y115   design_1_i/mic2bram_0/inst/ram_addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y115   design_1_i/mic2bram_0/inst/ram_addr_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y117   design_1_i/mic2bram_0/inst/ram_addr_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y115   design_1_i/mic2bram_0/inst/ram_addr_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y115   design_1_i/mic2bram_0/inst/ram_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y117   design_1_i/mic2bram_0/inst/ram_addr_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y117   design_1_i/mic2bram_0/inst/ram_addr_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y117   design_1_i/mic2bram_0/inst/ram_addr_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y115   design_1_i/mic2bram_0/inst/ram_addr_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y117   design_1_i/mic2bram_0/inst/ram_addr_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.803ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.142ns (17.575%)  route 5.356ns (82.425%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 22.371 - 20.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.559     2.638    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.398     3.036 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/Q
                         net (fo=14, routed)          1.661     4.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_valid[1]
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.232     4.929 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__2/O
                         net (fo=5, routed)           0.122     5.052    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/r_burst_continue12_out
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.157 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=42, routed)          1.867     7.024    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X42Y107        LUT5 (Prop_lut5_I0_O)        0.119     7.143 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=15, routed)          1.285     8.428    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X40Y110        LUT5 (Prop_lut5_I1_O)        0.288     8.716 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8/O
                         net (fo=4, routed)           0.420     9.136    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0
    SLICE_X39Y110        FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.389    22.371    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y110        FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.208    22.579    
                         clock uncertainty           -0.302    22.277    
    SLICE_X39Y110        FDSE (Setup_fdse_C_CE)      -0.338    21.939    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                 12.803    

Slack (MET) :             12.803ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.142ns (17.575%)  route 5.356ns (82.425%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 22.371 - 20.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.559     2.638    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.398     3.036 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/Q
                         net (fo=14, routed)          1.661     4.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_valid[1]
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.232     4.929 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__2/O
                         net (fo=5, routed)           0.122     5.052    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/r_burst_continue12_out
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.157 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=42, routed)          1.867     7.024    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X42Y107        LUT5 (Prop_lut5_I0_O)        0.119     7.143 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=15, routed)          1.285     8.428    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X40Y110        LUT5 (Prop_lut5_I1_O)        0.288     8.716 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8/O
                         net (fo=4, routed)           0.420     9.136    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0
    SLICE_X39Y110        FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.389    22.371    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y110        FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.208    22.579    
                         clock uncertainty           -0.302    22.277    
    SLICE_X39Y110        FDSE (Setup_fdse_C_CE)      -0.338    21.939    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                 12.803    

Slack (MET) :             12.803ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.142ns (17.575%)  route 5.356ns (82.425%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 22.371 - 20.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.559     2.638    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.398     3.036 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/Q
                         net (fo=14, routed)          1.661     4.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_valid[1]
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.232     4.929 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__2/O
                         net (fo=5, routed)           0.122     5.052    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/r_burst_continue12_out
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.157 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=42, routed)          1.867     7.024    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X42Y107        LUT5 (Prop_lut5_I0_O)        0.119     7.143 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=15, routed)          1.285     8.428    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X40Y110        LUT5 (Prop_lut5_I1_O)        0.288     8.716 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8/O
                         net (fo=4, routed)           0.420     9.136    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0
    SLICE_X39Y110        FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.389    22.371    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y110        FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.208    22.579    
                         clock uncertainty           -0.302    22.277    
    SLICE_X39Y110        FDSE (Setup_fdse_C_CE)      -0.338    21.939    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                 12.803    

Slack (MET) :             12.803ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.142ns (17.575%)  route 5.356ns (82.425%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 22.371 - 20.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.559     2.638    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.398     3.036 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/Q
                         net (fo=14, routed)          1.661     4.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_valid[1]
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.232     4.929 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__2/O
                         net (fo=5, routed)           0.122     5.052    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/r_burst_continue12_out
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.157 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=42, routed)          1.867     7.024    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X42Y107        LUT5 (Prop_lut5_I0_O)        0.119     7.143 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=15, routed)          1.285     8.428    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X40Y110        LUT5 (Prop_lut5_I1_O)        0.288     8.716 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8/O
                         net (fo=4, routed)           0.420     9.136    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0
    SLICE_X39Y110        FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.389    22.371    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y110        FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.208    22.579    
                         clock uncertainty           -0.302    22.277    
    SLICE_X39Y110        FDSE (Setup_fdse_C_CE)      -0.338    21.939    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                 12.803    

Slack (MET) :             12.816ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.379ns (6.148%)  route 5.786ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.541     2.620    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X47Y124        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.379     2.999 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.786     8.785    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/SS[0]
    SLICE_X42Y92         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.235    22.218    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X42Y92         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y92         FDSE (Setup_fdse_C_S)       -0.423    21.601    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.601    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                 12.816    

Slack (MET) :             12.816ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.379ns (6.148%)  route 5.786ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.541     2.620    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X47Y124        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.379     2.999 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.786     8.785    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/SS[0]
    SLICE_X42Y92         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.235    22.218    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X42Y92         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y92         FDSE (Setup_fdse_C_S)       -0.423    21.601    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         21.601    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                 12.816    

Slack (MET) :             12.816ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.379ns (6.148%)  route 5.786ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.541     2.620    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X47Y124        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.379     2.999 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.786     8.785    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/SS[0]
    SLICE_X42Y92         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.235    22.218    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X42Y92         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y92         FDSE (Setup_fdse_C_S)       -0.423    21.601    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.601    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                 12.816    

Slack (MET) :             12.816ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.379ns (6.148%)  route 5.786ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.541     2.620    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X47Y124        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.379     2.999 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.786     8.785    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/SS[0]
    SLICE_X42Y92         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.235    22.218    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X42Y92         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y92         FDSE (Setup_fdse_C_S)       -0.423    21.601    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.601    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                 12.816    

Slack (MET) :             12.882ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.132ns (17.177%)  route 5.458ns (82.823%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 22.370 - 20.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.559     2.638    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.398     3.036 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i_reg/Q
                         net (fo=14, routed)          1.661     4.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_valid[1]
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.232     4.929 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__2/O
                         net (fo=5, routed)           0.122     5.052    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/r_burst_continue12_out
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.157 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=42, routed)          1.867     7.024    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X42Y107        LUT5 (Prop_lut5_I0_O)        0.119     7.143 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=15, routed)          1.426     8.569    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X40Y110        LUT5 (Prop_lut5_I0_O)        0.278     8.847 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1__1/O
                         net (fo=1, routed)           0.381     9.228    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1__1_n_0
    SLICE_X38Y111        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.388    22.370    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X38Y111        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/C
                         clock pessimism              0.208    22.578    
                         clock uncertainty           -0.302    22.276    
    SLICE_X38Y111        FDRE (Setup_fdre_C_D)       -0.166    22.110    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 12.882    

Slack (MET) :             12.924ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_pack_pointer_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 0.589ns (9.043%)  route 5.925ns (90.957%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.541     2.620    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X47Y124        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.379     2.999 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.261     8.260    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/SS[0]
    SLICE_X33Y90         LUT6 (Prop_lut6_I4_O)        0.105     8.365 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_pack_pointer[1][1]_i_2/O
                         net (fo=1, routed)           0.663     9.029    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_pack_pointer_reg[1][1]
    SLICE_X33Y91         LUT6 (Prop_lut6_I2_O)        0.105     9.134 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_pack_pointer[1][1]_i_1/O
                         net (fo=1, routed)           0.000     9.134    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo_n_5
    SLICE_X33Y91         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_pack_pointer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.235    22.218    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_pack_pointer_reg[1][1]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)        0.033    22.057    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_pack_pointer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         22.057    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                 12.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1055]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.034%)  route 0.218ns (62.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.631     0.967    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X47Y118        FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1055]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.128     1.095 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1055]/Q
                         net (fo=1, routed)           0.218     1.313    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[30]
    SLICE_X52Y118        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.897     1.263    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X52Y118        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.017     1.241    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.634     0.970    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X45Y115        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.276     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.905     1.271    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.313    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.634     0.970    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X45Y115        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.276     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.905     1.271    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.313    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.634     0.970    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X45Y115        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.276     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.905     1.271    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.313    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.634     0.970    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X45Y115        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.276     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.905     1.271    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.313    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.634     0.970    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X45Y115        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.276     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.905     1.271    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.313    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.634     0.970    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X45Y115        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.276     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.905     1.271    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y114        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.313    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.634     0.970    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X45Y115        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.276     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y114        RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.905     1.271    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y114        RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y114        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.313    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.634     0.970    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X45Y115        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.276     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y114        RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.905     1.271    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y114        RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y114        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.313    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.631     0.967    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X41Y131        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.099     1.207    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X42Y131        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.901     1.267    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y131        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.286     0.981    
    SLICE_X42Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.128    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y23    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y22    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y121   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y121   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y121   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y123   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y123   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y122   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y122   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y115   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y115   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y115   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y115   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y115   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y115   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y115   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y115   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y137   design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X58Y119   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y114   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y114   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y114   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y114   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y114   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y114   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y114   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y114   design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X58Y123   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X58Y123   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.685ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.331ns  (logic 0.574ns (17.231%)  route 2.757ns (82.769%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 201.311 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.607   104.739    design_1_i/mic2bram_0/inst/i2s_u3/CLK
    SLICE_X82Y41         SRL16E                                       r  design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.309   201.311    design_1_i/mic2bram_0/inst/i2s_u3/mic_sck
    SLICE_X82Y41         SRL16E                                       r  design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
                         clock pessimism              0.004   201.315    
                         clock uncertainty           -0.473   200.842    
    SLICE_X82Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.418   200.424    design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11
  -------------------------------------------------------------------
                         required time                        200.424    
                         arrival time                        -104.739    
  -------------------------------------------------------------------
                         slack                                 95.685    

Slack (MET) :             95.687ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.322ns  (logic 0.574ns (17.278%)  route 2.748ns (82.722%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 201.304 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.598   104.730    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG
    SLICE_X66Y37         SRL16E                                       r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.302   201.304    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X66Y37         SRL16E                                       r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
                         clock pessimism              0.004   201.308    
                         clock uncertainty           -0.473   200.835    
    SLICE_X66Y37         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.418   200.417    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11
  -------------------------------------------------------------------
                         required time                        200.417    
                         arrival time                        -104.730    
  -------------------------------------------------------------------
                         slack                                 95.687    

Slack (MET) :             95.687ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.322ns  (logic 0.574ns (17.278%)  route 2.748ns (82.722%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 201.304 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.598   104.730    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/CLK
    SLICE_X66Y37         SRL16E                                       r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.302   201.304    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X66Y37         SRL16E                                       r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
                         clock pessimism              0.004   201.308    
                         clock uncertainty           -0.473   200.835    
    SLICE_X66Y37         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.418   200.417    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11
  -------------------------------------------------------------------
                         required time                        200.417    
                         arrival time                        -104.730    
  -------------------------------------------------------------------
                         slack                                 95.687    

Slack (MET) :             95.687ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.322ns  (logic 0.574ns (17.278%)  route 2.748ns (82.722%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 201.304 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.598   104.730    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/CLK
    SLICE_X66Y37         SRL16E                                       r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.302   201.304    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/mic_sck
    SLICE_X66Y37         SRL16E                                       r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
                         clock pessimism              0.004   201.308    
                         clock uncertainty           -0.473   200.835    
    SLICE_X66Y37         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.418   200.417    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11
  -------------------------------------------------------------------
                         required time                        200.417    
                         arrival time                        -104.730    
  -------------------------------------------------------------------
                         slack                                 95.687    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.311ns  (logic 0.574ns (17.335%)  route 2.737ns (82.665%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 201.290 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.587   104.719    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG
    SLICE_X61Y51         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.288   201.290    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X61Y51         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[15]/C
                         clock pessimism             -0.008   201.282    
                         clock uncertainty           -0.473   200.809    
    SLICE_X61Y51         FDCE (Setup_fdce_C_CE)      -0.168   200.641    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[15]
  -------------------------------------------------------------------
                         required time                        200.641    
                         arrival time                        -104.719    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.311ns  (logic 0.574ns (17.335%)  route 2.737ns (82.665%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 201.290 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.587   104.719    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG
    SLICE_X63Y52         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.288   201.290    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X63Y52         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[16]/C
                         clock pessimism             -0.008   201.282    
                         clock uncertainty           -0.473   200.809    
    SLICE_X63Y52         FDCE (Setup_fdce_C_CE)      -0.168   200.641    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[16]
  -------------------------------------------------------------------
                         required time                        200.641    
                         arrival time                        -104.719    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.311ns  (logic 0.574ns (17.335%)  route 2.737ns (82.665%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 201.290 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.587   104.719    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG
    SLICE_X63Y52         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.288   201.290    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X63Y52         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[22]/C
                         clock pessimism             -0.008   201.282    
                         clock uncertainty           -0.473   200.809    
    SLICE_X63Y52         FDCE (Setup_fdce_C_CE)      -0.168   200.641    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[22]
  -------------------------------------------------------------------
                         required time                        200.641    
                         arrival time                        -104.719    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.311ns  (logic 0.574ns (17.335%)  route 2.737ns (82.665%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 201.290 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.587   104.719    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG
    SLICE_X61Y51         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.288   201.290    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X61Y51         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[25]/C
                         clock pessimism             -0.008   201.282    
                         clock uncertainty           -0.473   200.809    
    SLICE_X61Y51         FDCE (Setup_fdce_C_CE)      -0.168   200.641    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[25]
  -------------------------------------------------------------------
                         required time                        200.641    
                         arrival time                        -104.719    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.311ns  (logic 0.574ns (17.335%)  route 2.737ns (82.665%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 201.290 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.587   104.719    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG
    SLICE_X61Y51         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.288   201.290    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X61Y51         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[26]/C
                         clock pessimism             -0.008   201.282    
                         clock uncertainty           -0.473   200.809    
    SLICE_X61Y51         FDCE (Setup_fdce_C_CE)      -0.168   200.641    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[26]
  -------------------------------------------------------------------
                         required time                        200.641    
                         arrival time                        -104.719    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.311ns  (logic 0.574ns (17.335%)  route 2.737ns (82.665%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 201.290 - 200.000 ) 
    Source Clock Delay      (SCD):    1.408ns = ( 101.408 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.552   101.552    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    98.320 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    99.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085   100.002 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.406   101.408    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X45Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.384   101.792 f  design_1_i/mic2bram_0/inst/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.565   102.357    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[7]_1[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.105   102.462 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_ws_INST_0/O
                         net (fo=1, routed)           0.585   103.047    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085   103.132 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG_inst/O
                         net (fo=22825, routed)       1.587   104.719    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/CLK
    SLICE_X63Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.386   201.386    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   198.471 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   199.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   200.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         1.288   201.290    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X63Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[17]/C
                         clock pessimism             -0.008   201.282    
                         clock uncertainty           -0.473   200.809    
    SLICE_X63Y53         FDCE (Setup_fdce_C_CE)      -0.168   200.641    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[17]
  -------------------------------------------------------------------
                         required time                        200.641    
                         arrival time                        -104.719    
  -------------------------------------------------------------------
                         slack                                 95.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.118%)  route 0.255ns (60.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.579     0.581    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X58Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDCE (Prop_fdce_C_Q)         0.164     0.745 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[22]/Q
                         net (fo=2, routed)           0.255     1.000    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/p_0_in_0[15]
    SLICE_X62Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.851     0.853    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X62Y46         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[23]/C
                         clock pessimism              0.000     0.853    
    SLICE_X62Y46         FDCE (Hold_fdce_C_D)         0.060     0.913    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.742%)  route 0.244ns (62.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.579     0.581    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/mic_sck
    SLICE_X58Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDCE (Prop_fdce_C_Q)         0.148     0.729 r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[27]/Q
                         net (fo=2, routed)           0.244     0.973    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/p_0_in[20]
    SLICE_X60Y49         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.852     0.854    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/mic_sck
    SLICE_X60Y49         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[28]/C
                         clock pessimism              0.000     0.854    
    SLICE_X60Y49         FDCE (Hold_fdce_C_D)         0.023     0.877    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.408%)  route 0.267ns (67.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.581     0.583    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X63Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.128     0.711 r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[26]/Q
                         net (fo=2, routed)           0.267     0.978    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r[26]
    SLICE_X62Y49         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.852     0.854    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X62Y49         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[27]/C
                         clock pessimism              0.000     0.854    
    SLICE_X62Y49         FDCE (Hold_fdce_C_D)         0.006     0.860    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.451%)  route 0.355ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.584     0.586    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X60Y49         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[16]/Q
                         net (fo=2, routed)           0.355     1.081    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/p_0_in_0[9]
    SLICE_X58Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.849     0.851    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/mic_sck
    SLICE_X58Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[17]/C
                         clock pessimism              0.000     0.851    
    SLICE_X58Y53         FDCE (Hold_fdce_C_D)         0.075     0.926    design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.519%)  route 0.321ns (71.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.584     0.586    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X60Y47         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDCE (Prop_fdce_C_Q)         0.128     0.714 r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[15]/Q
                         net (fo=2, routed)           0.321     1.034    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/p_0_in[8]
    SLICE_X58Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.849     0.851    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X58Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[16]/C
                         clock pessimism              0.000     0.851    
    SLICE_X58Y53         FDCE (Hold_fdce_C_D)         0.023     0.874    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.090%)  route 0.312ns (70.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.584     0.586    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/mic_sck
    SLICE_X61Y48         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDCE (Prop_fdce_C_Q)         0.128     0.714 r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[15]/Q
                         net (fo=2, routed)           0.312     1.026    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/p_0_in[8]
    SLICE_X58Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.849     0.851    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/mic_sck
    SLICE_X58Y53         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[16]/C
                         clock pessimism              0.000     0.851    
    SLICE_X58Y53         FDCE (Hold_fdce_C_D)         0.000     0.851    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.200%)  route 0.377ns (72.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.582     0.584    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/mic_sck
    SLICE_X61Y51         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[26]/Q
                         net (fo=2, routed)           0.377     1.102    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r[26]
    SLICE_X55Y49         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.849     0.851    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/mic_sck
    SLICE_X55Y49         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[27]/C
                         clock pessimism              0.000     0.851    
    SLICE_X55Y49         FDCE (Hold_fdce_C_D)         0.070     0.921    design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.124%)  route 0.124ns (46.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.579     0.581    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X59Y56         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[18]/Q
                         net (fo=2, routed)           0.124     0.846    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/p_0_in[11]
    SLICE_X60Y56         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.850     0.852    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X60Y56         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[19]/C
                         clock pessimism             -0.234     0.618    
    SLICE_X60Y56         FDCE (Hold_fdce_C_D)         0.046     0.664    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder_c_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder_c_11/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.582     0.584    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X64Y41         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder_c_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  design_1_i/mic2bram_0/inst/I2S_Decoder_c_10/Q
                         net (fo=1, routed)           0.118     0.843    design_1_i/mic2bram_0/inst/I2S_Decoder_c_10_n_0
    SLICE_X64Y41         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.850     0.852    design_1_i/mic2bram_0/inst/mic_sck
    SLICE_X64Y41         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder_c_11/C
                         clock pessimism             -0.268     0.584    
    SLICE_X64Y41         FDCE (Hold_fdce_C_D)         0.075     0.659    design_1_i/mic2bram_0/inst/I2S_Decoder_c_11
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.583     0.585    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X64Y43         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[13]/Q
                         net (fo=2, routed)           0.127     0.853    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r[13]
    SLICE_X64Y43         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=205, routed)         0.851     0.853    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/mic_sck
    SLICE_X64Y43         FDCE                                         r  design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[14]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X64Y43         FDCE (Hold_fdce_C_D)         0.075     0.660    design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X91Y27     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X95Y27     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X95Y31     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X63Y36     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X64Y43     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X68Y49     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X61Y51     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X61Y51     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X82Y41     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[5]_srl6_inst_I2S_Decoder_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[5]_srl6_inst_I2S_Decoder_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y38     design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[5]_srl6_inst_I2S_Decoder_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y38     design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[5]_srl6_inst_I2S_Decoder_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y38     design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_l_reg[5]_srl6_inst_I2S_Decoder_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y38     design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_l_reg[5]_srl6_inst_I2S_Decoder_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X82Y41     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X82Y41     design_1_i/mic2bram_0/inst/i2s_u3/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[5]_srl6_inst_I2S_Decoder_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[2].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[4].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_l_reg[5]_srl6_inst_I2S_Decoder_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y37     design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/shift_reg_r_reg[5]_srl6_inst_I2S_Decoder_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.055ns  (required time - arrival time)
  Source:                 design_1_i/mic2bram_0/inst/ram_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.590ns (31.941%)  route 1.257ns (68.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 22.411 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610     5.237    design_1_i/mic2bram_0/inst/clk
    SLICE_X61Y112        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.348     5.585 f  design_1_i/mic2bram_0/inst/ram_state_reg[0]/Q
                         net (fo=116, routed)         1.257     6.842    design_1_i/mic2bram_0/inst/ram_state[0]
    SLICE_X61Y121        LUT2 (Prop_lut2_I1_O)        0.242     7.084 r  design_1_i/mic2bram_0/inst/done_INST_0/O
                         net (fo=1, routed)           0.000     7.084    design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/id2ps
    SLICE_X61Y121        FDRE                                         r  design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        1.429    22.411    design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y121        FDRE                                         r  design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.000    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.030    22.139    design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 15.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/mic2bram_0/inst/ram_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.966%)  route 0.362ns (66.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.658     1.745    design_1_i/mic2bram_0/inst/clk
    SLICE_X61Y112        FDCE                                         r  design_1_i/mic2bram_0/inst/ram_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  design_1_i/mic2bram_0/inst/ram_state_reg[1]/Q
                         net (fo=8, routed)           0.362     2.247    design_1_i/mic2bram_0/inst/ram_state[1]
    SLICE_X61Y121        LUT2 (Prop_lut2_I0_O)        0.045     2.292 r  design_1_i/mic2bram_0/inst/done_INST_0/O
                         net (fo=1, routed)           0.000     2.292    design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/id2ps
    SLICE_X61Y121        FDRE                                         r  design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5018, routed)        0.922     1.288    design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y121        FDRE                                         r  design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.000     1.288    
                         clock uncertainty            0.302     1.590    
    SLICE_X61Y121        FDRE (Hold_fdre_C_D)         0.091     1.681    design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.611    





