GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_alu.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_inst.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_mcode.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\ram\ip_ram.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\rom\ip_hello_world_rom.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\tangnano20k_step1.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\uart\ip_uart.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\uart\ip_uart_inst.v'
Compiling module 'tangnano20k_step1'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\tangnano20k_step1.v":24)
Compiling module 'cz80_inst'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_inst.v":63)
Compiling module 'cz80'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":63)
Compiling module 'cz80_mcode'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_mcode.v":63)
Compiling module 'cz80_alu'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_alu.v":63)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":382)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":527)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":530)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":543)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":546)
Compiling module 'cz80_registers'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v":63)
Extracting RAM for identifier 'register_h'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v":80)
Extracting RAM for identifier 'register_l'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v":81)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":1008)
Compiling module 'ip_uart_inst'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\uart\ip_uart_inst.v":27)
Compiling module 'ip_uart'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\uart\ip_uart.v":27)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\uart\ip_uart.v":68)
Compiling module 'ip_hello_world_rom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\rom\ip_hello_world_rom.v":5)
Compiling module 'ip_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\ram\ip_ram.v":5)
Extracting RAM for identifier 'ff_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\ram\ip_ram.v":15)
NOTE  (EX0101) : Current top module is "tangnano20k_step1"
[5%] Running netlist conversion ...
WARN  (CV0018) : Input button[1] is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\src\tangnano20k_step1.v":26)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\impl\gwsynthesis\tangnano20k_step1.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step1\tangnano20k_step1\impl\gwsynthesis\tangnano20k_step1_syn.rpt.html" completed
GowinSynthesis finish
