#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d9bbe7ace0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d9bbe68780 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -10;
P_0x55d9bbdc09a0 .param/str "DATA_INIT_FILE" 0 3 5, "\000";
P_0x55d9bbdc09e0 .param/str "INSTR_INIT_FILE" 0 3 4, "test/1-binary/addiu/addiu_1.hex.txt";
P_0x55d9bbdc0a20 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000111110100>;
v0x55d9bbecf4c0_0 .net "active", 0 0, v0x55d9bbec6f70_0;  1 drivers
v0x55d9bbecf580_0 .net "address", 31 0, v0x55d9bbeca0c0_0;  1 drivers
v0x55d9bbecf640_0 .net "byteenable", 3 0, v0x55d9bbeca1a0_0;  1 drivers
v0x55d9bbecf770_0 .var "clk", 0 0;
v0x55d9bbecf920_0 .var "clk_enable", 0 0;
v0x55d9bbecf9e0_0 .var/i "counter", 31 0;
v0x55d9bbecfac0_0 .net "read", 0 0, v0x55d9bbeca260_0;  1 drivers
v0x55d9bbecfb60_0 .net "readdata", 31 0, v0x55d9bbecee50_0;  1 drivers
v0x55d9bbecfcb0_0 .net "register_v0", 31 0, L_0x55d9bbee26e0;  1 drivers
v0x55d9bbecfe00_0 .var "rst", 0 0;
v0x55d9bbecfea0_0 .net "waitrequest", 0 0, v0x55d9bbecf1a0_0;  1 drivers
v0x55d9bbecffd0_0 .net "write", 0 0, v0x55d9bbeca510_0;  1 drivers
v0x55d9bbed0100_0 .net "writedata", 31 0, v0x55d9bbeca5d0_0;  1 drivers
E_0x55d9bbd96100 .event negedge, v0x55d9bbebf210_0;
S_0x55d9bbe67da0 .scope module, "CPU" "mips_cpu_bus" 3 71, 4 1 0, S_0x55d9bbe68780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x55d9bbec9950_0 .net "active", 0 0, v0x55d9bbec6f70_0;  alias, 1 drivers
v0x55d9bbeccb10_0 .net "address", 31 0, v0x55d9bbeca0c0_0;  alias, 1 drivers
v0x55d9bbeccc20_0 .net "byteenable", 3 0, v0x55d9bbeca1a0_0;  alias, 1 drivers
v0x55d9bbeccd10_0 .net "clk", 0 0, v0x55d9bbecf770_0;  1 drivers
v0x55d9bbeccdb0_0 .net "clk_enable", 0 0, L_0x55d9bbed0250;  1 drivers
v0x55d9bbeccea0_0 .net "data_address", 31 0, v0x55d9bbec7af0_0;  1 drivers
v0x55d9bbeccf90_0 .net "data_byteenable", 3 0, v0x55d9bbebf3b0_0;  1 drivers
v0x55d9bbecd050_0 .net "data_read", 0 0, v0x55d9bbebf560_0;  1 drivers
v0x55d9bbecd0f0_0 .net "data_readdata", 31 0, v0x55d9bbecc1c0_0;  1 drivers
v0x55d9bbecd240_0 .net "data_write", 0 0, v0x55d9bbebf620_0;  1 drivers
v0x55d9bbecd2e0_0 .net "data_writedata", 31 0, v0x55d9bbec7db0_0;  1 drivers
v0x55d9bbecd3a0_0 .net "instr_address", 31 0, v0x55d9bbec8100_0;  1 drivers
v0x55d9bbecd4b0_0 .net "instr_read", 0 0, v0x55d9bbec81c0_0;  1 drivers
v0x55d9bbecd5a0_0 .net "instr_readdata", 31 0, v0x55d9bbecc300_0;  1 drivers
v0x55d9bbecd6f0_0 .net "read", 0 0, v0x55d9bbeca260_0;  alias, 1 drivers
v0x55d9bbecd790_0 .net "readdata", 31 0, v0x55d9bbecee50_0;  alias, 1 drivers
v0x55d9bbecd8a0_0 .net "register_v0", 31 0, L_0x55d9bbee26e0;  alias, 1 drivers
v0x55d9bbecdac0_0 .net "reset", 0 0, v0x55d9bbecfe00_0;  1 drivers
v0x55d9bbecdb60_0 .net "stall", 0 0, v0x55d9bbecc580_0;  1 drivers
v0x55d9bbecdc00_0 .net "waitrequest", 0 0, v0x55d9bbecf1a0_0;  alias, 1 drivers
v0x55d9bbecdcf0_0 .net "write", 0 0, v0x55d9bbeca510_0;  alias, 1 drivers
v0x55d9bbecdde0_0 .net "writedata", 31 0, v0x55d9bbeca5d0_0;  alias, 1 drivers
L_0x55d9bbed0250 .reduce/nor v0x55d9bbecc580_0;
S_0x55d9bbe94fe0 .scope module, "cpuInst" "mips_cpu_harvard" 4 51, 5 1 0, S_0x55d9bbe67da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 32 "register_v0";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 4 "byte_enable";
    .port_info 8 /OUTPUT 1 "instr_read";
    .port_info 9 /OUTPUT 32 "data_address";
    .port_info 10 /OUTPUT 1 "data_write";
    .port_info 11 /OUTPUT 1 "data_read";
    .port_info 12 /OUTPUT 32 "data_writedata";
    .port_info 13 /INPUT 32 "data_readdata";
v0x55d9bbec6890_0 .net "HI_alu2reg", 31 0, v0x55d9bbea8d90_0;  1 drivers
v0x55d9bbec6970_0 .net "HI_reg2alu", 31 0, v0x55d9bbec3f50_0;  1 drivers
v0x55d9bbec6a80_0 .net "HI_write_enable", 0 0, v0x55d9bbebe6f0_0;  1 drivers
v0x55d9bbec6b70_0 .net "LO_alu2reg", 31 0, v0x55d9bbe85b30_0;  1 drivers
v0x55d9bbec6c60_0 .net "LO_reg2alu", 31 0, v0x55d9bbec42b0_0;  1 drivers
v0x55d9bbec6dc0_0 .net "LO_write_enable", 0 0, v0x55d9bbebe790_0;  1 drivers
v0x55d9bbec6eb0_0 .var "act", 0 0;
v0x55d9bbec6f70_0 .var "active", 0 0;
v0x55d9bbec7010_0 .net "alu_control", 4 0, v0x55d9bbebe850_0;  1 drivers
v0x55d9bbec70b0_0 .net "alu_input", 31 0, v0x55d9bbec1650_0;  1 drivers
v0x55d9bbec71c0_0 .net "alu_sel", 0 0, v0x55d9bbebf2f0_0;  1 drivers
v0x55d9bbec72b0_0 .net "aluout", 31 0, v0x55d9bbebd060_0;  1 drivers
v0x55d9bbec73c0_0 .net "branch_cond", 2 0, v0x55d9bbebe8f0_0;  1 drivers
v0x55d9bbec74d0_0 .net "branch_is_true", 0 0, v0x55d9bbebd4c0_0;  1 drivers
v0x55d9bbec7570_0 .net "byte_enable", 3 0, v0x55d9bbebf3b0_0;  alias, 1 drivers
v0x55d9bbec7630_0 .net "byte_offset", 1 0, L_0x55d9bbee67d0;  1 drivers
v0x55d9bbec7720_0 .net "clk", 0 0, v0x55d9bbecf770_0;  alias, 1 drivers
v0x55d9bbec78d0_0 .net "clk_enable", 0 0, L_0x55d9bbed0250;  alias, 1 drivers
v0x55d9bbec7990_0 .var "clken", 0 0;
v0x55d9bbec7a30_0 .net "curr_pc", 31 0, v0x55d9bbec2af0_0;  1 drivers
v0x55d9bbec7af0_0 .var "data_address", 31 0;
v0x55d9bbec7bd0_0 .net "data_read", 0 0, v0x55d9bbebf560_0;  alias, 1 drivers
v0x55d9bbec7c70_0 .net "data_readdata", 31 0, v0x55d9bbecc1c0_0;  alias, 1 drivers
v0x55d9bbec7d10_0 .net "data_write", 0 0, v0x55d9bbebf620_0;  alias, 1 drivers
v0x55d9bbec7db0_0 .var "data_writedata", 31 0;
v0x55d9bbec7e70_0 .net "extended_data", 31 0, v0x55d9bbec63d0_0;  1 drivers
v0x55d9bbec7f80_0 .net "extended_imm", 31 0, L_0x55d9bbee0fc0;  1 drivers
v0x55d9bbec8040_0 .net "imm", 15 0, L_0x55d9bbed03d0;  1 drivers
v0x55d9bbec8100_0 .var "instr_address", 31 0;
v0x55d9bbec81c0_0 .var "instr_read", 0 0;
v0x55d9bbec8280_0 .net "instr_readdata", 31 0, v0x55d9bbecc300_0;  alias, 1 drivers
v0x55d9bbec8390_0 .net "j_addr", 25 0, L_0x55d9bbed0310;  1 drivers
v0x55d9bbec8450_0 .net "link_pc", 31 0, L_0x55d9bbee0810;  1 drivers
v0x55d9bbec8540_0 .net "lwlr_data", 31 0, v0x55d9bbec0bd0_0;  1 drivers
v0x55d9bbec8650_0 .net "lwlr_sel", 1 0, v0x55d9bbebfbb0_0;  1 drivers
v0x55d9bbec8710_0 .net "next_pc", 31 0, v0x55d9bbec3880_0;  1 drivers
v0x55d9bbec8800_0 .net "pc_sel", 1 0, v0x55d9bbebfc90_0;  1 drivers
v0x55d9bbec8910_0 .net "rd", 4 0, L_0x55d9bbed06c0;  1 drivers
v0x55d9bbec89d0_0 .net "reg_addr_sel", 1 0, v0x55d9bbebfe50_0;  1 drivers
v0x55d9bbec8ac0_0 .net "reg_data_a", 31 0, v0x55d9bbec4f30_0;  1 drivers
v0x55d9bbec8b80_0 .net "reg_data_b", 31 0, v0x55d9bbec5040_0;  1 drivers
v0x55d9bbec8c40_0 .net "reg_data_sel", 1 0, v0x55d9bbebff30_0;  1 drivers
v0x55d9bbec8d50_0 .net "reg_write_addr", 4 0, v0x55d9bbec10d0_0;  1 drivers
v0x55d9bbec8e60_0 .net "reg_write_data", 31 0, v0x55d9bbec2250_0;  1 drivers
v0x55d9bbec8f70_0 .net "reg_write_enable", 0 0, v0x55d9bbec0010_0;  1 drivers
v0x55d9bbec9060_0 .net "register_v0", 31 0, L_0x55d9bbee26e0;  alias, 1 drivers
v0x55d9bbec9120_0 .net "reset", 0 0, v0x55d9bbecfe00_0;  alias, 1 drivers
v0x55d9bbec9250_0 .net "rs", 4 0, L_0x55d9bbed0470;  1 drivers
v0x55d9bbec92f0_0 .net "rt", 4 0, L_0x55d9bbed0510;  1 drivers
v0x55d9bbec9390_0 .net "shamt", 4 0, L_0x55d9bbee14f0;  1 drivers
v0x55d9bbec94a0_0 .net "signextend_sel", 0 0, v0x55d9bbec0350_0;  1 drivers
E_0x55d9bbd96b00/0 .event edge, v0x55d9bbec6eb0_0, v0x55d9bbec78d0_0, v0x55d9bbec00d0_0, v0x55d9bbec2af0_0;
E_0x55d9bbd96b00/1 .event edge, v0x55d9bbec0af0_0, v0x55d9bbebd060_0;
E_0x55d9bbd96b00 .event/or E_0x55d9bbd96b00/0, E_0x55d9bbd96b00/1;
L_0x55d9bbed0310 .part v0x55d9bbecc300_0, 0, 26;
L_0x55d9bbed03d0 .part v0x55d9bbecc300_0, 0, 16;
L_0x55d9bbed0470 .part v0x55d9bbecc300_0, 21, 5;
L_0x55d9bbed0510 .part v0x55d9bbecc300_0, 16, 5;
L_0x55d9bbed06c0 .part v0x55d9bbecc300_0, 11, 5;
L_0x55d9bbee1230 .part v0x55d9bbebfbb0_0, 1, 1;
L_0x55d9bbee6870 .part v0x55d9bbebfbb0_0, 0, 1;
S_0x55d9bbe93af0 .scope module, "ALU_1" "ALU" 5 146, 6 3 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 3 "branch_cond";
    .port_info 4 /INPUT 32 "LO_input";
    .port_info 5 /INPUT 32 "HI_input";
    .port_info 6 /INPUT 5 "sa";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "branch_cond_true";
    .port_info 9 /OUTPUT 32 "LO_output";
    .port_info 10 /OUTPUT 32 "HI_output";
    .port_info 11 /OUTPUT 2 "byte_offset";
enum0x55d9bbe25170 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
enum0x55d9bbe27d30 .enum4 (3)
   "BRANCH_NOTHING" 3'b000,
   "BRANCH_EQUAL" 3'b001,
   "BRANCH_NOT_EQUAL" 3'b010,
   "BRANCH_LTZ" 3'b011,
   "BRANCH_GTZ" 3'b100,
   "BRANCH_LTEZ" 3'b101,
   "BRANCH_GTEZ" 3'b110
 ;
L_0x55d9bbea8c70 .functor AND 32, v0x55d9bbec4f30_0, L_0x55d9bbee1660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55d9bbe88d40 .functor AND 32, v0x55d9bbec4f30_0, v0x55d9bbec1650_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55d9bbe85560 .functor OR 32, v0x55d9bbec4f30_0, L_0x55d9bbee1660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d9bbd918e0 .functor OR 32, v0x55d9bbec4f30_0, v0x55d9bbec1650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d9bbee1fa0 .functor XOR 32, v0x55d9bbec4f30_0, L_0x55d9bbee1660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d9bbee2010 .functor XOR 32, v0x55d9bbec4f30_0, v0x55d9bbec1650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d9bbee2910 .functor NOT 32, v0x55d9bbec1650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d9bbe65770_0 .net "A", 31 0, v0x55d9bbec4f30_0;  alias, 1 drivers
v0x55d9bbe5d8b0_0 .net "B", 31 0, v0x55d9bbec1650_0;  alias, 1 drivers
v0x55d9bbeac140_0 .net "HI_input", 31 0, v0x55d9bbec3f50_0;  alias, 1 drivers
v0x55d9bbea8d90_0 .var "HI_output", 31 0;
v0x55d9bbea51b0_0 .net "LO_input", 31 0, v0x55d9bbec42b0_0;  alias, 1 drivers
v0x55d9bbe85b30_0 .var "LO_output", 31 0;
L_0x7fba640bc0a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d9bbda7540_0 .net/2u *"_ivl_0", 15 0, L_0x7fba640bc0a8;  1 drivers
v0x55d9bbeb96d0_0 .net *"_ivl_10", 31 0, L_0x55d9bbea8c70;  1 drivers
v0x55d9bbeb97b0_0 .net *"_ivl_102", 63 0, L_0x55d9bbee46d0;  1 drivers
L_0x7fba640bc450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d9bbeb9890_0 .net *"_ivl_105", 31 0, L_0x7fba640bc450;  1 drivers
v0x55d9bbeb9970_0 .net *"_ivl_106", 63 0, L_0x55d9bbee48d0;  1 drivers
L_0x7fba640bc498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d9bbeb9a50_0 .net *"_ivl_109", 31 0, L_0x7fba640bc498;  1 drivers
L_0x7fba640bc4e0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55d9bbeb9b30_0 .net/2u *"_ivl_112", 4 0, L_0x7fba640bc4e0;  1 drivers
v0x55d9bbeb9c10_0 .net *"_ivl_114", 0 0, L_0x55d9bbee4c50;  1 drivers
v0x55d9bbeb9cd0_0 .net *"_ivl_117", 31 0, L_0x55d9bbee4d40;  1 drivers
v0x55d9bbeb9db0_0 .net *"_ivl_119", 31 0, L_0x55d9bbee4b30;  1 drivers
v0x55d9bbeb9e90_0 .net *"_ivl_12", 31 0, L_0x55d9bbe88d40;  1 drivers
L_0x7fba640bc528 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55d9bbeb9f70_0 .net/2u *"_ivl_122", 4 0, L_0x7fba640bc528;  1 drivers
v0x55d9bbeba050_0 .net *"_ivl_124", 0 0, L_0x55d9bbee5230;  1 drivers
v0x55d9bbeba110_0 .net *"_ivl_127", 31 0, L_0x55d9bbee5320;  1 drivers
v0x55d9bbeba1f0_0 .net *"_ivl_129", 31 0, L_0x55d9bbee5510;  1 drivers
L_0x7fba640bc570 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x55d9bbeba2d0_0 .net/2u *"_ivl_132", 4 0, L_0x7fba640bc570;  1 drivers
v0x55d9bbeba3b0_0 .net *"_ivl_134", 0 0, L_0x55d9bbee58a0;  1 drivers
v0x55d9bbeba470_0 .net/s *"_ivl_136", 31 0, L_0x55d9bbee5990;  1 drivers
v0x55d9bbeba550_0 .net *"_ivl_138", 31 0, L_0x55d9bbee5650;  1 drivers
L_0x7fba640bc5b8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x55d9bbeba630_0 .net/2u *"_ivl_142", 4 0, L_0x7fba640bc5b8;  1 drivers
v0x55d9bbeba710_0 .net *"_ivl_144", 0 0, L_0x55d9bbee5cd0;  1 drivers
v0x55d9bbeba7d0_0 .net/s *"_ivl_146", 31 0, L_0x55d9bbee5dc0;  1 drivers
v0x55d9bbeba8b0_0 .net *"_ivl_148", 31 0, L_0x55d9bbee5ff0;  1 drivers
v0x55d9bbeba990_0 .net *"_ivl_153", 29 0, L_0x55d9bbee63f0;  1 drivers
L_0x7fba640bc600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebaa70_0 .net/2u *"_ivl_154", 1 0, L_0x7fba640bc600;  1 drivers
L_0x7fba640bc138 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebab50_0 .net/2u *"_ivl_16", 4 0, L_0x7fba640bc138;  1 drivers
v0x55d9bbebac30_0 .net *"_ivl_18", 0 0, L_0x55d9bbee1b80;  1 drivers
v0x55d9bbebacf0_0 .net *"_ivl_20", 31 0, L_0x55d9bbe85560;  1 drivers
v0x55d9bbebadd0_0 .net *"_ivl_22", 31 0, L_0x55d9bbd918e0;  1 drivers
L_0x7fba640bc180 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebaeb0_0 .net/2u *"_ivl_26", 4 0, L_0x7fba640bc180;  1 drivers
v0x55d9bbebaf90_0 .net *"_ivl_28", 0 0, L_0x55d9bbee1eb0;  1 drivers
v0x55d9bbebb050_0 .net *"_ivl_3", 15 0, L_0x55d9bbee15c0;  1 drivers
v0x55d9bbebb130_0 .net *"_ivl_30", 31 0, L_0x55d9bbee1fa0;  1 drivers
v0x55d9bbebb210_0 .net *"_ivl_32", 31 0, L_0x55d9bbee2010;  1 drivers
v0x55d9bbebb2f0_0 .net *"_ivl_36", 0 0, L_0x55d9bbee2250;  1 drivers
L_0x7fba640bc1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebb3b0_0 .net/2u *"_ivl_38", 31 0, L_0x7fba640bc1c8;  1 drivers
L_0x7fba640bc210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebb490_0 .net/2u *"_ivl_40", 31 0, L_0x7fba640bc210;  1 drivers
v0x55d9bbebb570_0 .net *"_ivl_44", 0 0, L_0x55d9bbee2490;  1 drivers
L_0x7fba640bc258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebb630_0 .net/2u *"_ivl_46", 31 0, L_0x7fba640bc258;  1 drivers
L_0x7fba640bc2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebb710_0 .net/2u *"_ivl_48", 31 0, L_0x7fba640bc2a0;  1 drivers
L_0x7fba640bc2e8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebb7f0_0 .net/2u *"_ivl_52", 4 0, L_0x7fba640bc2e8;  1 drivers
v0x55d9bbebb8d0_0 .net *"_ivl_54", 0 0, L_0x55d9bbee2820;  1 drivers
v0x55d9bbebb990_0 .net *"_ivl_56", 31 0, L_0x55d9bbee2910;  1 drivers
L_0x7fba640bc330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebba70_0 .net/2u *"_ivl_58", 31 0, L_0x7fba640bc330;  1 drivers
L_0x7fba640bc0f0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebbb50_0 .net/2u *"_ivl_6", 4 0, L_0x7fba640bc0f0;  1 drivers
v0x55d9bbebbc30_0 .net *"_ivl_60", 31 0, L_0x55d9bbee2980;  1 drivers
L_0x7fba640bc378 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebbd10_0 .net/2u *"_ivl_66", 4 0, L_0x7fba640bc378;  1 drivers
v0x55d9bbebbdf0_0 .net *"_ivl_68", 0 0, L_0x55d9bbee2ea0;  1 drivers
v0x55d9bbebbeb0_0 .net *"_ivl_70", 31 0, L_0x55d9bbee2f90;  1 drivers
v0x55d9bbebbf90_0 .net *"_ivl_72", 31 0, L_0x55d9bbee3160;  1 drivers
L_0x7fba640bc3c0 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebc070_0 .net/2u *"_ivl_76", 4 0, L_0x7fba640bc3c0;  1 drivers
v0x55d9bbebc150_0 .net *"_ivl_78", 0 0, L_0x55d9bbee30c0;  1 drivers
v0x55d9bbebc210_0 .net *"_ivl_8", 0 0, L_0x55d9bbee1780;  1 drivers
v0x55d9bbebc2d0_0 .net *"_ivl_80", 31 0, L_0x55d9bbee3580;  1 drivers
v0x55d9bbebc3b0_0 .net *"_ivl_82", 31 0, L_0x55d9bbee32a0;  1 drivers
L_0x7fba640bc408 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x55d9bbebc490_0 .net/2u *"_ivl_86", 4 0, L_0x7fba640bc408;  1 drivers
v0x55d9bbebc570_0 .net *"_ivl_88", 0 0, L_0x55d9bbee3970;  1 drivers
v0x55d9bbebc630_0 .net *"_ivl_90", 31 0, L_0x55d9bbee3a60;  1 drivers
v0x55d9bbebc710_0 .net *"_ivl_92", 31 0, L_0x55d9bbee3be0;  1 drivers
v0x55d9bbebcc00_0 .net/s *"_ivl_96", 63 0, L_0x55d9bbee4140;  1 drivers
v0x55d9bbebcce0_0 .net/s *"_ivl_98", 63 0, L_0x55d9bbee43f0;  1 drivers
v0x55d9bbebcdc0_0 .net "adder_B", 31 0, L_0x55d9bbee2be0;  1 drivers
v0x55d9bbebcea0_0 .net "adder_result", 31 0, L_0x55d9bbee2d20;  1 drivers
v0x55d9bbebcf80_0 .net "alu_control", 4 0, v0x55d9bbebe850_0;  alias, 1 drivers
v0x55d9bbebd060_0 .var "alu_result", 31 0;
v0x55d9bbebd140_0 .net "bitwise_and", 31 0, L_0x55d9bbee1990;  1 drivers
v0x55d9bbebd220_0 .net "bitwise_or", 31 0, L_0x55d9bbee1ce0;  1 drivers
v0x55d9bbebd300_0 .net "bitwise_xor", 31 0, L_0x55d9bbee20c0;  1 drivers
v0x55d9bbebd3e0_0 .net "branch_cond", 2 0, v0x55d9bbebe8f0_0;  alias, 1 drivers
v0x55d9bbebd4c0_0 .var "branch_cond_true", 0 0;
v0x55d9bbebd580_0 .net "byte_offset", 1 0, L_0x55d9bbee67d0;  alias, 1 drivers
v0x55d9bbebd660_0 .net "immediate_zero_extend", 31 0, L_0x55d9bbee1660;  1 drivers
v0x55d9bbebd740_0 .net "less_than_signed", 31 0, L_0x55d9bbee2640;  1 drivers
v0x55d9bbebd820_0 .net "less_than_unsigned", 31 0, L_0x55d9bbee22f0;  1 drivers
v0x55d9bbebd900_0 .net "lwlr_addr", 31 0, L_0x55d9bbee64e0;  1 drivers
v0x55d9bbebd9e0_0 .net "product_hi", 31 0, L_0x55d9bbee4f60;  1 drivers
v0x55d9bbebdac0_0 .net "product_lo", 31 0, L_0x55d9bbee55b0;  1 drivers
v0x55d9bbebdba0_0 .net "quotient", 31 0, L_0x55d9bbee56f0;  1 drivers
v0x55d9bbebdc80_0 .net "remainder", 31 0, L_0x55d9bbee6090;  1 drivers
v0x55d9bbebdd60_0 .net "sa", 4 0, L_0x55d9bbee14f0;  alias, 1 drivers
v0x55d9bbebde40_0 .net "shift_left_logical", 31 0, L_0x55d9bbee3200;  1 drivers
v0x55d9bbebdf20_0 .net "shift_right_arithmetic", 31 0, L_0x55d9bbee3e90;  1 drivers
v0x55d9bbebe000_0 .net "shift_right_logical", 31 0, L_0x55d9bbee36e0;  1 drivers
v0x55d9bbebe0e0_0 .net/s "signed_product", 63 0, L_0x55d9bbee4590;  1 drivers
v0x55d9bbebe1c0_0 .net "unsigned_product", 63 0, L_0x55d9bbee49f0;  1 drivers
E_0x55d9bbddea60/0 .event edge, v0x55d9bbebcf80_0, v0x55d9bbebcea0_0, v0x55d9bbebd140_0, v0x55d9bbebd220_0;
E_0x55d9bbddea60/1 .event edge, v0x55d9bbebd300_0, v0x55d9bbebd740_0, v0x55d9bbebd820_0, v0x55d9bbebde40_0;
E_0x55d9bbddea60/2 .event edge, v0x55d9bbebe000_0, v0x55d9bbebdf20_0, v0x55d9bbe5d8b0_0, v0x55d9bbebd900_0;
E_0x55d9bbddea60/3 .event edge, v0x55d9bbea51b0_0, v0x55d9bbeac140_0, v0x55d9bbebd3e0_0, v0x55d9bbe65770_0;
E_0x55d9bbddea60/4 .event edge, v0x55d9bbebd9e0_0, v0x55d9bbebdac0_0, v0x55d9bbebdba0_0, v0x55d9bbebdc80_0;
E_0x55d9bbddea60 .event/or E_0x55d9bbddea60/0, E_0x55d9bbddea60/1, E_0x55d9bbddea60/2, E_0x55d9bbddea60/3, E_0x55d9bbddea60/4;
L_0x55d9bbee15c0 .part v0x55d9bbec1650_0, 0, 16;
L_0x55d9bbee1660 .concat [ 16 16 0 0], L_0x55d9bbee15c0, L_0x7fba640bc0a8;
L_0x55d9bbee1780 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc0f0;
L_0x55d9bbee1990 .functor MUXZ 32, L_0x55d9bbe88d40, L_0x55d9bbea8c70, L_0x55d9bbee1780, C4<>;
L_0x55d9bbee1b80 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc138;
L_0x55d9bbee1ce0 .functor MUXZ 32, L_0x55d9bbd918e0, L_0x55d9bbe85560, L_0x55d9bbee1b80, C4<>;
L_0x55d9bbee1eb0 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc180;
L_0x55d9bbee20c0 .functor MUXZ 32, L_0x55d9bbee2010, L_0x55d9bbee1fa0, L_0x55d9bbee1eb0, C4<>;
L_0x55d9bbee2250 .cmp/gt 32, v0x55d9bbec1650_0, v0x55d9bbec4f30_0;
L_0x55d9bbee22f0 .functor MUXZ 32, L_0x7fba640bc210, L_0x7fba640bc1c8, L_0x55d9bbee2250, C4<>;
L_0x55d9bbee2490 .cmp/gt.s 32, v0x55d9bbec1650_0, v0x55d9bbec4f30_0;
L_0x55d9bbee2640 .functor MUXZ 32, L_0x7fba640bc2a0, L_0x7fba640bc258, L_0x55d9bbee2490, C4<>;
L_0x55d9bbee2820 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc2e8;
L_0x55d9bbee2980 .arith/sum 32, L_0x55d9bbee2910, L_0x7fba640bc330;
L_0x55d9bbee2be0 .functor MUXZ 32, v0x55d9bbec1650_0, L_0x55d9bbee2980, L_0x55d9bbee2820, C4<>;
L_0x55d9bbee2d20 .arith/sum 32, v0x55d9bbec4f30_0, L_0x55d9bbee2be0;
L_0x55d9bbee2ea0 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc378;
L_0x55d9bbee2f90 .shift/l 32, v0x55d9bbec1650_0, L_0x55d9bbee14f0;
L_0x55d9bbee3160 .shift/l 32, v0x55d9bbec1650_0, v0x55d9bbec4f30_0;
L_0x55d9bbee3200 .functor MUXZ 32, L_0x55d9bbee3160, L_0x55d9bbee2f90, L_0x55d9bbee2ea0, C4<>;
L_0x55d9bbee30c0 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc3c0;
L_0x55d9bbee3580 .shift/r 32, v0x55d9bbec1650_0, L_0x55d9bbee14f0;
L_0x55d9bbee32a0 .shift/r 32, v0x55d9bbec1650_0, v0x55d9bbec4f30_0;
L_0x55d9bbee36e0 .functor MUXZ 32, L_0x55d9bbee32a0, L_0x55d9bbee3580, L_0x55d9bbee30c0, C4<>;
L_0x55d9bbee3970 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc408;
L_0x55d9bbee3a60 .shift/rs 32, v0x55d9bbec1650_0, L_0x55d9bbee14f0;
L_0x55d9bbee3be0 .shift/rs 32, v0x55d9bbec1650_0, v0x55d9bbec4f30_0;
L_0x55d9bbee3e90 .functor MUXZ 32, L_0x55d9bbee3be0, L_0x55d9bbee3a60, L_0x55d9bbee3970, C4<>;
L_0x55d9bbee4140 .extend/s 64, v0x55d9bbec4f30_0;
L_0x55d9bbee43f0 .extend/s 64, v0x55d9bbec1650_0;
L_0x55d9bbee4590 .arith/mult 64, L_0x55d9bbee4140, L_0x55d9bbee43f0;
L_0x55d9bbee46d0 .concat [ 32 32 0 0], v0x55d9bbec4f30_0, L_0x7fba640bc450;
L_0x55d9bbee48d0 .concat [ 32 32 0 0], v0x55d9bbec1650_0, L_0x7fba640bc498;
L_0x55d9bbee49f0 .arith/mult 64, L_0x55d9bbee46d0, L_0x55d9bbee48d0;
L_0x55d9bbee4c50 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc4e0;
L_0x55d9bbee4d40 .part L_0x55d9bbee4590, 32, 32;
L_0x55d9bbee4b30 .part L_0x55d9bbee49f0, 32, 32;
L_0x55d9bbee4f60 .functor MUXZ 32, L_0x55d9bbee4b30, L_0x55d9bbee4d40, L_0x55d9bbee4c50, C4<>;
L_0x55d9bbee5230 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc528;
L_0x55d9bbee5320 .part L_0x55d9bbee4590, 0, 32;
L_0x55d9bbee5510 .part L_0x55d9bbee49f0, 0, 32;
L_0x55d9bbee55b0 .functor MUXZ 32, L_0x55d9bbee5510, L_0x55d9bbee5320, L_0x55d9bbee5230, C4<>;
L_0x55d9bbee58a0 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc570;
L_0x55d9bbee5990 .arith/div.s 32, v0x55d9bbec4f30_0, v0x55d9bbec1650_0;
L_0x55d9bbee5650 .arith/div 32, v0x55d9bbec4f30_0, v0x55d9bbec1650_0;
L_0x55d9bbee56f0 .functor MUXZ 32, L_0x55d9bbee5650, L_0x55d9bbee5990, L_0x55d9bbee58a0, C4<>;
L_0x55d9bbee5cd0 .cmp/eq 5, v0x55d9bbebe850_0, L_0x7fba640bc5b8;
L_0x55d9bbee5dc0 .arith/mod.s 32, v0x55d9bbec4f30_0, v0x55d9bbec1650_0;
L_0x55d9bbee5ff0 .arith/mod 32, v0x55d9bbec4f30_0, v0x55d9bbec1650_0;
L_0x55d9bbee6090 .functor MUXZ 32, L_0x55d9bbee5ff0, L_0x55d9bbee5dc0, L_0x55d9bbee5cd0, C4<>;
L_0x55d9bbee63f0 .part L_0x55d9bbee2d20, 2, 30;
L_0x55d9bbee64e0 .concat [ 2 30 0 0], L_0x7fba640bc600, L_0x55d9bbee63f0;
L_0x55d9bbee67d0 .part L_0x55d9bbee2d20, 0, 2;
S_0x55d9bbebe420 .scope module, "ALU_decoder_1" "ALU_decoder" 5 137, 7 1 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /OUTPUT 5 "alu_control";
    .port_info 2 /OUTPUT 3 "branch_cond";
    .port_info 3 /OUTPUT 5 "sa";
    .port_info 4 /OUTPUT 1 "LO_write_enable";
    .port_info 5 /OUTPUT 1 "HI_write_enable";
enum0x55d9bbe1c860 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_ADDIU" 6'b001001,
   "OPCODE_ANDI" 6'b001100,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_ORI" 6'b001101,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001,
   "OPCODE_SLTI" 6'b001010,
   "OPCODE_SLTIU" 6'b001011,
   "OPCODE_SW" 6'b101011,
   "OPCODE_XORI" 6'b001110,
   "OPCODE_LUI" 6'b001111,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011
 ;
enum0x55d9bbe1f300 .enum4 (6)
   "FUNC_ADDU" 6'b100001,
   "FUNC_AND" 6'b100100,
   "FUNC_MULT" 6'b011000,
   "FUNC_MULTU" 6'b011001,
   "FUNC_OR" 6'b100101,
   "FUNC_SLL" 6'b000000,
   "FUNC_SLLV" 6'b000100,
   "FUNC_SLT" 6'b101010,
   "FUNC_SLTU" 6'b101011,
   "FUNC_SRA" 6'b000011,
   "FUNC_SRAV" 6'b000111,
   "FUNC_SRL" 6'b000010,
   "FUNC_SRLV" 6'b000110,
   "FUNC_SUBU" 6'b100011,
   "FUNC_XOR" 6'b100110,
   "FUNC_DIV" 6'b011010,
   "FUNC_DIVU" 6'b011011,
   "FUNC_MTLO" 6'b010011,
   "FUNC_MTHI" 6'b010001,
   "FUNC_JALR" 6'b001001,
   "FUNC_JR" 6'b001000,
   "FUNC_MFLO" 6'b010010,
   "FUNC_MFHI" 6'b010000
 ;
enum0x55d9bbe21990 .enum4 (5)
   "BRANCH_BGEZ" 5'b00001,
   "BRANCH_BGEZAL" 5'b10001,
   "BRANCH_BLTZ" 5'b00000,
   "BRANCH_BLTZAL" 5'b10000
 ;
enum0x55d9bbe22340 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
v0x55d9bbebe6f0_0 .var "HI_write_enable", 0 0;
v0x55d9bbebe790_0 .var "LO_write_enable", 0 0;
v0x55d9bbebe850_0 .var "alu_control", 4 0;
v0x55d9bbebe8f0_0 .var "branch_cond", 2 0;
v0x55d9bbebe9c0_0 .net "branch_field", 4 0, L_0x55d9bbee1450;  1 drivers
v0x55d9bbebea80_0 .net "func_code", 5 0, L_0x55d9bbee13b0;  1 drivers
v0x55d9bbebeb60_0 .net "instr_opcode", 5 0, L_0x55d9bbee1310;  1 drivers
v0x55d9bbebec40_0 .net "instr_readdata", 31 0, v0x55d9bbecc300_0;  alias, 1 drivers
v0x55d9bbebed20_0 .net "sa", 4 0, L_0x55d9bbee14f0;  alias, 1 drivers
E_0x55d9bbe158f0 .event edge, v0x55d9bbebeb60_0, v0x55d9bbebea80_0;
E_0x55d9bbd23b40 .event edge, v0x55d9bbebeb60_0, v0x55d9bbebe9c0_0;
L_0x55d9bbee1310 .part v0x55d9bbecc300_0, 26, 6;
L_0x55d9bbee13b0 .part v0x55d9bbecc300_0, 0, 6;
L_0x55d9bbee1450 .part v0x55d9bbecc300_0, 16, 5;
L_0x55d9bbee14f0 .part v0x55d9bbecc300_0, 6, 5;
S_0x55d9bbebee80 .scope module, "decoder_1" "decoder" 5 86, 8 3 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "is_true";
    .port_info 5 /OUTPUT 2 "pc_sel";
    .port_info 6 /OUTPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_read";
    .port_info 8 /OUTPUT 4 "byte_enable";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_addr_sel";
    .port_info 11 /OUTPUT 1 "alu_sel";
    .port_info 12 /OUTPUT 2 "reg_data_sel";
    .port_info 13 /OUTPUT 1 "signextend_sel";
    .port_info 14 /OUTPUT 2 "lwlr_sel";
enum0x55d9bbe19720 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_SW" 6'b101011,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001
 ;
v0x55d9bbebf210_0 .net "active", 0 0, v0x55d9bbec6f70_0;  alias, 1 drivers
v0x55d9bbebf2f0_0 .var "alu_sel", 0 0;
v0x55d9bbebf3b0_0 .var "byte_enable", 3 0;
v0x55d9bbebf4a0_0 .net "clk_enable", 0 0, v0x55d9bbec7990_0;  1 drivers
v0x55d9bbebf560_0 .var "data_read", 0 0;
v0x55d9bbebf620_0 .var "data_write", 0 0;
v0x55d9bbebf6e0_0 .net "funct_code", 5 0, L_0x55d9bbee0b30;  1 drivers
v0x55d9bbebf7c0_0 .net "immediate", 15 0, L_0x55d9bbee0bd0;  1 drivers
v0x55d9bbebf8a0_0 .net "instr_opcode", 5 0, L_0x55d9bbee08b0;  1 drivers
v0x55d9bbebf980_0 .net "instr_readdata", 31 0, v0x55d9bbecc300_0;  alias, 1 drivers
v0x55d9bbebfa40_0 .net "is_true", 0 0, v0x55d9bbebd4c0_0;  alias, 1 drivers
v0x55d9bbebfb10_0 .net "j_addr", 25 0, L_0x55d9bbee0c70;  1 drivers
v0x55d9bbebfbb0_0 .var "lwlr_sel", 1 0;
v0x55d9bbebfc90_0 .var "pc_sel", 1 0;
v0x55d9bbebfd70_0 .net "rd", 4 0, L_0x55d9bbee0a90;  1 drivers
v0x55d9bbebfe50_0 .var "reg_addr_sel", 1 0;
v0x55d9bbebff30_0 .var "reg_data_sel", 1 0;
v0x55d9bbec0010_0 .var "reg_write_enable", 0 0;
v0x55d9bbec00d0_0 .net "reset", 0 0, v0x55d9bbecfe00_0;  alias, 1 drivers
v0x55d9bbec0190_0 .net "rs", 4 0, L_0x55d9bbee0950;  1 drivers
v0x55d9bbec0270_0 .net "rt", 4 0, L_0x55d9bbee09f0;  1 drivers
v0x55d9bbec0350_0 .var "signextend_sel", 0 0;
E_0x55d9bbe03330/0 .event edge, v0x55d9bbebf4a0_0, v0x55d9bbebf8a0_0, v0x55d9bbebf6e0_0, v0x55d9bbebf6e0_0;
E_0x55d9bbe03330/1 .event edge, v0x55d9bbebf6e0_0, v0x55d9bbec0270_0, v0x55d9bbebd4c0_0;
E_0x55d9bbe03330 .event/or E_0x55d9bbe03330/0, E_0x55d9bbe03330/1;
L_0x55d9bbee08b0 .part v0x55d9bbecc300_0, 26, 6;
L_0x55d9bbee0950 .part v0x55d9bbecc300_0, 21, 5;
L_0x55d9bbee09f0 .part v0x55d9bbecc300_0, 16, 5;
L_0x55d9bbee0a90 .part v0x55d9bbecc300_0, 11, 5;
L_0x55d9bbee0b30 .part v0x55d9bbecc300_0, 0, 6;
L_0x55d9bbee0bd0 .part v0x55d9bbecc300_0, 0, 16;
L_0x55d9bbee0c70 .part v0x55d9bbecc300_0, 0, 26;
S_0x55d9bbec05f0 .scope module, "lwlr_1" "lwlr" 5 187, 9 1 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 2 "byte_offset";
    .port_info 3 /INPUT 1 "lwl";
    .port_info 4 /OUTPUT 32 "reg_write_data";
v0x55d9bbec0850_0 .net "byte_offset", 1 0, L_0x55d9bbee67d0;  alias, 1 drivers
v0x55d9bbec0960_0 .net "data_readdata", 31 0, v0x55d9bbecc1c0_0;  alias, 1 drivers
v0x55d9bbec0a20_0 .net "lwl", 0 0, L_0x55d9bbee6870;  1 drivers
v0x55d9bbec0af0_0 .net "reg_data_b", 31 0, v0x55d9bbec5040_0;  alias, 1 drivers
v0x55d9bbec0bd0_0 .var "reg_write_data", 31 0;
E_0x55d9bbeaea70/0 .event edge, v0x55d9bbebd580_0, v0x55d9bbec0a20_0, v0x55d9bbec0960_0, v0x55d9bbec0af0_0;
E_0x55d9bbeaea70/1 .event edge, v0x55d9bbec0960_0, v0x55d9bbec0960_0, v0x55d9bbec0af0_0, v0x55d9bbec0af0_0;
E_0x55d9bbeaea70/2 .event edge, v0x55d9bbec0960_0, v0x55d9bbec0960_0, v0x55d9bbec0af0_0, v0x55d9bbec0af0_0;
E_0x55d9bbeaea70/3 .event edge, v0x55d9bbec0960_0, v0x55d9bbec0960_0, v0x55d9bbec0af0_0;
E_0x55d9bbeaea70 .event/or E_0x55d9bbeaea70/0, E_0x55d9bbeaea70/1, E_0x55d9bbeaea70/2, E_0x55d9bbeaea70/3;
S_0x55d9bbec0d50 .scope module, "mux1_1" "mux1" 5 112, 10 1 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
v0x55d9bbec0fd0_0 .net "rd", 4 0, L_0x55d9bbed06c0;  alias, 1 drivers
v0x55d9bbec10d0_0 .var "reg_write_addr", 4 0;
v0x55d9bbec11b0_0 .net "rt", 4 0, L_0x55d9bbed0510;  alias, 1 drivers
v0x55d9bbec1270_0 .net "select", 1 0, v0x55d9bbebfe50_0;  alias, 1 drivers
E_0x55d9bbeaf710 .event edge, v0x55d9bbebfe50_0, v0x55d9bbebfe50_0, v0x55d9bbec0fd0_0, v0x55d9bbec11b0_0;
S_0x55d9bbec13f0 .scope module, "mux2_1" "mux2" 5 119, 11 1 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "alu_input";
v0x55d9bbec1650_0 .var "alu_input", 31 0;
v0x55d9bbec1760_0 .net "extended_imm", 31 0, L_0x55d9bbee0fc0;  alias, 1 drivers
v0x55d9bbec1820_0 .net "reg_data_b", 31 0, v0x55d9bbec5040_0;  alias, 1 drivers
v0x55d9bbec1920_0 .net "select", 0 0, v0x55d9bbebf2f0_0;  alias, 1 drivers
E_0x55d9bbec15d0 .event edge, v0x55d9bbebf2f0_0, v0x55d9bbec1760_0, v0x55d9bbec0af0_0;
S_0x55d9bbec1a60 .scope module, "mux3_1" "mux3" 5 126, 12 1 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 32 "lwlr_data";
    .port_info 3 /INPUT 32 "signextend_data";
    .port_info 4 /INPUT 32 "link_pc";
    .port_info 5 /INPUT 2 "select";
    .port_info 6 /INPUT 1 "islwlr";
    .port_info 7 /OUTPUT 32 "reg_write_data";
v0x55d9bbec1e00_0 .net "aluout", 31 0, v0x55d9bbebd060_0;  alias, 1 drivers
v0x55d9bbec1ee0_0 .net "data_readdata", 31 0, v0x55d9bbecc1c0_0;  alias, 1 drivers
v0x55d9bbec1fb0_0 .net "islwlr", 0 0, L_0x55d9bbee1230;  1 drivers
v0x55d9bbec2080_0 .net "link_pc", 31 0, L_0x55d9bbee0810;  alias, 1 drivers
v0x55d9bbec2140_0 .net "lwlr_data", 31 0, v0x55d9bbec0bd0_0;  alias, 1 drivers
v0x55d9bbec2250_0 .var "reg_write_data", 31 0;
v0x55d9bbec2310_0 .net "select", 1 0, v0x55d9bbebff30_0;  alias, 1 drivers
v0x55d9bbec2400_0 .net "signextend_data", 31 0, v0x55d9bbec63d0_0;  alias, 1 drivers
E_0x55d9bbec1d60/0 .event edge, v0x55d9bbebff30_0, v0x55d9bbebd060_0, v0x55d9bbec1fb0_0, v0x55d9bbec0bd0_0;
E_0x55d9bbec1d60/1 .event edge, v0x55d9bbec0960_0, v0x55d9bbec2400_0, v0x55d9bbec2080_0;
E_0x55d9bbec1d60 .event/or E_0x55d9bbec1d60/0, E_0x55d9bbec1d60/1;
S_0x55d9bbec2610 .scope module, "pc_1" "pc" 5 67, 13 3 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_pc";
    .port_info 1 /OUTPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk_enable";
v0x55d9bbec2850_0 .net "clk", 0 0, v0x55d9bbecf770_0;  alias, 1 drivers
v0x55d9bbec2930_0 .net "clk_enable", 0 0, v0x55d9bbec7990_0;  alias, 1 drivers
v0x55d9bbec2a20_0 .net "new_pc", 31 0, v0x55d9bbec3880_0;  alias, 1 drivers
v0x55d9bbec2af0_0 .var "pc", 31 0;
v0x55d9bbec2bb0_0 .net "reset", 0 0, v0x55d9bbecfe00_0;  alias, 1 drivers
E_0x55d9bbec27d0 .event posedge, v0x55d9bbec2850_0;
S_0x55d9bbec2d50 .scope module, "pcnext_1" "pcnext" 5 75, 14 3 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 26 "j_addr";
    .port_info 3 /INPUT 32 "reg_data_a";
    .port_info 4 /INPUT 2 "pc_sel";
    .port_info 5 /INPUT 1 "is_true";
    .port_info 6 /OUTPUT 32 "link_pc";
    .port_info 7 /OUTPUT 32 "pcnext";
enum0x55d9bbe18a40 .enum4 (2)
   "INCREMENT" 2'b00,
   "BRANCH" 2'b01,
   "JUMP" 2'b10,
   "JR" 2'b11
 ;
L_0x7fba640bc018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d9bbec30c0_0 .net/2u *"_ivl_0", 31 0, L_0x7fba640bc018;  1 drivers
L_0x7fba640bc060 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55d9bbec31c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fba640bc060;  1 drivers
v0x55d9bbec32a0_0 .net "extended_imm", 31 0, L_0x55d9bbee0fc0;  alias, 1 drivers
v0x55d9bbec3370_0 .net "is_true", 0 0, v0x55d9bbebd4c0_0;  alias, 1 drivers
v0x55d9bbec3460_0 .net "j_addr", 25 0, L_0x55d9bbed0310;  alias, 1 drivers
v0x55d9bbec3570_0 .net "link_pc", 31 0, L_0x55d9bbee0810;  alias, 1 drivers
v0x55d9bbec3630_0 .net "pc", 31 0, v0x55d9bbec2af0_0;  alias, 1 drivers
v0x55d9bbec36d0_0 .net "pc_increment", 31 0, L_0x55d9bbee0770;  1 drivers
v0x55d9bbec3790_0 .net "pc_sel", 1 0, v0x55d9bbebfc90_0;  alias, 1 drivers
v0x55d9bbec3880_0 .var "pcnext", 31 0;
v0x55d9bbec3950_0 .net "reg_data_a", 31 0, v0x55d9bbec4f30_0;  alias, 1 drivers
E_0x55d9bbec3000/0 .event edge, v0x55d9bbebfc90_0, v0x55d9bbec36d0_0, v0x55d9bbebd4c0_0, v0x55d9bbec1760_0;
E_0x55d9bbec3000/1 .event edge, v0x55d9bbec3460_0, v0x55d9bbe65770_0;
E_0x55d9bbec3000 .event/or E_0x55d9bbec3000/0, E_0x55d9bbec3000/1;
L_0x55d9bbee0770 .arith/sum 32, v0x55d9bbec2af0_0, L_0x7fba640bc018;
L_0x55d9bbee0810 .arith/sum 32, v0x55d9bbec2af0_0, L_0x7fba640bc060;
S_0x55d9bbec3b00 .scope module, "reg_file_hi_lo_1" "reg_file_hi_lo" 5 161, 15 3 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 32 "LO_input";
    .port_info 4 /INPUT 32 "HI_input";
    .port_info 5 /INPUT 1 "LO_write_enable";
    .port_info 6 /INPUT 1 "HI_write_enable";
    .port_info 7 /OUTPUT 32 "LO_output";
    .port_info 8 /OUTPUT 32 "HI_output";
v0x55d9bbec3e40_0 .net "HI_input", 31 0, v0x55d9bbea8d90_0;  alias, 1 drivers
v0x55d9bbec3f50_0 .var "HI_output", 31 0;
v0x55d9bbec4020_0 .var "HI_reg", 31 0;
v0x55d9bbec40f0_0 .net "HI_write_enable", 0 0, v0x55d9bbebe6f0_0;  alias, 1 drivers
v0x55d9bbec41c0_0 .net "LO_input", 31 0, v0x55d9bbe85b30_0;  alias, 1 drivers
v0x55d9bbec42b0_0 .var "LO_output", 31 0;
v0x55d9bbec4380_0 .var "LO_reg", 31 0;
v0x55d9bbec4440_0 .net "LO_write_enable", 0 0, v0x55d9bbebe790_0;  alias, 1 drivers
v0x55d9bbec4510_0 .net "clk", 0 0, v0x55d9bbecf770_0;  alias, 1 drivers
v0x55d9bbec45e0_0 .net "clk_enable", 0 0, v0x55d9bbec7990_0;  alias, 1 drivers
v0x55d9bbec4680_0 .net "reset", 0 0, v0x55d9bbecfe00_0;  alias, 1 drivers
E_0x55d9bbec3dc0 .event edge, v0x55d9bbec4380_0, v0x55d9bbec4020_0;
S_0x55d9bbec48a0 .scope module, "register_file_1" "register_file" 5 173, 16 3 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /OUTPUT 32 "read_data_b";
    .port_info 7 /OUTPUT 32 "register_v0";
    .port_info 8 /INPUT 5 "write_reg";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /INPUT 32 "write_data";
v0x55d9bbec5340_2 .array/port v0x55d9bbec5340, 2;
L_0x55d9bbee26e0 .functor BUFZ 32, v0x55d9bbec5340_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d9bbec4cc0_0 .net "clk", 0 0, v0x55d9bbecf770_0;  alias, 1 drivers
v0x55d9bbec4dd0_0 .net "clk_enable", 0 0, v0x55d9bbec7990_0;  alias, 1 drivers
v0x55d9bbec4e90_0 .var/i "index", 31 0;
v0x55d9bbec4f30_0 .var "read_data_a", 31 0;
v0x55d9bbec5040_0 .var "read_data_b", 31 0;
v0x55d9bbec51a0_0 .net "read_reg1", 4 0, L_0x55d9bbed0470;  alias, 1 drivers
v0x55d9bbec5280_0 .net "read_reg2", 4 0, L_0x55d9bbed0510;  alias, 1 drivers
v0x55d9bbec5340 .array "reg_file", 0 31, 31 0;
v0x55d9bbec58f0_0 .net "register_v0", 31 0, L_0x55d9bbee26e0;  alias, 1 drivers
v0x55d9bbec59d0_0 .net "reset", 0 0, v0x55d9bbecfe00_0;  alias, 1 drivers
v0x55d9bbec5a70_0 .net "write_data", 31 0, v0x55d9bbec2250_0;  alias, 1 drivers
v0x55d9bbec5b30_0 .net "write_enable", 0 0, v0x55d9bbec0010_0;  alias, 1 drivers
v0x55d9bbec5bd0_0 .net "write_reg", 4 0, v0x55d9bbec10d0_0;  alias, 1 drivers
v0x55d9bbec5340_0 .array/port v0x55d9bbec5340, 0;
v0x55d9bbec5340_1 .array/port v0x55d9bbec5340, 1;
E_0x55d9bbec4b40/0 .event edge, v0x55d9bbec51a0_0, v0x55d9bbec5340_0, v0x55d9bbec5340_1, v0x55d9bbec5340_2;
v0x55d9bbec5340_3 .array/port v0x55d9bbec5340, 3;
v0x55d9bbec5340_4 .array/port v0x55d9bbec5340, 4;
v0x55d9bbec5340_5 .array/port v0x55d9bbec5340, 5;
v0x55d9bbec5340_6 .array/port v0x55d9bbec5340, 6;
E_0x55d9bbec4b40/1 .event edge, v0x55d9bbec5340_3, v0x55d9bbec5340_4, v0x55d9bbec5340_5, v0x55d9bbec5340_6;
v0x55d9bbec5340_7 .array/port v0x55d9bbec5340, 7;
v0x55d9bbec5340_8 .array/port v0x55d9bbec5340, 8;
v0x55d9bbec5340_9 .array/port v0x55d9bbec5340, 9;
v0x55d9bbec5340_10 .array/port v0x55d9bbec5340, 10;
E_0x55d9bbec4b40/2 .event edge, v0x55d9bbec5340_7, v0x55d9bbec5340_8, v0x55d9bbec5340_9, v0x55d9bbec5340_10;
v0x55d9bbec5340_11 .array/port v0x55d9bbec5340, 11;
v0x55d9bbec5340_12 .array/port v0x55d9bbec5340, 12;
v0x55d9bbec5340_13 .array/port v0x55d9bbec5340, 13;
v0x55d9bbec5340_14 .array/port v0x55d9bbec5340, 14;
E_0x55d9bbec4b40/3 .event edge, v0x55d9bbec5340_11, v0x55d9bbec5340_12, v0x55d9bbec5340_13, v0x55d9bbec5340_14;
v0x55d9bbec5340_15 .array/port v0x55d9bbec5340, 15;
v0x55d9bbec5340_16 .array/port v0x55d9bbec5340, 16;
v0x55d9bbec5340_17 .array/port v0x55d9bbec5340, 17;
v0x55d9bbec5340_18 .array/port v0x55d9bbec5340, 18;
E_0x55d9bbec4b40/4 .event edge, v0x55d9bbec5340_15, v0x55d9bbec5340_16, v0x55d9bbec5340_17, v0x55d9bbec5340_18;
v0x55d9bbec5340_19 .array/port v0x55d9bbec5340, 19;
v0x55d9bbec5340_20 .array/port v0x55d9bbec5340, 20;
v0x55d9bbec5340_21 .array/port v0x55d9bbec5340, 21;
v0x55d9bbec5340_22 .array/port v0x55d9bbec5340, 22;
E_0x55d9bbec4b40/5 .event edge, v0x55d9bbec5340_19, v0x55d9bbec5340_20, v0x55d9bbec5340_21, v0x55d9bbec5340_22;
v0x55d9bbec5340_23 .array/port v0x55d9bbec5340, 23;
v0x55d9bbec5340_24 .array/port v0x55d9bbec5340, 24;
v0x55d9bbec5340_25 .array/port v0x55d9bbec5340, 25;
v0x55d9bbec5340_26 .array/port v0x55d9bbec5340, 26;
E_0x55d9bbec4b40/6 .event edge, v0x55d9bbec5340_23, v0x55d9bbec5340_24, v0x55d9bbec5340_25, v0x55d9bbec5340_26;
v0x55d9bbec5340_27 .array/port v0x55d9bbec5340, 27;
v0x55d9bbec5340_28 .array/port v0x55d9bbec5340, 28;
v0x55d9bbec5340_29 .array/port v0x55d9bbec5340, 29;
v0x55d9bbec5340_30 .array/port v0x55d9bbec5340, 30;
E_0x55d9bbec4b40/7 .event edge, v0x55d9bbec5340_27, v0x55d9bbec5340_28, v0x55d9bbec5340_29, v0x55d9bbec5340_30;
v0x55d9bbec5340_31 .array/port v0x55d9bbec5340, 31;
E_0x55d9bbec4b40/8 .event edge, v0x55d9bbec5340_31, v0x55d9bbec11b0_0;
E_0x55d9bbec4b40 .event/or E_0x55d9bbec4b40/0, E_0x55d9bbec4b40/1, E_0x55d9bbec4b40/2, E_0x55d9bbec4b40/3, E_0x55d9bbec4b40/4, E_0x55d9bbec4b40/5, E_0x55d9bbec4b40/6, E_0x55d9bbec4b40/7, E_0x55d9bbec4b40/8;
S_0x55d9bbec5df0 .scope module, "signextend_1" "signextend" 5 104, 17 3 0, S_0x55d9bbe94fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "extended_imm";
    .port_info 4 /OUTPUT 32 "extended_data";
v0x55d9bbec6010_0 .net *"_ivl_1", 0 0, L_0x55d9bbee0d10;  1 drivers
v0x55d9bbec6110_0 .net *"_ivl_2", 15 0, L_0x55d9bbee0db0;  1 drivers
v0x55d9bbec61f0_0 .net "byte_msb", 0 0, L_0x55d9bbee10f0;  1 drivers
v0x55d9bbec62c0_0 .net "data_readdata", 31 0, v0x55d9bbecc1c0_0;  alias, 1 drivers
v0x55d9bbec63d0_0 .var "extended_data", 31 0;
v0x55d9bbec64e0_0 .net "extended_imm", 31 0, L_0x55d9bbee0fc0;  alias, 1 drivers
v0x55d9bbec65d0_0 .net "half_msb", 0 0, L_0x55d9bbee1190;  1 drivers
v0x55d9bbec6690_0 .net "immediate", 15 0, L_0x55d9bbed03d0;  alias, 1 drivers
v0x55d9bbec6770_0 .net "select", 0 0, v0x55d9bbec0350_0;  alias, 1 drivers
E_0x55d9bbec5f80/0 .event edge, v0x55d9bbec0350_0, v0x55d9bbec61f0_0, v0x55d9bbec0960_0, v0x55d9bbec65d0_0;
E_0x55d9bbec5f80/1 .event edge, v0x55d9bbec0960_0;
E_0x55d9bbec5f80 .event/or E_0x55d9bbec5f80/0, E_0x55d9bbec5f80/1;
L_0x55d9bbee0d10 .part L_0x55d9bbed03d0, 15, 1;
LS_0x55d9bbee0db0_0_0 .concat [ 1 1 1 1], L_0x55d9bbee0d10, L_0x55d9bbee0d10, L_0x55d9bbee0d10, L_0x55d9bbee0d10;
LS_0x55d9bbee0db0_0_4 .concat [ 1 1 1 1], L_0x55d9bbee0d10, L_0x55d9bbee0d10, L_0x55d9bbee0d10, L_0x55d9bbee0d10;
LS_0x55d9bbee0db0_0_8 .concat [ 1 1 1 1], L_0x55d9bbee0d10, L_0x55d9bbee0d10, L_0x55d9bbee0d10, L_0x55d9bbee0d10;
LS_0x55d9bbee0db0_0_12 .concat [ 1 1 1 1], L_0x55d9bbee0d10, L_0x55d9bbee0d10, L_0x55d9bbee0d10, L_0x55d9bbee0d10;
L_0x55d9bbee0db0 .concat [ 4 4 4 4], LS_0x55d9bbee0db0_0_0, LS_0x55d9bbee0db0_0_4, LS_0x55d9bbee0db0_0_8, LS_0x55d9bbee0db0_0_12;
L_0x55d9bbee0fc0 .concat [ 16 16 0 0], L_0x55d9bbed03d0, L_0x55d9bbee0db0;
L_0x55d9bbee10f0 .part v0x55d9bbecc1c0_0, 7, 1;
L_0x55d9bbee1190 .part v0x55d9bbecc1c0_0, 15, 1;
S_0x55d9bbec9750 .scope module, "memBus" "harvard_to_avalon" 4 27, 18 1 0, S_0x55d9bbe67da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "stall";
    .port_info 3 /INPUT 32 "ip_address";
    .port_info 4 /INPUT 1 "read_ip";
    .port_info 5 /OUTPUT 32 "ip_data";
    .port_info 6 /INPUT 32 "dp_address";
    .port_info 7 /INPUT 32 "writedata";
    .port_info 8 /INPUT 4 "byteenable";
    .port_info 9 /INPUT 1 "read_dp";
    .port_info 10 /INPUT 1 "write_dp";
    .port_info 11 /OUTPUT 32 "dp_data";
    .port_info 12 /INPUT 32 "avl_readdata";
    .port_info 13 /INPUT 1 "avl_waitrequest";
    .port_info 14 /OUTPUT 32 "avl_address";
    .port_info 15 /OUTPUT 4 "avl_byteenable";
    .port_info 16 /OUTPUT 32 "avl_writedata";
    .port_info 17 /OUTPUT 1 "avl_read";
    .port_info 18 /OUTPUT 1 "avl_write";
enum0x55d9bbd0f460 .enum4 (3)
   "IDLE" 3'b000,
   "INSTR" 3'b011,
   "DATA" 3'b111,
   "CLEAR" 3'b101,
   "ISET" 3'b110,
   "CHILL" 3'b001
 ;
v0x55d9bbecb5d0_0 .net "avl_address", 31 0, v0x55d9bbeca0c0_0;  alias, 1 drivers
v0x55d9bbecb6b0_0 .net "avl_byteenable", 3 0, v0x55d9bbeca1a0_0;  alias, 1 drivers
v0x55d9bbecb750_0 .net "avl_read", 0 0, v0x55d9bbeca260_0;  alias, 1 drivers
v0x55d9bbecb7f0_0 .net "avl_readdata", 31 0, v0x55d9bbecee50_0;  alias, 1 drivers
v0x55d9bbecb890_0 .net "avl_waitrequest", 0 0, v0x55d9bbecf1a0_0;  alias, 1 drivers
v0x55d9bbecb930_0 .net "avl_write", 0 0, v0x55d9bbeca510_0;  alias, 1 drivers
v0x55d9bbecb9d0_0 .net "avl_writedata", 31 0, v0x55d9bbeca5d0_0;  alias, 1 drivers
v0x55d9bbecba70_0 .var "bus_address", 31 0;
v0x55d9bbecbb10_0 .net "bus_busy", 0 0, v0x55d9bbeca6b0_0;  1 drivers
v0x55d9bbecbbb0_0 .var "bus_byteenable", 3 0;
v0x55d9bbecbc50_0 .var "bus_read", 0 0;
v0x55d9bbecbcf0_0 .net "bus_readdata", 31 0, v0x55d9bbecaa10_0;  1 drivers
v0x55d9bbecbd90_0 .var "bus_write", 0 0;
v0x55d9bbecbe30_0 .var "bus_writedata", 31 0;
v0x55d9bbecbed0_0 .net "byteenable", 3 0, v0x55d9bbebf3b0_0;  alias, 1 drivers
v0x55d9bbecbf70_0 .net "clk", 0 0, v0x55d9bbecf770_0;  alias, 1 drivers
v0x55d9bbecc010_0 .net "dp_address", 31 0, v0x55d9bbec7af0_0;  alias, 1 drivers
v0x55d9bbecc1c0_0 .var "dp_data", 31 0;
v0x55d9bbecc260_0 .net "ip_address", 31 0, v0x55d9bbec8100_0;  alias, 1 drivers
v0x55d9bbecc300_0 .var "ip_data", 31 0;
v0x55d9bbecc3a0_0 .net "read_dp", 0 0, v0x55d9bbebf560_0;  alias, 1 drivers
v0x55d9bbecc440_0 .net "read_ip", 0 0, v0x55d9bbec81c0_0;  alias, 1 drivers
v0x55d9bbecc4e0_0 .net "rst", 0 0, v0x55d9bbecfe00_0;  alias, 1 drivers
v0x55d9bbecc580_0 .var "stall", 0 0;
v0x55d9bbecc620_0 .var "state", 2 0;
v0x55d9bbecc6c0_0 .net "write_dp", 0 0, v0x55d9bbebf620_0;  alias, 1 drivers
v0x55d9bbecc760_0 .net "writedata", 31 0, v0x55d9bbec7db0_0;  alias, 1 drivers
E_0x55d9bbec99f0/0 .event edge, v0x55d9bbecc620_0, v0x55d9bbebf560_0, v0x55d9bbebf620_0, v0x55d9bbec81c0_0;
E_0x55d9bbec99f0/1 .event edge, v0x55d9bbec7af0_0, v0x55d9bbec8100_0, v0x55d9bbec7db0_0, v0x55d9bbebf3b0_0;
E_0x55d9bbec99f0 .event/or E_0x55d9bbec99f0/0, E_0x55d9bbec99f0/1;
S_0x55d9bbec9aa0 .scope module, "bus_con" "avl_master_bc" 18 162, 19 1 0, S_0x55d9bbec9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "avl_readdata";
    .port_info 3 /INPUT 1 "avl_waitrequest";
    .port_info 4 /OUTPUT 32 "avl_address";
    .port_info 5 /OUTPUT 4 "avl_byteenable";
    .port_info 6 /OUTPUT 32 "avl_writedata";
    .port_info 7 /OUTPUT 1 "avl_read";
    .port_info 8 /OUTPUT 1 "avl_write";
    .port_info 9 /INPUT 32 "address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 4 "byteenable";
    .port_info 12 /INPUT 1 "read_select";
    .port_info 13 /INPUT 1 "write_select";
    .port_info 14 /OUTPUT 32 "read_data";
    .port_info 15 /OUTPUT 1 "busy";
enum0x55d9bbd369b0 .enum4 (2)
   "IDLE" 2'b00,
   "WAIT" 2'b11
 ;
v0x55d9bbec9fc0_0 .net "address", 31 0, v0x55d9bbecba70_0;  1 drivers
v0x55d9bbeca0c0_0 .var "avl_address", 31 0;
v0x55d9bbeca1a0_0 .var "avl_byteenable", 3 0;
v0x55d9bbeca260_0 .var "avl_read", 0 0;
v0x55d9bbeca320_0 .net "avl_readdata", 31 0, v0x55d9bbecee50_0;  alias, 1 drivers
v0x55d9bbeca450_0 .net "avl_waitrequest", 0 0, v0x55d9bbecf1a0_0;  alias, 1 drivers
v0x55d9bbeca510_0 .var "avl_write", 0 0;
v0x55d9bbeca5d0_0 .var "avl_writedata", 31 0;
v0x55d9bbeca6b0_0 .var "busy", 0 0;
v0x55d9bbeca800_0 .net "byteenable", 3 0, v0x55d9bbecbbb0_0;  1 drivers
v0x55d9bbeca8e0_0 .net "clk", 0 0, v0x55d9bbecf770_0;  alias, 1 drivers
v0x55d9bbecaa10_0 .var "read_data", 31 0;
v0x55d9bbecaaf0_0 .net "read_select", 0 0, v0x55d9bbecbc50_0;  1 drivers
v0x55d9bbecabb0_0 .net "rst", 0 0, v0x55d9bbecfe00_0;  alias, 1 drivers
v0x55d9bbecac50_0 .var "state", 1 0;
v0x55d9bbecad30_0 .var "tmp_addr", 31 0;
v0x55d9bbecae10_0 .var "tmp_ben", 3 0;
v0x55d9bbecaef0_0 .var "tmp_r", 0 0;
v0x55d9bbecafb0_0 .var "tmp_rdata", 31 0;
v0x55d9bbecb090_0 .var "tmp_w", 0 0;
v0x55d9bbecb150_0 .var "tmp_wdata", 31 0;
v0x55d9bbecb230_0 .net "write_data", 31 0, v0x55d9bbecbe30_0;  1 drivers
v0x55d9bbecb310_0 .net "write_select", 0 0, v0x55d9bbecbd90_0;  1 drivers
E_0x55d9bbec9ec0/0 .event edge, v0x55d9bbecac50_0, v0x55d9bbec9fc0_0, v0x55d9bbecb230_0, v0x55d9bbecafb0_0;
E_0x55d9bbec9ec0/1 .event edge, v0x55d9bbecaaf0_0, v0x55d9bbecb310_0, v0x55d9bbeca800_0, v0x55d9bbecad30_0;
E_0x55d9bbec9ec0/2 .event edge, v0x55d9bbecb150_0, v0x55d9bbeca450_0, v0x55d9bbeca320_0, v0x55d9bbecaef0_0;
E_0x55d9bbec9ec0/3 .event edge, v0x55d9bbecb090_0, v0x55d9bbecae10_0;
E_0x55d9bbec9ec0 .event/or E_0x55d9bbec9ec0/0, E_0x55d9bbec9ec0/1, E_0x55d9bbec9ec0/2, E_0x55d9bbec9ec0/3;
S_0x55d9bbece030 .scope module, "avlMem" "avl_slave_mem" 3 59, 20 1 0, S_0x55d9bbe68780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 32 "readdata";
    .port_info 8 /OUTPUT 1 "waitrequest";
P_0x55d9bbece230 .param/l "BLOCK_SIZE" 0 20 20, +C4<00000000000000000010000000000000>;
P_0x55d9bbece270 .param/str "DATA_INIT_FILE" 0 20 19, "\000";
P_0x55d9bbece2b0 .param/str "INSTR_INIT_FILE" 0 20 18, "test/1-binary/addiu/addiu_1.hex.txt";
enum0x55d9bbd0e9f0 .enum4 (2)
   "IDLE" 2'b00,
   "BUSY" 2'b11,
   "CHILL" 2'b01
 ;
v0x55d9bbece900_0 .net "address", 31 0, v0x55d9bbeca0c0_0;  alias, 1 drivers
v0x55d9bbece9e0_0 .net "byteenable", 3 0, v0x55d9bbeca1a0_0;  alias, 1 drivers
v0x55d9bbeceaa0_0 .net "clk", 0 0, v0x55d9bbecf770_0;  alias, 1 drivers
v0x55d9bbeceb40 .array "data", 0 8191, 7 0;
v0x55d9bbecebe0 .array "init_b2", 0 2047, 31 0;
v0x55d9bbececf0 .array "instr", 0 8191, 7 0;
v0x55d9bbecedb0_0 .net "read", 0 0, v0x55d9bbeca260_0;  alias, 1 drivers
v0x55d9bbecee50_0 .var "readdata", 31 0;
v0x55d9bbecef10_0 .net "rst", 0 0, v0x55d9bbecfe00_0;  alias, 1 drivers
v0x55d9bbecf0c0_0 .var "state", 1 0;
v0x55d9bbecf1a0_0 .var "waitrequest", 0 0;
v0x55d9bbecf240_0 .net "write", 0 0, v0x55d9bbeca510_0;  alias, 1 drivers
v0x55d9bbecf2e0_0 .net "writedata", 31 0, v0x55d9bbeca5d0_0;  alias, 1 drivers
E_0x55d9bbece450 .event edge, v0x55d9bbecf0c0_0, v0x55d9bbeca260_0, v0x55d9bbeca510_0;
S_0x55d9bbece650 .scope begin, "$unm_blk_9" "$unm_blk_9" 20 31, 20 31 0, S_0x55d9bbece030;
 .timescale 0 0;
v0x55d9bbece800_0 .var/i "i", 31 0;
    .scope S_0x55d9bbece030;
T_0 ;
    %fork t_1, S_0x55d9bbece650;
    %jmp t_0;
    .scope S_0x55d9bbece650;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbece800_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d9bbece800_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55d9bbece800_0;
    %store/vec4a v0x55d9bbeceb40, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55d9bbece800_0;
    %store/vec4a v0x55d9bbececf0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d9bbece800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d9bbece800_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 20 38 "$readmemh", P_0x55d9bbece2b0, v0x55d9bbecebe0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbece800_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55d9bbece800_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x55d9bbece800_0;
    %load/vec4a v0x55d9bbecebe0, 4;
    %pad/u 8;
    %load/vec4 v0x55d9bbece800_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x55d9bbececf0, 4, 0;
    %ix/getv/s 4, v0x55d9bbece800_0;
    %load/vec4a v0x55d9bbecebe0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x55d9bbece800_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55d9bbececf0, 4, 0;
    %ix/getv/s 4, v0x55d9bbece800_0;
    %load/vec4a v0x55d9bbecebe0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x55d9bbece800_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55d9bbececf0, 4, 0;
    %ix/getv/s 4, v0x55d9bbece800_0;
    %load/vec4a v0x55d9bbecebe0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x55d9bbece800_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55d9bbececf0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d9bbece800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d9bbece800_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecee50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecf1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbecf0c0_0, 0, 2;
    %end;
    .scope S_0x55d9bbece030;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55d9bbece030;
T_1 ;
Ewait_0 .event/or E_0x55d9bbece450, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55d9bbecf0c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55d9bbecedb0_0;
    %load/vec4 v0x55d9bbecf240_0;
    %xor;
    %store/vec4 v0x55d9bbecf1a0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d9bbecf0c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecf1a0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55d9bbecf0c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecf1a0_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d9bbece030;
T_2 ;
    %wait E_0x55d9bbec27d0;
    %load/vec4 v0x55d9bbecef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d9bbecf0c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d9bbecf0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55d9bbecedb0_0;
    %load/vec4 v0x55d9bbecf240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55d9bbecf0c0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x55d9bbecedb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9bbecf240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55d9bbece900_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %ix/getv 4, v0x55d9bbece900_0;
    %load/vec4a v0x55d9bbeceb40, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbeceb40, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbeceb40, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbeceb40, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbececf0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbececf0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbececf0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbececf0, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d9bbecee50_0, 4, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x55d9bbecedb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9bbecf240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x55d9bbece900_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0x55d9bbecf2e0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %ix/getv 4, v0x55d9bbece900_0;
    %load/vec4a v0x55d9bbeceb40, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %ix/getv 3, v0x55d9bbece900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbeceb40, 0, 4;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %load/vec4 v0x55d9bbecf2e0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbeceb40, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbeceb40, 0, 4;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0x55d9bbecf2e0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbeceb40, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbeceb40, 0, 4;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x55d9bbecf2e0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbeceb40, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbeceb40, 0, 4;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %load/vec4 v0x55d9bbecf2e0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbececf0, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbececf0, 0, 4;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v0x55d9bbecf2e0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbececf0, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbececf0, 0, 4;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x55d9bbecf2e0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbececf0, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbececf0, 0, 4;
    %load/vec4 v0x55d9bbece9e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %load/vec4 v0x55d9bbecf2e0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbececf0, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %load/vec4 v0x55d9bbece900_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbececf0, 0, 4;
T_2.31 ;
T_2.28 ;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55d9bbecf0c0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d9bbecf0c0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d9bbec9aa0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbecac50_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecafb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbeca0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbeca5d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbeca260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbeca510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecad30_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbecae10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecaef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecb090_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55d9bbec9aa0;
T_4 ;
Ewait_1 .event/or E_0x55d9bbec9ec0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55d9bbecac50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55d9bbec9fc0_0;
    %store/vec4 v0x55d9bbeca0c0_0, 0, 32;
    %load/vec4 v0x55d9bbecb230_0;
    %store/vec4 v0x55d9bbeca5d0_0, 0, 32;
    %load/vec4 v0x55d9bbecafb0_0;
    %store/vec4 v0x55d9bbecaa10_0, 0, 32;
    %load/vec4 v0x55d9bbecaaf0_0;
    %store/vec4 v0x55d9bbeca260_0, 0, 1;
    %load/vec4 v0x55d9bbecb310_0;
    %store/vec4 v0x55d9bbeca510_0, 0, 1;
    %load/vec4 v0x55d9bbeca800_0;
    %store/vec4 v0x55d9bbeca1a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbeca6b0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d9bbecac50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55d9bbecad30_0;
    %store/vec4 v0x55d9bbeca0c0_0, 0, 32;
    %load/vec4 v0x55d9bbecb150_0;
    %store/vec4 v0x55d9bbeca5d0_0, 0, 32;
    %load/vec4 v0x55d9bbeca450_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x55d9bbecafb0_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x55d9bbeca320_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x55d9bbecaa10_0, 0, 32;
    %load/vec4 v0x55d9bbecaef0_0;
    %store/vec4 v0x55d9bbeca260_0, 0, 1;
    %load/vec4 v0x55d9bbecb090_0;
    %store/vec4 v0x55d9bbeca510_0, 0, 1;
    %load/vec4 v0x55d9bbecae10_0;
    %store/vec4 v0x55d9bbeca1a0_0, 0, 4;
    %load/vec4 v0x55d9bbeca450_0;
    %store/vec4 v0x55d9bbeca6b0_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d9bbec9aa0;
T_5 ;
    %wait E_0x55d9bbec27d0;
    %load/vec4 v0x55d9bbecabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d9bbecad30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d9bbecafb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d9bbecb150_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55d9bbecae10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9bbecaef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9bbecb090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d9bbecac50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d9bbecac50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55d9bbecaaf0_0;
    %assign/vec4 v0x55d9bbecaef0_0, 0;
    %load/vec4 v0x55d9bbecb310_0;
    %assign/vec4 v0x55d9bbecb090_0, 0;
    %load/vec4 v0x55d9bbec9fc0_0;
    %assign/vec4 v0x55d9bbecad30_0, 0;
    %load/vec4 v0x55d9bbecb230_0;
    %assign/vec4 v0x55d9bbecb150_0, 0;
    %load/vec4 v0x55d9bbeca800_0;
    %assign/vec4 v0x55d9bbecae10_0, 0;
    %load/vec4 v0x55d9bbecaaf0_0;
    %load/vec4 v0x55d9bbecb310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55d9bbecac50_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x55d9bbeca450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x55d9bbecaef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x55d9bbeca320_0;
    %assign/vec4 v0x55d9bbecafb0_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d9bbecac50_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d9bbec9750;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d9bbecc620_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecba70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecbe30_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbecbbb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecc300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecc1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecc580_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55d9bbec9750;
T_7 ;
Ewait_2 .event/or E_0x55d9bbec99f0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %load/vec4 v0x55d9bbecc440_0;
    %or;
    %store/vec4 v0x55d9bbecc580_0, 0, 1;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x55d9bbecc010_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x55d9bbecc260_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x55d9bbecba70_0, 0, 32;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55d9bbecc760_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x55d9bbecbe30_0, 0, 32;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x55d9bbecbed0_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x55d9bbecbbb0_0, 0, 4;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x55d9bbecc3a0_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x55d9bbecc440_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x55d9bbecbc50_0, 0, 1;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x55d9bbecc6c0_0;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x55d9bbecbd90_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecc580_0, 0, 1;
    %load/vec4 v0x55d9bbecc260_0;
    %store/vec4 v0x55d9bbecba70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecbe30_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbecbbb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbd90_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecc580_0, 0, 1;
    %load/vec4 v0x55d9bbecc010_0;
    %store/vec4 v0x55d9bbecba70_0, 0, 32;
    %load/vec4 v0x55d9bbecc760_0;
    %store/vec4 v0x55d9bbecbe30_0, 0, 32;
    %load/vec4 v0x55d9bbecbed0_0;
    %store/vec4 v0x55d9bbecbbb0_0, 0, 4;
    %load/vec4 v0x55d9bbecc3a0_0;
    %store/vec4 v0x55d9bbecbc50_0, 0, 1;
    %load/vec4 v0x55d9bbecc6c0_0;
    %store/vec4 v0x55d9bbecbd90_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecc580_0, 0, 1;
    %load/vec4 v0x55d9bbecc260_0;
    %store/vec4 v0x55d9bbecba70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecbe30_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbecbbb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbd90_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecc580_0, 0, 1;
    %load/vec4 v0x55d9bbecc260_0;
    %store/vec4 v0x55d9bbecba70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecbe30_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbecbbb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbd90_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecc580_0, 0, 1;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x55d9bbecc010_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v0x55d9bbecc260_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x55d9bbecba70_0, 0, 32;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %load/vec4 v0x55d9bbecc760_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x55d9bbecbe30_0, 0, 32;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %load/vec4 v0x55d9bbecbed0_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x55d9bbecbbb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbd90_0, 0, 1;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d9bbec9750;
T_8 ;
    %wait E_0x55d9bbec27d0;
    %load/vec4 v0x55d9bbecc4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d9bbecc620_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecba70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecbe30_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbecbbb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecbd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecc300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecc1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecc580_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55d9bbecc3a0_0;
    %load/vec4 v0x55d9bbecc6c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55d9bbecc620_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55d9bbecc440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d9bbecc620_0, 0;
T_8.6 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x55d9bbecbb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x55d9bbecbcf0_0;
    %assign/vec4 v0x55d9bbecc300_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d9bbecc620_0, 0;
T_8.10 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x55d9bbecbb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x55d9bbecbcf0_0;
    %assign/vec4 v0x55d9bbecc1c0_0, 0;
    %load/vec4 v0x55d9bbecc440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55d9bbecc620_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d9bbecc620_0, 0;
T_8.17 ;
T_8.14 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d9bbecc620_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d9bbecc620_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x55d9bbecc620_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9bbecc620_0, 0;
T_8.22 ;
T_8.21 ;
T_8.19 ;
T_8.13 ;
T_8.9 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d9bbec2610;
T_9 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x55d9bbec2af0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x55d9bbec2610;
T_10 ;
    %wait E_0x55d9bbec27d0;
    %load/vec4 v0x55d9bbec2bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d9bbec2af0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d9bbec2930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55d9bbec2a20_0;
    %assign/vec4 v0x55d9bbec2af0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d9bbec2d50;
T_11 ;
Ewait_3 .event/or E_0x55d9bbec3000, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55d9bbec3790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55d9bbec36d0_0;
    %store/vec4 v0x55d9bbec3880_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x55d9bbec3370_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.5, 8;
    %load/vec4 v0x55d9bbec36d0_0;
    %load/vec4 v0x55d9bbec32a0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_11.6, 8;
T_11.5 ; End of true expr.
    %load/vec4 v0x55d9bbec36d0_0;
    %jmp/0 T_11.6, 8;
 ; End of false expr.
    %blend;
T_11.6;
    %store/vec4 v0x55d9bbec3880_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55d9bbec3460_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x55d9bbec36d0_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %or;
    %store/vec4 v0x55d9bbec3880_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x55d9bbec3950_0;
    %store/vec4 v0x55d9bbec3880_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d9bbebee80;
T_12 ;
Ewait_4 .event/or E_0x55d9bbe03330, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x55d9bbebf4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55d9bbebf8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %load/vec4 v0x55d9bbebf6e0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_12.22, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_12.23, 8;
T_12.22 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.23, 8;
 ; End of false expr.
    %blend;
T_12.23;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %load/vec4 v0x55d9bbebf6e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebf6e0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9bbebf6e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.24, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.25, 9;
T_12.24 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_12.25, 9;
 ; End of false expr.
    %blend;
T_12.25;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %load/vec4 v0x55d9bbebf6e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebf6e0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9bbebf6e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.26, 9;
    %load/vec4 v0x55d9bbebf6e0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9bbebf6e0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.28, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %jmp T_12.29;
T_12.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
T_12.29 ;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
T_12.27 ;
    %load/vec4 v0x55d9bbebf6e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebf6e0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.30, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_12.31, 8;
T_12.30 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.31, 8;
 ; End of false expr.
    %blend;
T_12.31;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %load/vec4 v0x55d9bbec0270_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9bbebfa40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_12.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.33, 8;
T_12.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.33, 8;
 ; End of false expr.
    %blend;
T_12.33;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %load/vec4 v0x55d9bbebfa40_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.35, 8;
T_12.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.35, 8;
 ; End of false expr.
    %blend;
T_12.35;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %load/vec4 v0x55d9bbebfa40_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.36, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.37, 8;
T_12.36 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.37, 8;
 ; End of false expr.
    %blend;
T_12.37;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %load/vec4 v0x55d9bbebfa40_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.38, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.39, 8;
T_12.38 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.39, 8;
 ; End of false expr.
    %blend;
T_12.39;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.19 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d9bbebfc90_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d9bbebfe50_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d9bbebff30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec0010_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d9bbebf3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebf620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d9bbebfbb0_0, 0, 2;
    %jmp T_12.21;
T_12.21 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d9bbec5df0;
T_13 ;
Ewait_5 .event/or E_0x55d9bbec5f80, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x55d9bbec6770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55d9bbec61f0_0;
    %replicate 24;
    %load/vec4 v0x55d9bbec62c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d9bbec63d0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55d9bbec65d0_0;
    %replicate 16;
    %load/vec4 v0x55d9bbec62c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d9bbec63d0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d9bbec0d50;
T_14 ;
Ewait_6 .event/or E_0x55d9bbeaf710, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x55d9bbec1270_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 31, 0, 32;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x55d9bbec1270_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x55d9bbec0fd0_0;
    %pad/u 32;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x55d9bbec11b0_0;
    %pad/u 32;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 5;
    %store/vec4 v0x55d9bbec10d0_0, 0, 5;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d9bbec13f0;
T_15 ;
Ewait_7 .event/or E_0x55d9bbec15d0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x55d9bbec1920_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x55d9bbec1760_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x55d9bbec1820_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x55d9bbec1650_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d9bbec1a60;
T_16 ;
Ewait_8 .event/or E_0x55d9bbec1d60, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x55d9bbec2310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %load/vec4 v0x55d9bbec1e00_0;
    %store/vec4 v0x55d9bbec2250_0, 0, 32;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0x55d9bbec1e00_0;
    %store/vec4 v0x55d9bbec2250_0, 0, 32;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0x55d9bbec1fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.6, 8;
    %load/vec4 v0x55d9bbec2140_0;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %load/vec4 v0x55d9bbec1ee0_0;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %store/vec4 v0x55d9bbec2250_0, 0, 32;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x55d9bbec2400_0;
    %store/vec4 v0x55d9bbec2250_0, 0, 32;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x55d9bbec2080_0;
    %store/vec4 v0x55d9bbec2250_0, 0, 32;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d9bbebe420;
T_17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55d9bbebe420;
T_18 ;
Ewait_9 .event/or E_0x55d9bbe158f0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55d9bbebea80_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %jmp T_18.24;
T_18.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.7 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.8 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.11 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.12 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.13 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.16 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.17 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.20 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.21 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.22 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.24;
T_18.24 ;
    %pop/vec4 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.25, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.26;
T_18.25 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.27, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.28;
T_18.27 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.29, 4;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.30;
T_18.29 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_18.31, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_18.33, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.34;
T_18.33 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_18.35, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.36;
T_18.35 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_18.37, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.38;
T_18.37 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_18.39, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
    %jmp T_18.40;
T_18.39 ;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_18.41, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55d9bbebe850_0, 0, 5;
T_18.41 ;
T_18.40 ;
T_18.38 ;
T_18.36 ;
T_18.34 ;
T_18.32 ;
T_18.30 ;
T_18.28 ;
T_18.26 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55d9bbebe420;
T_19 ;
Ewait_10 .event/or E_0x55d9bbd23b40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x55d9bbebeb60_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.6;
T_19.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.6;
T_19.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.6;
T_19.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x55d9bbebe9c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %jmp T_19.11;
T_19.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.11;
T_19.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d9bbebe8f0_0, 0, 3;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55d9bbebe420;
T_20 ;
Ewait_11 .event/or E_0x55d9bbe158f0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x55d9bbebeb60_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55d9bbebea80_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
    %jmp T_20.9;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
    %jmp T_20.9;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
    %jmp T_20.9;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
    %jmp T_20.9;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
    %jmp T_20.9;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
    %jmp T_20.9;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebe790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebe6f0_0, 0, 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55d9bbe93af0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebd4c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbe85b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbea8d90_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x55d9bbe93af0;
T_22 ;
Ewait_12 .event/or E_0x55d9bbddea60, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x55d9bbebcf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %load/vec4 v0x55d9bbebcea0_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.0 ;
    %load/vec4 v0x55d9bbebcea0_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.1 ;
    %load/vec4 v0x55d9bbebcea0_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.2 ;
    %load/vec4 v0x55d9bbebd140_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.3 ;
    %load/vec4 v0x55d9bbebd140_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.4 ;
    %load/vec4 v0x55d9bbebd220_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.5 ;
    %load/vec4 v0x55d9bbebd220_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.6 ;
    %load/vec4 v0x55d9bbebd300_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.7 ;
    %load/vec4 v0x55d9bbebd300_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.8 ;
    %load/vec4 v0x55d9bbebd740_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.9 ;
    %load/vec4 v0x55d9bbebd820_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.10 ;
    %load/vec4 v0x55d9bbebde40_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.11 ;
    %load/vec4 v0x55d9bbebde40_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.12 ;
    %load/vec4 v0x55d9bbebe000_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.13 ;
    %load/vec4 v0x55d9bbebe000_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.14 ;
    %load/vec4 v0x55d9bbebdf20_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.15 ;
    %load/vec4 v0x55d9bbebdf20_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.16 ;
    %load/vec4 v0x55d9bbe5d8b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.17 ;
    %load/vec4 v0x55d9bbebd900_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.18 ;
    %load/vec4 v0x55d9bbea51b0_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.19 ;
    %load/vec4 v0x55d9bbeac140_0;
    %store/vec4 v0x55d9bbebd060_0, 0, 32;
    %jmp T_22.21;
T_22.21 ;
    %pop/vec4 1;
    %load/vec4 v0x55d9bbebd3e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.27, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbebd4c0_0, 0, 1;
    %jmp T_22.29;
T_22.22 ;
    %load/vec4 v0x55d9bbe65770_0;
    %load/vec4 v0x55d9bbe5d8b0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.31, 8;
T_22.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.31, 8;
 ; End of false expr.
    %blend;
T_22.31;
    %store/vec4 v0x55d9bbebd4c0_0, 0, 1;
    %jmp T_22.29;
T_22.23 ;
    %load/vec4 v0x55d9bbe65770_0;
    %load/vec4 v0x55d9bbe5d8b0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.33, 8;
T_22.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.33, 8;
 ; End of false expr.
    %blend;
T_22.33;
    %store/vec4 v0x55d9bbebd4c0_0, 0, 1;
    %jmp T_22.29;
T_22.24 ;
    %load/vec4 v0x55d9bbe65770_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_22.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.35, 8;
T_22.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.35, 8;
 ; End of false expr.
    %blend;
T_22.35;
    %store/vec4 v0x55d9bbebd4c0_0, 0, 1;
    %jmp T_22.29;
T_22.25 ;
    %load/vec4 v0x55d9bbe65770_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_22.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.37, 8;
T_22.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.37, 8;
 ; End of false expr.
    %blend;
T_22.37;
    %store/vec4 v0x55d9bbebd4c0_0, 0, 1;
    %jmp T_22.29;
T_22.26 ;
    %load/vec4 v0x55d9bbe65770_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_22.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.39, 8;
T_22.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.39, 8;
 ; End of false expr.
    %blend;
T_22.39;
    %store/vec4 v0x55d9bbebd4c0_0, 0, 1;
    %jmp T_22.29;
T_22.27 ;
    %load/vec4 v0x55d9bbe65770_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_22.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.41, 8;
T_22.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.41, 8;
 ; End of false expr.
    %blend;
T_22.41;
    %store/vec4 v0x55d9bbebd4c0_0, 0, 1;
    %jmp T_22.29;
T_22.29 ;
    %pop/vec4 1;
    %load/vec4 v0x55d9bbebcf80_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_22.42, 4;
    %load/vec4 v0x55d9bbe65770_0;
    %store/vec4 v0x55d9bbe85b30_0, 0, 32;
    %load/vec4 v0x55d9bbebd9e0_0;
    %store/vec4 v0x55d9bbea8d90_0, 0, 32;
    %jmp T_22.43;
T_22.42 ;
    %load/vec4 v0x55d9bbebcf80_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_22.44, 4;
    %load/vec4 v0x55d9bbebdac0_0;
    %store/vec4 v0x55d9bbe85b30_0, 0, 32;
    %load/vec4 v0x55d9bbe65770_0;
    %store/vec4 v0x55d9bbea8d90_0, 0, 32;
    %jmp T_22.45;
T_22.44 ;
    %load/vec4 v0x55d9bbebcf80_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9bbebcf80_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_22.46, 4;
    %load/vec4 v0x55d9bbebdba0_0;
    %store/vec4 v0x55d9bbe85b30_0, 0, 32;
    %load/vec4 v0x55d9bbebdc80_0;
    %store/vec4 v0x55d9bbea8d90_0, 0, 32;
    %jmp T_22.47;
T_22.46 ;
    %load/vec4 v0x55d9bbebdac0_0;
    %store/vec4 v0x55d9bbe85b30_0, 0, 32;
    %load/vec4 v0x55d9bbebd9e0_0;
    %store/vec4 v0x55d9bbea8d90_0, 0, 32;
T_22.47 ;
T_22.45 ;
T_22.43 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55d9bbec3b00;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbec4380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbec4020_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x55d9bbec3b00;
T_24 ;
    %wait E_0x55d9bbec27d0;
    %load/vec4 v0x55d9bbec45e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55d9bbec4680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d9bbec4380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d9bbec4020_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55d9bbec4440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x55d9bbec41c0_0;
    %assign/vec4 v0x55d9bbec4380_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55d9bbec40f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x55d9bbec3e40_0;
    %assign/vec4 v0x55d9bbec4020_0, 0;
T_24.6 ;
T_24.5 ;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55d9bbec3b00;
T_25 ;
Ewait_13 .event/or E_0x55d9bbec3dc0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x55d9bbec4380_0;
    %store/vec4 v0x55d9bbec42b0_0, 0, 32;
    %load/vec4 v0x55d9bbec4020_0;
    %store/vec4 v0x55d9bbec3f50_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55d9bbec48a0;
T_26 ;
Ewait_14 .event/or E_0x55d9bbec4b40, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x55d9bbec51a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbec5340, 4;
    %store/vec4 v0x55d9bbec4f30_0, 0, 32;
    %load/vec4 v0x55d9bbec5280_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d9bbec5340, 4;
    %store/vec4 v0x55d9bbec5040_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55d9bbec48a0;
T_27 ;
    %wait E_0x55d9bbec27d0;
    %load/vec4 v0x55d9bbec4dd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x55d9bbec59d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbec4e90_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x55d9bbec4e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55d9bbec4e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbec5340, 0, 4;
    %load/vec4 v0x55d9bbec4e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d9bbec4e90_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55d9bbec5b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x55d9bbec5a70_0;
    %load/vec4 v0x55d9bbec5bd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9bbec5340, 0, 4;
T_27.6 ;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55d9bbec05f0;
T_28 ;
Ewait_15 .event/or E_0x55d9bbeaea70, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x55d9bbec0850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0x55d9bbec0a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.5, 8;
    %load/vec4 v0x55d9bbec0960_0;
    %jmp/1 T_28.6, 8;
T_28.5 ; End of true expr.
    %load/vec4 v0x55d9bbec0af0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x55d9bbec0960_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.6, 8;
 ; End of false expr.
    %blend;
T_28.6;
    %store/vec4 v0x55d9bbec0bd0_0, 0, 32;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0x55d9bbec0a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.7, 8;
    %load/vec4 v0x55d9bbec0960_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55d9bbec0af0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.8, 8;
T_28.7 ; End of true expr.
    %load/vec4 v0x55d9bbec0af0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55d9bbec0960_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.8, 8;
 ; End of false expr.
    %blend;
T_28.8;
    %store/vec4 v0x55d9bbec0bd0_0, 0, 32;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0x55d9bbec0a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.9, 8;
    %load/vec4 v0x55d9bbec0960_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55d9bbec0af0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.10, 8;
T_28.9 ; End of true expr.
    %load/vec4 v0x55d9bbec0af0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55d9bbec0960_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.10, 8;
 ; End of false expr.
    %blend;
T_28.10;
    %store/vec4 v0x55d9bbec0bd0_0, 0, 32;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0x55d9bbec0a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.11, 8;
    %load/vec4 v0x55d9bbec0960_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55d9bbec0af0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.12, 8;
T_28.11 ; End of true expr.
    %load/vec4 v0x55d9bbec0960_0;
    %jmp/0 T_28.12, 8;
 ; End of false expr.
    %blend;
T_28.12;
    %store/vec4 v0x55d9bbec0bd0_0, 0, 32;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55d9bbe94fe0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbec6eb0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55d9bbe94fe0;
T_30 ;
Ewait_16 .event/or E_0x55d9bbd96b00, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x55d9bbec6eb0_0;
    %load/vec4 v0x55d9bbec78d0_0;
    %and;
    %load/vec4 v0x55d9bbec9120_0;
    %or;
    %store/vec4 v0x55d9bbec7990_0, 0, 1;
    %load/vec4 v0x55d9bbec6eb0_0;
    %store/vec4 v0x55d9bbec6f70_0, 0, 1;
    %load/vec4 v0x55d9bbec7a30_0;
    %store/vec4 v0x55d9bbec8100_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbec81c0_0, 0, 1;
    %load/vec4 v0x55d9bbec8b80_0;
    %store/vec4 v0x55d9bbec7db0_0, 0, 32;
    %load/vec4 v0x55d9bbec72b0_0;
    %store/vec4 v0x55d9bbec7af0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55d9bbe94fe0;
T_31 ;
    %wait E_0x55d9bbec27d0;
    %load/vec4 v0x55d9bbec9120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9bbec6eb0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55d9bbec8100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9bbec6eb0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55d9bbe68780;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecf770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9bbecf9e0_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_32.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.1, 5;
    %jmp/1 T_32.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55d9bbecf770_0;
    %nor/r;
    %store/vec4 v0x55d9bbecf770_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55d9bbecf770_0;
    %nor/r;
    %store/vec4 v0x55d9bbecf770_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d9bbecf9e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d9bbecf9e0_0, 0, 32;
    %jmp T_32.0;
T_32.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55d9bbdc0a20 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x55d9bbe68780;
T_33 ;
    %vpi_call/w 3 37 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecf920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecfe00_0, 0, 1;
    %delay 10, 0;
    %wait E_0x55d9bbec27d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9bbecfe00_0, 0, 1;
    %wait E_0x55d9bbec27d0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9bbecfe00_0, 0, 1;
    %load/vec4 v0x55d9bbecf4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %jmp T_33.1;
T_33.0 ;
    %vpi_call/w 3 49 "$display", "TB : CPU did not set running=1 after reset." {0 0 0};
T_33.1 ;
    %wait E_0x55d9bbd96100;
    %vpi_call/w 3 52 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 53 "$display", "register_v0:%h", v0x55d9bbecfcb0_0 {0 0 0};
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/ALU.v";
    "rtl/mips_cpu/ALU_decoder.v";
    "rtl/mips_cpu/mips_cpu_decoder.v";
    "rtl/mips_cpu/lwlr.v";
    "rtl/mips_cpu/mips_cpu_mux1.v";
    "rtl/mips_cpu/mips_cpu_mux2.v";
    "rtl/mips_cpu/mips_cpu_mux3.v";
    "rtl/mips_cpu/mips_cpu_pc.v";
    "rtl/mips_cpu/mips_cpu_pcnext.v";
    "rtl/mips_cpu/reg_file_hi_lo.v";
    "rtl/mips_cpu/reg_file.v";
    "rtl/mips_cpu/mips_cpu_signextend.v";
    "rtl/mips_cpu/harvard_to_avalon.v";
    "rtl/mips_cpu/avl_master_bc.v";
    "rtl/avl_slave_mem.v";
