[2025-09-15 18:58:45] START suite=spec trace=654.roms_s-1390B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/654.roms_s-1390B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 4115134 heartbeat IPC: 2.43 cumulative IPC: 2.43 (Simulation time: 00 hr 00 min 55 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 8333541 cumulative IPC: 2.4 (Simulation time: 00 hr 01 min 47 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 8333541 cumulative IPC: 2.4 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 8333542 heartbeat IPC: 2.371 cumulative IPC: 5 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23206901 heartbeat IPC: 0.6723 cumulative IPC: 0.6723 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 39397240 heartbeat IPC: 0.6177 cumulative IPC: 0.6438 (Simulation time: 00 hr 06 min 36 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 55405798 heartbeat IPC: 0.6247 cumulative IPC: 0.6373 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 62693581 heartbeat IPC: 1.372 cumulative IPC: 0.7358 (Simulation time: 00 hr 10 min 21 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 69021046 heartbeat IPC: 1.58 cumulative IPC: 0.8239 (Simulation time: 00 hr 11 min 24 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 75344824 heartbeat IPC: 1.581 cumulative IPC: 0.8954 (Simulation time: 00 hr 12 min 27 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 85386293 heartbeat IPC: 0.9959 cumulative IPC: 0.9085 (Simulation time: 00 hr 14 min 08 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 95229473 heartbeat IPC: 1.016 cumulative IPC: 0.9206 (Simulation time: 00 hr 15 min 45 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 104890710 heartbeat IPC: 1.035 cumulative IPC: 0.9321 (Simulation time: 00 hr 17 min 16 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 104100917 cumulative IPC: 0.9606 (Simulation time: 00 hr 18 min 28 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 104100917 cumulative IPC: 0.9606 (Simulation time: 00 hr 18 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/654.roms_s-1390B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9606 instructions: 100000003 cycles: 104100917
CPU 0 Branch Prediction Accuracy: 99.76% MPKI: 0.09416 Average ROB Occupancy at Mispredict: 346.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09409
BRANCH_DIRECT_CALL: 3e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 3e-05


====Backend Stall Breakdown====
ROB_STALL: 71147041
LQ_STALL: 8854358
SQ_STALL: 56660


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 226.6664
REPLAY_LOAD: 120.69333
NON_REPLAY_LOAD: 32.258812

== Total ==
ADDR_TRANS: 3685369
REPLAY_LOAD: 2521163
NON_REPLAY_LOAD: 64940509

== Counts ==
ADDR_TRANS: 16259
REPLAY_LOAD: 20889
NON_REPLAY_LOAD: 2013109

cpu0->cpu0_STLB TOTAL        ACCESS:      65159 HIT:      12560 MISS:      52599 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      65159 HIT:      12560 MISS:      52599 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 384.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3727975 HIT:    1218424 MISS:    2509551 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1977780 HIT:     285072 MISS:    1692708 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     753391 HIT:          2 MISS:     753389 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     923360 HIT:     923338 MISS:         22 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      73444 HIT:      10012 MISS:      63432 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 154.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16382892 HIT:   16382481 MISS:        411 MSHR_MERGE:        124
cpu0->cpu0_L1I LOAD         ACCESS:   16382892 HIT:   16382481 MISS:        411 MSHR_MERGE:        124
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 186 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25739188 HIT:   15035036 MISS:   10704152 MSHR_MERGE:    7899823
cpu0->cpu0_L1D LOAD         ACCESS:   19130025 HIT:   12183848 MISS:    6946177 MSHR_MERGE:    4968684
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6503823 HIT:    2819645 MISS:    3684178 MSHR_MERGE:    2930786
cpu0->cpu0_L1D TRANSLATION  ACCESS:     105340 HIT:      31543 MISS:      73797 MSHR_MERGE:        353
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 150.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14048515 HIT:   14048480 MISS:         35 MSHR_MERGE:         29
cpu0->cpu0_ITLB LOAD         ACCESS:   14048515 HIT:   14048480 MISS:         35 MSHR_MERGE:         29
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 785.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25100976 HIT:   24688858 MISS:     412118 MSHR_MERGE:     346965
cpu0->cpu0_DTLB LOAD         ACCESS:   25100976 HIT:   24688858 MISS:     412118 MSHR_MERGE:     346965
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 316.4 cycles
cpu0->LLC TOTAL        ACCESS:    3428312 HIT:     919272 MISS:    2509040 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1692708 HIT:        503 MISS:    1692205 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     753388 HIT:          0 MISS:     753388 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     918784 HIT:     918747 MISS:         37 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      63432 HIT:         22 MISS:      63410 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 123.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4256
  ROW_BUFFER_MISS:    2504744
  AVG DBUS CONGESTED CYCLE: 3.293
Channel 0 WQ ROW_BUFFER_HIT:     156715
  ROW_BUFFER_MISS:     756022
  FULL:          0
Channel 0 REFRESHES ISSUED:       8675
[2025-09-15 19:17:14] END   suite=spec trace=654.roms_s-1390B (rc=0)
