# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 08:37:35  November 09, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Memoria_Test2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY Memoria_Test2
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:37:35  NOVEMBER 09, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE "../Digitales_2/Proyecto_RAM-ROM/Outputs_Ports/Outputs_Ports1.vhd"
set_global_assignment -name VHDL_FILE ../../../Documents/Digitales_II/DECO_HEX/DECO_HEX.vhd
set_global_assignment -name VHDL_FILE ../MEMORIAROM/MemoriaROM.vhd
set_global_assignment -name VHDL_FILE "../Memoria Ram/RAM_16x8_sync.vhd"
set_global_assignment -name VHDL_FILE ../Memory_Test.vhd
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_H6 -to A[0]
set_location_assignment PIN_G4 -to A[1]
set_location_assignment PIN_G5 -to A[2]
set_location_assignment PIN_J7 -to A[3]
set_location_assignment PIN_H7 -to A[4]
set_location_assignment PIN_E3 -to A[5]
set_location_assignment PIN_E4 -to A[6]
set_location_assignment PIN_D2 -to A[7]
set_location_assignment PIN_G21 -to clock
set_location_assignment PIN_J6 -to ALU_Se1[0]
set_location_assignment PIN_H5 -to ALU_Se1[1]
set_location_assignment PIN_AB16 -to B[7]
set_location_assignment PIN_AA16 -to B[6]
set_location_assignment PIN_AB15 -to B[5]
set_location_assignment PIN_AB14 -to B[4]
set_location_assignment PIN_AA8 -to B[3]
set_location_assignment PIN_AA5 -to B[2]
set_location_assignment PIN_AB4 -to B[1]
set_location_assignment PIN_AA4 -to B[0]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3a_s1 -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3a_s1 -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3a_s1 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top
set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3b -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3b -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3b -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Lab3b -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Lab3a_s1 -section_id Top
set_location_assignment PIN_E11 -to Display00[0]
set_location_assignment PIN_F11 -to Display00[1]
set_location_assignment PIN_H12 -to Display00[2]
set_location_assignment PIN_H13 -to Display00[3]
set_location_assignment PIN_G12 -to Display00[4]
set_location_assignment PIN_F12 -to Display00[5]
set_location_assignment PIN_F13 -to Display00[6]
set_location_assignment PIN_A13 -to Display01[0]
set_location_assignment PIN_B13 -to Display01[1]
set_location_assignment PIN_C13 -to Display01[2]
set_location_assignment PIN_A14 -to Display01[3]
set_location_assignment PIN_B14 -to Display01[4]
set_location_assignment PIN_E14 -to Display01[5]
set_location_assignment PIN_A15 -to Display01[6]
set_location_assignment PIN_D15 -to Display02[0]
set_location_assignment PIN_A16 -to Display02[1]
set_location_assignment PIN_B16 -to Display02[2]
set_location_assignment PIN_E15 -to Display02[3]
set_location_assignment PIN_A17 -to Display02[4]
set_location_assignment PIN_B17 -to Display02[5]
set_location_assignment PIN_F14 -to Display02[6]
set_location_assignment PIN_B18 -to Display03[0]
set_location_assignment PIN_F15 -to Display03[1]
set_location_assignment PIN_A19 -to Display03[2]
set_location_assignment PIN_B19 -to Display03[3]
set_location_assignment PIN_C19 -to Display03[4]
set_location_assignment PIN_D19 -to Display03[5]
set_location_assignment PIN_G15 -to Display03[6]
set_location_assignment PIN_J1 -to NZVC[0]
set_location_assignment PIN_J2 -to NZVC[1]
set_location_assignment PIN_J3 -to NZVC[2]
set_location_assignment PIN_H1 -to NZVC[3]
set_global_assignment -name VECTOR_WAVEFORM_FILE ../../Waveform.vwf
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
set_global_assignment -name CDF_FILE output_files/Chain2.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top