$date
	Tue Feb  3 15:01:56 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module AddrTestb $end
$var wire 4 ! dOut [3:0] $end
$var wire 1 " cp $end
$var reg 1 # clk $end
$var reg 4 $ dIn [3:0] $end
$var reg 1 % en $end
$scope module Ainst $end
$var wire 4 & dIn [3:0] $end
$var wire 1 % en $end
$var wire 1 " clk $end
$var reg 4 ' dOut [3:0] $end
$upscope $end
$scope module Cinst $end
$var wire 1 # clk $end
$var wire 4 ( programCount [3:0] $end
$var wire 1 " cp $end
$var reg 20 ) counter [19:0] $end
$var reg 4 * programCountint [3:0] $end
$scope begin blockName $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
b0 (
bx '
bx &
x%
bx $
0#
0"
bx !
$end
#5000
b1 )
1#
#10000
0#
1%
#15000
b1 (
b1 *
1"
b10 )
1#
#20000
0#
#25000
b10 (
b10 *
b11 )
1#
#26000
b110 $
b110 &
#30000
0#
#35000
0"
b100 )
1#
#40000
0#
#42000
b1111 $
b1111 &
#45000
b101 )
1#
#50000
0#
#55000
b1111 !
b1111 '
b11 (
b11 *
1"
b110 )
1#
#58000
b11 $
b11 &
#60000
0#
#65000
b100 (
b100 *
b111 )
1#
#70000
0#
#74000
b1001 $
b1001 &
#75000
0"
b1000 )
1#
#80000
0#
#85000
b1001 )
1#
#90000
0#
b1110 $
b1110 &
#95000
b1110 !
b1110 '
b101 (
b101 *
1"
b1010 )
1#
#100000
0#
#105000
b110 (
b110 *
b1011 )
1#
#110000
0#
#115000
0"
b1100 )
1#
#120000
0#
#125000
b1101 )
1#
#130000
0#
#135000
b111 (
b111 *
1"
b1110 )
1#
#140000
0#
#145000
b1000 (
b1000 *
b1111 )
1#
#150000
0#
#155000
0"
b10000 )
1#
#160000
0#
#165000
b10001 )
1#
#170000
0#
#175000
b1001 (
b1001 *
1"
b10010 )
1#
#180000
0#
#185000
b1010 (
b1010 *
b10011 )
1#
#190000
0#
