#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan 14 08:33:52 2022
# Process ID: 82855
# Current directory: /home/ukallakuri/hardware_design/designs/ARL_phase3
# Command line: vivado
# Log file: /home/ukallakuri/hardware_design/designs/ARL_phase3/vivado.log
# Journal file: /home/ukallakuri/hardware_design/designs/ARL_phase3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source design_top_temp_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
update_compile_order -fileset sources_1
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
open_bd_design {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {112.316} CONFIG.CLKOUT1_PHASE_ERROR {89.971}] [get_bd_cells clk_wiz_0]
endgroup
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_ports clk_out1_0]
save_bd_design
close_bd_design [get_bd_designs design_1]
relaunch_sim
run all
close_sim
open_bd_design {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
generate_target Simulation [get_files /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files/sim_scripts -ip_user_files_dir /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files -ipstatic_source_dir /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/modelsim} {questa=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/questa} {ies=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/ies} {xcelium=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/xcelium} {vcs=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/vcs} {riviera=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_top_temp_tb.tcl
relaunch_sim
run all
close_sim
update_compile_order -fileset sources_1
generate_target Simulation [get_files /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files/sim_scripts -ip_user_files_dir /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files -ipstatic_source_dir /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/modelsim} {questa=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/questa} {ies=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/ies} {xcelium=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/xcelium} {vcs=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/vcs} {riviera=/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_top_temp_tb.tcl
run all
