{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 03:01:19 2024 " "Info: Processing started: Sat Mar 16 03:01:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PWM_tone -c PWM_tone " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM_tone -c PWM_tone" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register freq\[7\] register redC~reg0 30.77 MHz 32.5 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.77 MHz between source register \"freq\[7\]\" and destination register \"redC~reg0\" (period= 32.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.000 ns + Longest register register " "Info: + Longest register to register delay is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq\[7\] 1 REG LC48 107 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC48; Fanout = 107; REG Node = 'freq\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq[7] } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.500 ns) 7.100 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|g4~14 2 COMB LC30 1 " "Info: 2: + IC(2.600 ns) + CELL(4.500 ns) = 7.100 ns; Loc. = LC30; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|g4~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { freq[7] lpm_add_sub:Add0|addcore:adder[0]|g4~14 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 169 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 13.900 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[4\]~270 3 COMB LC25 8 " "Info: 3: + IC(2.300 ns) + CELL(4.500 ns) = 13.900 ns; Loc. = LC25; Fanout = 8; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[4\]~270'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { lpm_add_sub:Add0|addcore:adder[0]|g4~14 lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.200 ns) 17.400 ns LessThan0~412 4 COMB LC40 1 " "Info: 4: + IC(2.300 ns) + CELL(1.200 ns) = 17.400 ns; Loc. = LC40; Fanout = 1; COMB Node = 'LessThan0~412'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 LessThan0~412 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 18.300 ns LessThan0~403 5 COMB LC41 1 " "Info: 5: + IC(0.000 ns) + CELL(0.900 ns) = 18.300 ns; Loc. = LC41; Fanout = 1; COMB Node = 'LessThan0~403'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { LessThan0~412 LessThan0~403 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 22.500 ns LessThan0~402 6 COMB LC42 1 " "Info: 6: + IC(0.000 ns) + CELL(4.200 ns) = 22.500 ns; Loc. = LC42; Fanout = 1; COMB Node = 'LessThan0~402'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { LessThan0~403 LessThan0~402 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 28.000 ns redC~reg0 7 REG LC1 1 " "Info: 7: + IC(2.300 ns) + CELL(3.200 ns) = 28.000 ns; Loc. = LC1; Fanout = 1; REG Node = 'redC~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { LessThan0~402 redC~reg0 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.500 ns ( 66.07 % ) " "Info: Total cell delay = 18.500 ns ( 66.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 33.93 % ) " "Info: Total interconnect delay = 9.500 ns ( 33.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { freq[7] lpm_add_sub:Add0|addcore:adder[0]|g4~14 lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 LessThan0~412 LessThan0~403 LessThan0~402 redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { freq[7] {} lpm_add_sub:Add0|addcore:adder[0]|g4~14 {} lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 {} LessThan0~412 {} LessThan0~403 {} LessThan0~402 {} redC~reg0 {} } { 0.000ns 2.600ns 2.300ns 2.300ns 0.000ns 0.000ns 2.300ns } { 0.000ns 4.500ns 4.500ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns redC~reg0 2 REG LC1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC1; Fanout = 1; REG Node = 'redC~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk redC~reg0 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} redC~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns freq\[7\] 2 REG LC48 107 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC48; Fanout = 107; REG Node = 'freq\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk freq[7] } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} redC~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { freq[7] lpm_add_sub:Add0|addcore:adder[0]|g4~14 lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 LessThan0~412 LessThan0~403 LessThan0~402 redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { freq[7] {} lpm_add_sub:Add0|addcore:adder[0]|g4~14 {} lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 {} LessThan0~412 {} LessThan0~403 {} LessThan0~402 {} redC~reg0 {} } { 0.000ns 2.600ns 2.300ns 2.300ns 0.000ns 0.000ns 2.300ns } { 0.000ns 4.500ns 4.500ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} redC~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "redC~reg0 mode\[0\] clk 32.500 ns register " "Info: tsu for register \"redC~reg0\" (data pin = \"mode\[0\]\", clock pin = \"clk\") is 32.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.200 ns + Longest pin register " "Info: + Longest pin to register delay is 33.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns mode\[0\] 1 PIN PIN_9 86 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_9; Fanout = 86; PIN Node = 'mode\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.900 ns) 7.800 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|g4~12 2 COMB SEXP18 3 " "Info: 2: + IC(2.500 ns) + CELL(3.900 ns) = 7.800 ns; Loc. = SEXP18; Fanout = 3; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|g4~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { mode[0] lpm_add_sub:Add0|addcore:adder[0]|g4~12 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 169 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 12.300 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|g4~14 3 COMB LC30 1 " "Info: 3: + IC(0.000 ns) + CELL(4.500 ns) = 12.300 ns; Loc. = LC30; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|g4~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { lpm_add_sub:Add0|addcore:adder[0]|g4~12 lpm_add_sub:Add0|addcore:adder[0]|g4~14 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 169 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 19.100 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[4\]~270 4 COMB LC25 8 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 19.100 ns; Loc. = LC25; Fanout = 8; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[4\]~270'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { lpm_add_sub:Add0|addcore:adder[0]|g4~14 lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.200 ns) 22.600 ns LessThan0~412 5 COMB LC40 1 " "Info: 5: + IC(2.300 ns) + CELL(1.200 ns) = 22.600 ns; Loc. = LC40; Fanout = 1; COMB Node = 'LessThan0~412'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 LessThan0~412 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 23.500 ns LessThan0~403 6 COMB LC41 1 " "Info: 6: + IC(0.000 ns) + CELL(0.900 ns) = 23.500 ns; Loc. = LC41; Fanout = 1; COMB Node = 'LessThan0~403'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { LessThan0~412 LessThan0~403 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 27.700 ns LessThan0~402 7 COMB LC42 1 " "Info: 7: + IC(0.000 ns) + CELL(4.200 ns) = 27.700 ns; Loc. = LC42; Fanout = 1; COMB Node = 'LessThan0~402'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { LessThan0~403 LessThan0~402 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 33.200 ns redC~reg0 8 REG LC1 1 " "Info: 8: + IC(2.300 ns) + CELL(3.200 ns) = 33.200 ns; Loc. = LC1; Fanout = 1; REG Node = 'redC~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { LessThan0~402 redC~reg0 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.800 ns ( 71.69 % ) " "Info: Total cell delay = 23.800 ns ( 71.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.400 ns ( 28.31 % ) " "Info: Total interconnect delay = 9.400 ns ( 28.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "33.200 ns" { mode[0] lpm_add_sub:Add0|addcore:adder[0]|g4~12 lpm_add_sub:Add0|addcore:adder[0]|g4~14 lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 LessThan0~412 LessThan0~403 LessThan0~402 redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "33.200 ns" { mode[0] {} mode[0]~out {} lpm_add_sub:Add0|addcore:adder[0]|g4~12 {} lpm_add_sub:Add0|addcore:adder[0]|g4~14 {} lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 {} LessThan0~412 {} LessThan0~403 {} LessThan0~402 {} redC~reg0 {} } { 0.000ns 0.000ns 2.500ns 0.000ns 2.300ns 2.300ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.900ns 4.500ns 4.500ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns redC~reg0 2 REG LC1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC1; Fanout = 1; REG Node = 'redC~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk redC~reg0 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} redC~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "33.200 ns" { mode[0] lpm_add_sub:Add0|addcore:adder[0]|g4~12 lpm_add_sub:Add0|addcore:adder[0]|g4~14 lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 LessThan0~412 LessThan0~403 LessThan0~402 redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "33.200 ns" { mode[0] {} mode[0]~out {} lpm_add_sub:Add0|addcore:adder[0]|g4~12 {} lpm_add_sub:Add0|addcore:adder[0]|g4~14 {} lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[4]~270 {} LessThan0~412 {} LessThan0~403 {} LessThan0~402 {} redC~reg0 {} } { 0.000ns 0.000ns 2.500ns 0.000ns 2.300ns 2.300ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.900ns 4.500ns 4.500ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} redC~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk redC redC~reg0 7.000 ns register " "Info: tco from clock \"clk\" to destination pin \"redC\" through register \"redC~reg0\" is 7.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns redC~reg0 2 REG LC1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC1; Fanout = 1; REG Node = 'redC~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk redC~reg0 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} redC~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns redC~reg0 1 REG LC1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1; Fanout = 1; REG Node = 'redC~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { redC~reg0 } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns redC 2 PIN PIN_12 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'redC'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { redC~reg0 redC } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { redC~reg0 redC } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { redC~reg0 {} redC {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk redC~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} redC~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { redC~reg0 redC } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { redC~reg0 {} redC {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "freq\[0\] mode\[0\] clk -2.200 ns register " "Info: th for register \"freq\[0\]\" (data pin = \"mode\[0\]\", clock pin = \"clk\") is -2.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns freq\[0\] 2 REG LC19 136 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC19; Fanout = 136; REG Node = 'freq\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk freq[0] } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns mode\[0\] 1 PIN PIN_9 86 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_9; Fanout = 86; PIN Node = 'mode\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.200 ns) 7.100 ns freq\[0\] 2 REG LC19 136 " "Info: 2: + IC(2.500 ns) + CELL(3.200 ns) = 7.100 ns; Loc. = LC19; Fanout = 136; REG Node = 'freq\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { mode[0] freq[0] } "NODE_NAME" } } { "PWM_tone.v" "" { Text "C:/Users/Gary/OneDrive/桌面/Verilog/PWM/PWM_tone/PWM_tone.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 64.79 % ) " "Info: Total cell delay = 4.600 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.21 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { mode[0] freq[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { mode[0] {} mode[0]~out {} freq[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { mode[0] freq[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { mode[0] {} mode[0]~out {} freq[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 03:01:19 2024 " "Info: Processing ended: Sat Mar 16 03:01:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
