;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-23
	MOV -707, <-20
	DJN -1, @-20
	JMN <-121, 136
	SUB @-127, 130
	SPL 402, <-756
	SUB <12, @10
	MOV <-1, <-128
	MOV <-1, <-128
	SUB 11, 0
	JMN 12, #10
	SUB #100, @10
	SUB @127, -106
	SUB #10, -13
	JMN @12, #30
	JMN @12, #30
	SUB 12, @10
	JMN <-121, 136
	SUB -1, <-20
	MOV <-1, <-128
	SLT 20, @12
	SPL 11
	SUB 860, <100
	CMP 20, @12
	SUB #72, @200
	JMN @10, -13
	SUB -290, 600
	MOV <-1, <-128
	JMN @72, #-200
	JMN <-121, 136
	ADD #100, @10
	MOV <-1, <-128
	ADD #270, <1
	ADD #270, <1
	SLT -761, -0
	SLT 100, @131
	SLT -761, -0
	SPL 0, <753
	SLT -761, -0
	CMP 20, @12
	CMP 20, @12
	SUB @-127, 100
	MOV <-1, <-128
	SPL 0, <753
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-20
	CMP -207, <-120
