<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2645568-A3" country="EP" doc-number="2645568" kind="A3" date="20140108" family-id="47884138" file-reference-id="315097" date-produced="20180825" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146587665" ucid="EP-2645568-A3"><document-id><country>EP</country><doc-number>2645568</doc-number><kind>A3</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13156800-A" is-representative="YES"><document-id mxw-id="PAPP154849857" load-source="docdb" format="epo"><country>EP</country><doc-number>13156800</doc-number><kind>A</kind><date>20130226</date><lang>EN</lang></document-id><document-id mxw-id="PAPP220433949" load-source="docdb" format="original"><country>EP</country><doc-number>13156800.8</doc-number><date>20130226</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140555521" ucid="JP-2012082010-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2012082010</doc-number><kind>A</kind><date>20120330</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989315851" load-source="docdb">H03K   5/06        20060101ALI20131204BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989316723" load-source="docdb">H03K   5/14        20060101AFI20131204BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989319409" load-source="docdb">H03K   5/13        20060101ALI20131204BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2145964953" load-source="docdb" scheme="CPC">H03K   5/133       20130101 LI20141011BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989625050" load-source="docdb" scheme="CPC">H03K   5/14        20130101 LI20131004BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989628292" load-source="docdb" scheme="CPC">H03K   5/06        20130101 FI20130926BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989639077" load-source="docdb" scheme="CPC">H03K   5/131       20130101 LI20131202BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132367628" lang="DE" load-source="patent-office">Variable Verzögerungsschaltung</invention-title><invention-title mxw-id="PT132367629" lang="EN" load-source="patent-office">Variable delay circuit</invention-title><invention-title mxw-id="PT132367630" lang="FR" load-source="patent-office">Circuit à retard variable</invention-title><citations><patent-citations><patcit mxw-id="PCIT371070916" load-source="docdb" ucid="US-20070132497-A1"><document-id format="epo"><country>US</country><doc-number>20070132497</doc-number><kind>A1</kind><date>20070614</date></document-id><sources><source name="SEA" category="XA" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT371070917" load-source="docdb" ucid="US-20100102863-A1"><document-id format="epo"><country>US</country><doc-number>20100102863</doc-number><kind>A1</kind><date>20100429</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT371070914" load-source="docdb" ucid="US-6621316-B1"><document-id format="epo"><country>US</country><doc-number>6621316</doc-number><kind>B1</kind><date>20030916</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT371070915" load-source="docdb" ucid="US-6876717-B1"><document-id format="epo"><country>US</country><doc-number>6876717</doc-number><kind>B1</kind><date>20050405</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit></patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919507412" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>FUJITSU LTD</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919539457" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>FUJITSU LIMITED</last-name></addressbook></applicant><applicant mxw-id="PPAR919010701" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>FUJITSU LIMITED</last-name><iid>100126510</iid><address><street>1-1, Kamikodanaka 4-chome, Nakahara-ku</street><city>Kawasaki-shi, Kanagawa 211-8588</city><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919513085" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>FUJITSU SEMICONDUCTOR LTD</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919544468" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>FUJITSU SEMICONDUCTOR LIMITED</last-name></addressbook></applicant><applicant mxw-id="PPAR919005790" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Fujitsu Semiconductor Limited</last-name><iid>101178594</iid><address><street>2-10-23 Shin-Yokohama</street><city>Kohoku-ku, Yokohama-shi Kanagawa 222-0033</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919529723" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>KUBOTERA KAZUMASA</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919533541" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>KUBOTERA, KAZUMASA</last-name></addressbook></inventor><inventor mxw-id="PPAR919006765" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>KUBOTERA, KAZUMASA</last-name><address><street>c/o Fujitsu Microelectronics Solutions Limited 2-10-23 Shin-Yokohama, Kohoku-ku</street><city>Yokohama-shi, Kanagawa 222-0033</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919537052" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>KANAYAMA YASUTAKA</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919533483" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>KANAYAMA, YASUTAKA</last-name></addressbook></inventor><inventor mxw-id="PPAR919008811" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>KANAYAMA, YASUTAKA</last-name><address><street>c/o FUJITSU Advanced Technologies Limited 1-1, Kamikodanaka 4-chome, Nakahara-ku</street><city>Kawasaki-shi, Kanagawa 211-8588</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919523443" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>FUJIOKA MASAKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919520855" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>FUJIOKA, MASAKI</last-name></addressbook></inventor><inventor mxw-id="PPAR919016338" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>FUJIOKA, MASAKI</last-name><address><street>c/o Fujitsu Microelectronics Solutions Limited 2-10-23 Shin-Yokohama, Kohoku-ku</street><city>Yokohama-shi, Kanagawa 222-0033</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919545538" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>MIYAKE HIROSHI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919542770" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>MIYAKE, HIROSHI</last-name></addressbook></inventor><inventor mxw-id="PPAR919009848" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>MIYAKE, HIROSHI</last-name><address><street>c/o FUJITSU Advanced Technologies Limited 1-1, Kamikodanaka 4-chome, Nakahara-ku</street><city>Kawasaki-shi, Kanagawa 211-8588</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919017759" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Lewin, David Nicholas</last-name><iid>101094762</iid><address><street>Haseltine Lake LLP Lincoln House, 5th Floor 300 High Holborn</street><city>London WC1V 7JH</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549791399" load-source="docdb">AL</country><country mxw-id="DS549776579" load-source="docdb">AT</country><country mxw-id="DS549791409" load-source="docdb">BE</country><country mxw-id="DS549920700" load-source="docdb">BG</country><country mxw-id="DS549859499" load-source="docdb">CH</country><country mxw-id="DS549776289" load-source="docdb">CY</country><country mxw-id="DS549776580" load-source="docdb">CZ</country><country mxw-id="DS549791410" load-source="docdb">DE</country><country mxw-id="DS549776290" load-source="docdb">DK</country><country mxw-id="DS549776291" load-source="docdb">EE</country><country mxw-id="DS549882436" load-source="docdb">ES</country><country mxw-id="DS549920701" load-source="docdb">FI</country><country mxw-id="DS549859500" load-source="docdb">FR</country><country mxw-id="DS549791411" load-source="docdb">GB</country><country mxw-id="DS549776292" load-source="docdb">GR</country><country mxw-id="DS549791412" load-source="docdb">HR</country><country mxw-id="DS549776585" load-source="docdb">HU</country><country mxw-id="DS549882437" load-source="docdb">IE</country><country mxw-id="DS549776297" load-source="docdb">IS</country><country mxw-id="DS549920702" load-source="docdb">IT</country><country mxw-id="DS549776298" load-source="docdb">LI</country><country mxw-id="DS549920703" load-source="docdb">LT</country><country mxw-id="DS549861552" load-source="docdb">LU</country><country mxw-id="DS549920704" load-source="docdb">LV</country><country mxw-id="DS549920705" load-source="docdb">MC</country><country mxw-id="DS549861553" load-source="docdb">MK</country><country mxw-id="DS549861570" load-source="docdb">MT</country><country mxw-id="DS549861571" load-source="docdb">NL</country><country mxw-id="DS549859501" load-source="docdb">NO</country><country mxw-id="DS549861572" load-source="docdb">PL</country><country mxw-id="DS549882442" load-source="docdb">PT</country><country mxw-id="DS549863162" load-source="docdb">RO</country><country mxw-id="DS549882443" load-source="docdb">RS</country><country mxw-id="DS549861573" load-source="docdb">SE</country><country mxw-id="DS549791422" load-source="docdb">SI</country><country mxw-id="DS549859514" load-source="docdb">SK</country><country mxw-id="DS549859515" load-source="docdb">SM</country><country mxw-id="DS549776299" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128674539" lang="EN" load-source="patent-office"><p id="pa01" num="0001">Plural unit delay circuits (10A, 10B) connected in series and an output circuit (20) that non-inverts or inverts and outputs an output signal in accordance with a set signal are included. A first unit delay circuit (10A) includes a selector (12A) that outputs a signal input to a second input terminal (DIN2A) when the set signal is "0", and outputs a signal input to a first input terminal (DIN1A) when the set signal is "1", and an inverter (11A) that inverts and outputs an output of the selector from a second output terminal (DOUT2A). A second unit delay circuit (10B) includes an inverter (11B) that inverts the signal input to the first input terminal (DIN1B) and outputs from a first output terminal (DOUT1B), and a selector (12B) that outputs the signal input to the second input terminal (DIN2B) when the set signal is "0", and outputs an output of the inverter when the set signal is "1" from the second output terminal (DOUT2B).
<img id="iaf01" file="imgaf001.tif" wi="162" he="66" img-content="drawing" img-format="tif"/>
<img id="iaf02" file="imgaf002.tif" wi="165" he="54" img-content="drawing" img-format="tif"/></p></abstract><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="158" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="159" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
