# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DG_granule_model.gen/sources_1/ip/clk_33_3" \
"../../../../DG_granule_model.srcs/sources_1/new/led_spikes.v" \
"../../../../DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
