// Seed: 1843653172
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6
);
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    output wire id_3,
    output wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    output tri id_16
);
  wire id_18;
  module_0(
      id_15, id_2, id_6, id_2, id_2, id_13, id_13
  );
endmodule
