/*
 * Copyright (C) 2017 Digi International, Inc.
 * Copyright (C) 2011 Freescale Semiconductor, Inc.
 * Jason Liu <r64343@freescale.com>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not write to the Free Software
 * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
 * MA 02110-1301 USA
 *
 * Refer docs/README.imxmage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */

/*
 * IOMUX
 */
DATA 4, MX6_IOM_DRAM_SDQS0, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS1, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS2, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS3, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS4, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS5, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS6, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS7, 0x00000030

/* Data */
DATA 4, MX6_IOM_GRP_DDRMODE, 0x00020000

DATA 4, MX6_IOM_GRP_B0DS, 0x00000030
DATA 4, MX6_IOM_GRP_B1DS, 0x00000030
DATA 4, MX6_IOM_GRP_B2DS, 0x00000030
DATA 4, MX6_IOM_GRP_B3DS, 0x00000030
DATA 4, MX6_IOM_GRP_B4DS, 0x00000030
DATA 4, MX6_IOM_GRP_B5DS, 0x00000030
DATA 4, MX6_IOM_GRP_B6DS, 0x00000030
DATA 4, MX6_IOM_GRP_B7DS, 0x00000030

DATA 4, MX6_IOM_DRAM_DQM0, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM1, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM2, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM3, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM4, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM5, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM6, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM7, 0x00000030

/*
 * DDR Controller registers
 *
 * The following DDR Controller registers have been calculated
 * to work with:
 *  - Micron MT41K256M16
 *  - Nanya NT5CC256MDP-DII
 *
 * Clock Freq.: 	533MHz
 * Density per CS (Gb):	16
 * Chip Selects used:	1
 * Number of Banks:	8
 * Row address:    	15
 * Column address: 	10
 * Data bus width	64
 */
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xa1390003	/* Enable both one-time & periodic HW ZQ calibration. */

/* Read data bit delay (3 is the recommended default value) */
DATA 4, MX6_MMDC_P0_MPRDDQBY0DL, 0x33333333
DATA 4, MX6_MMDC_P0_MPRDDQBY1DL, 0x33333333
DATA 4, MX6_MMDC_P0_MPRDDQBY2DL, 0x33333333
DATA 4, MX6_MMDC_P0_MPRDDQBY3DL, 0x33333333
DATA 4, MX6_MMDC_P1_MPRDDQBY0DL, 0x33333333
DATA 4, MX6_MMDC_P1_MPRDDQBY1DL, 0x33333333
DATA 4, MX6_MMDC_P1_MPRDDQBY2DL, 0x33333333
DATA 4, MX6_MMDC_P1_MPRDDQBY3DL, 0x33333333

/* DQS Duty cycle */
DATA 4, MX6_MMDC_P0_MPDCCR, 0x24912249
DATA 4, MX6_MMDC_P1_MPDCCR, 0x24914289

/* Complete calibration by forced measurement */
DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800

/* MMDC init */
DATA 4, MX6_MMDC_P0_MDPDC, 0x00020036
DATA 4, MX6_MMDC_P0_MDOTC, 0x24444040
DATA 4, MX6_MMDC_P0_MDCFG0, 0x8A8F7955
DATA 4, MX6_MMDC_P0_MDCFG1, 0xFF320F64
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DB
DATA 4, MX6_MMDC_P0_MDMISC, 0x00011740	/* WALAT=1 */

DATA 4, MX6_MMDC_P0_MDSCR, 0x00008000	/* Set the Configuration request bit during MMDC set up */
DATA 4, MX6_MMDC_P0_MDRWD, 0x000026d2	/* Recommend to maintain the default values */
DATA 4, MX6_MMDC_P0_MDOR, 0x008f1023
DATA 4, MX6_MMDC_P0_MDASP, 0x00000047	/* CS0_END = ((0x10000000 + density_MiB) / 0x2000000) - 1 */

DATA 4, MX6_MMDC_P0_MAARCR, 0x14420000	/* AXI arbitration order */

DATA 4, MX6_MMDC_P0_MDCTL, 0x841A0000

DATA 4, MX6_MMDC_P0_MPPDCMPR2, 0x00400C58	/* ZQ_PU_OFFSET and ZQ_PD_OFFSET optimal settings */

/* NoC DDR configuration */
DATA 4, 0x00bb0008, 0x00000000		/* NoC DDRCONF */
DATA 4, 0x00bb000c, 0x2891E41A		/* NoC DDRTIMING according to MMDC0_MDCFG0/1/2 */
DATA 4, 0x00bb0038, 0x000005B4		/* NoC Activate */
DATA 4, 0x00bb0014, 0x00000040		/* NoC Read latency */
DATA 4, 0x00bb0028, 0x00000020		/* NoC Aging control for IPU1/PRE0/PRE3 */
DATA 4, 0x00bb002c, 0x00000020		/* NoC Aging control for IPU2/PRE1/PRE2 */
DATA 4, 0x00bb0010, 0x00000000		/* NoC DDRMODE, contains extended MSB of BwRatio field, which is zero for 64- and 32-bit wide DDR memories. */

/* Mode register writes */
DATA 4, MX6_MMDC_P0_MDSCR, 0x04088032	/* MR2 write, CS0 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033	/* MR3 write, CS0 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048031	/* MR1 write, CS0 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x09408030	/* MR0 write, CS0 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040	/* ZQ calibration command sent to device on CS0 */

DATA 4, MX6_MMDC_P0_MDREF, 0x00005800

DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00011117
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00011117

DATA 4, MX6_MMDC_P0_MDPDC, 0x00025576	/* PWDT bits set */
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006	/* ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached. */

DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000	/* Clear this register (especially the configuration bit as initialization is complete) */
