Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 13 10:26:17 2025
| Host         : PC-075 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ce_gen_100_Hz_i/CE_O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.358        0.000                      0                  193        0.176        0.000                      0                  193        9.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.358        0.000                      0                  193        0.176        0.000                      0                  193        9.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_2_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.938ns (22.590%)  route 3.214ns (77.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.741     8.476    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.332     8.808 r  bcd_counter_i/cnt_2_reg[3]_i_1/O
                         net (fo=4, routed)           0.711     9.518    bcd_counter_i/cnt_2_reg[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.556    24.914    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[0]/C
                         clock pessimism              0.453    25.366    
                         clock uncertainty           -0.061    25.305    
    SLICE_X41Y66         FDRE (Setup_fdre_C_R)       -0.429    24.876    bcd_counter_i/cnt_2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.876    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_2_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.938ns (22.590%)  route 3.214ns (77.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.741     8.476    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.332     8.808 r  bcd_counter_i/cnt_2_reg[3]_i_1/O
                         net (fo=4, routed)           0.711     9.518    bcd_counter_i/cnt_2_reg[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.556    24.914    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
                         clock pessimism              0.453    25.366    
                         clock uncertainty           -0.061    25.305    
    SLICE_X41Y66         FDRE (Setup_fdre_C_R)       -0.429    24.876    bcd_counter_i/cnt_2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.876    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_2_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.938ns (22.590%)  route 3.214ns (77.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.741     8.476    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.332     8.808 r  bcd_counter_i/cnt_2_reg[3]_i_1/O
                         net (fo=4, routed)           0.711     9.518    bcd_counter_i/cnt_2_reg[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.556    24.914    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[2]/C
                         clock pessimism              0.453    25.366    
                         clock uncertainty           -0.061    25.305    
    SLICE_X41Y66         FDRE (Setup_fdre_C_R)       -0.429    24.876    bcd_counter_i/cnt_2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.876    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_2_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.938ns (22.590%)  route 3.214ns (77.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.741     8.476    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.332     8.808 r  bcd_counter_i/cnt_2_reg[3]_i_1/O
                         net (fo=4, routed)           0.711     9.518    bcd_counter_i/cnt_2_reg[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.556    24.914    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[3]/C
                         clock pessimism              0.453    25.366    
                         clock uncertainty           -0.061    25.305    
    SLICE_X41Y66         FDRE (Setup_fdre_C_R)       -0.429    24.876    bcd_counter_i/cnt_2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.876    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.470ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_3_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.964ns (23.867%)  route 3.075ns (76.133%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.741     8.476    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.358     8.834 r  bcd_counter_i/cnt_3_reg[3]_i_2/O
                         net (fo=4, routed)           0.572     9.405    bcd_counter_i/cnt_2_reg
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557    24.915    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[0]/C
                         clock pessimism              0.429    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.407    24.875    bcd_counter_i/cnt_3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.875    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 15.470    

Slack (MET) :             15.470ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_3_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.964ns (23.867%)  route 3.075ns (76.133%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.741     8.476    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.358     8.834 r  bcd_counter_i/cnt_3_reg[3]_i_2/O
                         net (fo=4, routed)           0.572     9.405    bcd_counter_i/cnt_2_reg
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557    24.915    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[1]/C
                         clock pessimism              0.429    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.407    24.875    bcd_counter_i/cnt_3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.875    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 15.470    

Slack (MET) :             15.470ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_3_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.964ns (23.867%)  route 3.075ns (76.133%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.741     8.476    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.358     8.834 r  bcd_counter_i/cnt_3_reg[3]_i_2/O
                         net (fo=4, routed)           0.572     9.405    bcd_counter_i/cnt_2_reg
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557    24.915    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[2]/C
                         clock pessimism              0.429    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.407    24.875    bcd_counter_i/cnt_3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.875    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 15.470    

Slack (MET) :             15.470ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_3_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.964ns (23.867%)  route 3.075ns (76.133%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.741     8.476    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.358     8.834 r  bcd_counter_i/cnt_3_reg[3]_i_2/O
                         net (fo=4, routed)           0.572     9.405    bcd_counter_i/cnt_2_reg
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557    24.915    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[3]/C
                         clock pessimism              0.429    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.407    24.875    bcd_counter_i/cnt_3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.875    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 15.470    

Slack (MET) :             15.687ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_3_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.938ns (24.685%)  route 2.862ns (75.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.455     8.190    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.332     8.522 r  bcd_counter_i/cnt_3_reg[3]_i_1/O
                         net (fo=4, routed)           0.644     9.166    bcd_counter_i/cnt_3_reg[3]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557    24.915    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[0]/C
                         clock pessimism              0.429    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X41Y65         FDRE (Setup_fdre_C_R)       -0.429    24.853    bcd_counter_i/cnt_3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                 15.687    

Slack (MET) :             15.687ns  (required time - arrival time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/cnt_3_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.938ns (24.685%)  route 2.862ns (75.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.732     5.366    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.822 f  bcd_counter_i/cnt_2_reg_reg[1]/Q
                         net (fo=6, routed)           1.763     7.585    bcd_counter_i/cnt_2_reg_reg[1]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  bcd_counter_i/cnt_2_reg[3]_i_4/O
                         net (fo=3, routed)           0.455     8.190    bcd_counter_i/cnt_2_reg2__2
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.332     8.522 r  bcd_counter_i/cnt_3_reg[3]_i_1/O
                         net (fo=4, routed)           0.644     9.166    bcd_counter_i/cnt_3_reg[3]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557    24.915    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[1]/C
                         clock pessimism              0.429    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X41Y65         FDRE (Setup_fdre_C_R)       -0.429    24.853    bcd_counter_i/cnt_3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                 15.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bcd_counter_i/cnt_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/CNT_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.870%)  route 0.136ns (49.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.581     1.459    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  bcd_counter_i/cnt_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  bcd_counter_i/cnt_1_reg_reg[3]/Q
                         net (fo=4, routed)           0.136     1.736    bcd_counter_i/cnt_1_reg_reg[3]
    SLICE_X40Y67         FDRE                                         r  bcd_counter_i/CNT_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     1.975    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y67         FDRE                                         r  bcd_counter_i/CNT_1_reg[3]/C
                         clock pessimism             -0.481     1.494    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.066     1.560    bcd_counter_i/CNT_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 btn_L_C_i/edge_detector_i/Btn_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_L_C_i/edge_detector_i/EDGE_POS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.582     1.460    btn_L_C_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  btn_L_C_i/edge_detector_i/Btn_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164     1.624 f  btn_L_C_i/edge_detector_i/Btn_delayed_reg/Q
                         net (fo=1, routed)           0.082     1.706    btn_L_C_i/edge_detector_i/Btn_delayed
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.045     1.751 r  btn_L_C_i/edge_detector_i/EDGE_POS_i_1/O
                         net (fo=1, routed)           0.000     1.751    btn_L_C_i/edge_detector_i/EDGE_POS_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  btn_L_C_i/edge_detector_i/EDGE_POS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     1.976    btn_L_C_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  btn_L_C_i/edge_detector_i/EDGE_POS_reg/C
                         clock pessimism             -0.503     1.473    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.091     1.564    btn_L_C_i/edge_detector_i/EDGE_POS_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 btn_L_C_i/sync_reg_i/sig_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_L_C_i/sync_reg_i/SIG_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.585     1.463    btn_L_C_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  btn_L_C_i/sync_reg_i/sig_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  btn_L_C_i/sync_reg_i/sig_reg_reg/Q
                         net (fo=1, routed)           0.054     1.645    btn_L_C_i/sync_reg_i/sig_reg
    SLICE_X37Y59         FDRE                                         r  btn_L_C_i/sync_reg_i/SIG_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     1.980    btn_L_C_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  btn_L_C_i/sync_reg_i/SIG_OUT_reg/C
                         clock pessimism             -0.517     1.463    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)        -0.008     1.455    btn_L_C_i/sync_reg_i/SIG_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/CNT_2_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.583     1.461    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  bcd_counter_i/cnt_2_reg_reg[0]/Q
                         net (fo=7, routed)           0.146     1.748    bcd_counter_i/cnt_2_reg_reg[0]
    SLICE_X41Y67         FDRE                                         r  bcd_counter_i/CNT_2_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     1.975    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y67         FDRE                                         r  bcd_counter_i/CNT_2_reg[0]_lopt_replica/C
                         clock pessimism             -0.501     1.474    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.070     1.544    bcd_counter_i/CNT_2_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 bcd_counter_i/cnt_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/CNT_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.689%)  route 0.146ns (53.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.581     1.459    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  bcd_counter_i/cnt_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.128     1.587 r  bcd_counter_i/cnt_1_reg_reg[2]/Q
                         net (fo=5, routed)           0.146     1.733    bcd_counter_i/cnt_1_reg_reg[2]
    SLICE_X40Y65         FDRE                                         r  bcd_counter_i/CNT_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.852     1.977    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  bcd_counter_i/CNT_1_reg[2]/C
                         clock pessimism             -0.481     1.496    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.016     1.512    bcd_counter_i/CNT_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 btn_L_C_i/debouncer_i/BTN_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_L_C_i/edge_detector_i/Btn_delayed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.582     1.460    btn_L_C_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  btn_L_C_i/debouncer_i/BTN_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  btn_L_C_i/debouncer_i/BTN_OUT_reg/Q
                         net (fo=3, routed)           0.132     1.756    btn_L_C_i/edge_detector_i/Btn_delayed_reg_0
    SLICE_X38Y64         FDRE                                         r  btn_L_C_i/edge_detector_i/Btn_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     1.976    btn_L_C_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  btn_L_C_i/edge_detector_i/Btn_delayed_reg/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.059     1.534    btn_L_C_i/edge_detector_i/Btn_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bcd_counter_i/cnt_0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/CNT_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.929%)  route 0.173ns (55.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.583     1.461    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  bcd_counter_i/cnt_0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  bcd_counter_i/cnt_0_reg_reg[0]/Q
                         net (fo=7, routed)           0.173     1.775    bcd_counter_i/cnt_0_reg[0]
    SLICE_X40Y65         FDRE                                         r  bcd_counter_i/CNT_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.852     1.977    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  bcd_counter_i/CNT_0_reg[0]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.070     1.546    bcd_counter_i/CNT_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 btn_S_S_i/debouncer_i/BTN_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_S_S_i/edge_detector_i/Btn_delayed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.582     1.460    btn_S_S_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  btn_S_S_i/debouncer_i/BTN_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  btn_S_S_i/debouncer_i/BTN_OUT_reg/Q
                         net (fo=3, routed)           0.135     1.759    btn_S_S_i/edge_detector_i/Btn_delayed_reg_0
    SLICE_X38Y64         FDRE                                         r  btn_S_S_i/edge_detector_i/Btn_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     1.976    btn_S_S_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  btn_S_S_i/edge_detector_i/Btn_delayed_reg/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.052     1.527    btn_S_S_i/edge_detector_i/Btn_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bcd_counter_i/cnt_3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/CNT_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.718%)  route 0.182ns (56.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.584     1.462    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  bcd_counter_i/cnt_3_reg_reg[0]/Q
                         net (fo=7, routed)           0.182     1.785    bcd_counter_i/cnt_3_reg_reg[0]
    SLICE_X42Y66         FDRE                                         r  bcd_counter_i/CNT_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     1.976    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  bcd_counter_i/CNT_3_reg[0]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.076     1.551    bcd_counter_i/CNT_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bcd_counter_i/cnt_3_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/CNT_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.057%)  route 0.172ns (54.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.584     1.462    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  bcd_counter_i/cnt_3_reg_reg[1]/Q
                         net (fo=6, routed)           0.172     1.775    bcd_counter_i/cnt_3_reg_reg[1]
    SLICE_X42Y66         FDRE                                         r  bcd_counter_i/CNT_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     1.976    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  bcd_counter_i/CNT_3_reg[1]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.063     1.538    bcd_counter_i/CNT_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y65    bcd_counter_i/CNT_0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y67    bcd_counter_i/CNT_0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y66    bcd_counter_i/CNT_0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y67    bcd_counter_i/CNT_0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y65    bcd_counter_i/CNT_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y67    bcd_counter_i/CNT_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y65    bcd_counter_i/CNT_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y67    bcd_counter_i/CNT_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y65    bcd_counter_i/CNT_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y65    bcd_counter_i/CNT_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y65    bcd_counter_i/CNT_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y67    bcd_counter_i/CNT_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y67    bcd_counter_i/CNT_0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y66    bcd_counter_i/CNT_0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y66    bcd_counter_i/CNT_0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y67    bcd_counter_i/CNT_0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y67    bcd_counter_i/CNT_0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y65    bcd_counter_i/CNT_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y65    bcd_counter_i/CNT_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y65    bcd_counter_i/CNT_0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y65    bcd_counter_i/CNT_0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y67    bcd_counter_i/CNT_0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y67    bcd_counter_i/CNT_0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y66    bcd_counter_i/CNT_0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y66    bcd_counter_i/CNT_0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y67    bcd_counter_i/CNT_0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y67    bcd_counter_i/CNT_0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y65    bcd_counter_i/CNT_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y65    bcd_counter_i/CNT_1_reg[0]/C



