From 81c99a5cd17d6297faf7bca37b3f91b5a8be987c Mon Sep 17 00:00:00 2001
From: ssuloev <ssuloev@orpaltech.com>
Date: Mon, 30 Sep 2024 19:37:30 +0300
Subject: [PATCH] sun8i-h3: add DT-overlays

---
 arch/arm/boot/dts/allwinner/Makefile          |   2 +
 arch/arm/boot/dts/allwinner/overlays/Makefile |  27 ++++
 .../overlays/README.sun8i-h3-overlays         |   1 +
 .../overlays/sun8i-h3-audioinjector-pi.dtso   |  45 ++++++
 .../allwinner/overlays/sun8i-h3-dht11.dtso    |  29 ++++
 .../overlays/sun8i-h3-ertft0356-drm.dtso      |  64 ++++++++
 .../overlays/sun8i-h3-esp32-spi.dtso          |  25 ++++
 .../allwinner/overlays/sun8i-h3-fixup.scr-cmd | 140 ++++++++++++++++++
 .../overlays/sun8i-h3-gpio-reset.dtso         |  24 +++
 .../overlays/sun8i-h3-gy-pcm5102-sound.dtso   |  34 +++++
 .../overlays/sun8i-h3-nrf24-spi.dtso          |  43 ++++++
 .../dts/allwinner/overlays/sun8i-h3-pwm.dtso  |  40 +++++
 .../allwinner/overlays/sun8i-h3-spi-cs1.dtso  |  41 +++++
 .../allwinner/overlays/sun8i-h3-spidev.dtso   |  42 ++++++
 .../allwinner/overlays/sun8i-h3-uart1.dtso    |  16 ++
 .../overlays/sun8i-h3-uart2-rtscts.dtso       |  11 ++
 .../allwinner/overlays/sun8i-h3-uart2.dtso    |  16 ++
 .../overlays/sun8i-h3-uart3-rtscts.dtso       |  11 ++
 .../allwinner/overlays/sun8i-h3-uart3.dtso    |  16 ++
 .../allwinner/overlays/sun8i-h3-usbhost0.dtso |  20 +++
 .../allwinner/overlays/sun8i-h3-usbhost1.dtso |  27 ++++
 .../allwinner/overlays/sun8i-h3-usbhost2.dtso |  20 +++
 .../allwinner/overlays/sun8i-h3-usbhost3.dtso |  20 +++
 .../overlays/sun8i-h3-waveshare35-drm.dtso    |  63 ++++++++
 24 files changed, 777 insertions(+)
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/Makefile
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/README.sun8i-h3-overlays
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-audioinjector-pi.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-dht11.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-ertft0356-drm.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-esp32-spi.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-fixup.scr-cmd
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-gpio-reset.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-gy-pcm5102-sound.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-nrf24-spi.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-pwm.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-spi-cs1.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-spidev.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart1.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart2-rtscts.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart2.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart3-rtscts.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart3.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost0.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost1.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost2.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost3.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-h3-waveshare35-drm.dtso

diff --git a/arch/arm/boot/dts/allwinner/Makefile b/arch/arm/boot/dts/allwinner/Makefile
index cd0d044..4e54866 100644
--- a/arch/arm/boot/dts/allwinner/Makefile
+++ b/arch/arm/boot/dts/allwinner/Makefile
@@ -272,3 +272,5 @@ dtb-$(CONFIG_MACH_SUNIV) += \
 	suniv-f1c100s-licheepi-nano.dtb \
 	suniv-f1c200s-lctech-pi.dtb \
 	suniv-f1c200s-popstick-v1.1.dtb
+
+subdir-y := overlays
diff --git a/arch/arm/boot/dts/allwinner/overlays/Makefile b/arch/arm/boot/dts/allwinner/overlays/Makefile
new file mode 100644
index 0000000..3aebfad
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/Makefile
@@ -0,0 +1,27 @@
+# SPDX-License-Identifier: GPL-2.0
+ifeq ($(CONFIG_OF_OVERLAY),y)
+
+dtbo-$(CONFIG_MACH_SUN8I) += \
+	sun8i-h3-audioinjector-pi.dtbo \
+	sun8i-h3-gpio-reset.dtbo \
+	sun8i-h3-nrf24-spi.dtbo \
+	sun8i-h3-esp32-spi.dtbo \
+	sun8i-h3-pwm.dtbo \
+	sun8i-h3-spi-cs1.dtbo \
+	sun8i-h3-spidev.dtbo \
+	sun8i-h3-uart2-rtscts.dtbo \
+	sun8i-h3-uart3-rtscts.dtbo \
+	sun8i-h3-usbhost0.dtbo \
+	sun8i-h3-usbhost2.dtbo \
+	sun8i-h3-usbhost3.dtbo \
+	sun8i-h3-ertft0356-drm.dtbo \
+	sun8i-h3-waveshare35-drm.dtbo
+
+
+scr-$(CONFIG_MACH_SUN8I) += \
+	sun8i-h3-fixup.scr
+
+dtbotxt-$(CONFIG_MACH_SUN8I) += \
+	README.sun8i-h3-overlays
+
+endif
diff --git a/arch/arm/boot/dts/allwinner/overlays/README.sun8i-h3-overlays b/arch/arm/boot/dts/allwinner/overlays/README.sun8i-h3-overlays
new file mode 100644
index 0000000..ae59524
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/README.sun8i-h3-overlays
@@ -0,0 +1 @@
+# overlays for sun8i-h3 (Allwinner H3)
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-audioinjector-pi.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-audioinjector-pi.dtso
new file mode 100644
index 0000000..e1aa824
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-audioinjector-pi.dtso
@@ -0,0 +1,45 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&i2s0>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2s0_pins_bclk>, <&i2s0_pins_lrck>,
+				    <&i2s0_pins_do0>, <&i2s0_pins_di>;
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c0>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			wm8731: wm8731@1a {
+				#sound-dai-cells = <0>;
+				compatible = "wlf,wm8731";
+				reg = <0x1a>;
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/";
+		__overlay__ {
+			sound {
+				compatible = "flatmax,audioinjector-pi-sound";
+				cpu-node = <&i2s0>;
+				codec-node = <&wm8731>;
+				hw-audio-format = <1>; /*I2S*/
+				status = "okay";
+                        };
+                };
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-dht11.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-dht11.dtso
new file mode 100644
index 0000000..8da5556
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-dht11.dtso
@@ -0,0 +1,29 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+                target = <&pio>;
+                __overlay__ {
+                        dht11_pins_0: dht11_pins_0 {
+                                pins = "PA8";           /*pin 31 on 40-pin GPIO connector*/
+                                function = "gpio_in";	/*in*/
+                        };
+                };
+        };
+
+	fragment@1 {
+		target-path="/";
+		__overlay__ {
+			dht11_0: dht11@0 {
+				compatible = "dht11";
+				pinctrl-names = "default";
+                                pinctrl-0 = <&dht11_pins_0>;
+				gpios = <&pio 0 8 0>;
+				status = "okay";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-ertft0356-drm.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-ertft0356-drm.dtso
new file mode 100644
index 0000000..d1ed1f5
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-ertft0356-drm.dtso
@@ -0,0 +1,64 @@
+/*
+ * Device Tree overlay for EastRising 3.5inch TFT LCD 
+ * on SPI bus via TinyDRM
+ */
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+};
+
+&spi0 {
+	/* needed to avoid dtc warning */
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+
+	ertft_lcd_0: ertft-lcd@0 {
+		compatible = "eastrising,er-tft035-6","ilitek,ili9488";
+		reg = <0>;
+		spi-max-frequency = <20000000>;
+
+		reset-gpios = <&pio 0 2 GPIO_ACTIVE_HIGH>;	/* PA2 */
+		dc-gpios = <&pio 2 7 GPIO_ACTIVE_HIGH>;		/* PC7 */
+
+		rotation = <0>;
+		backlight = <&ertft_bl>;
+
+		status = "disabled";
+	};
+};
+
+&{/soc} {
+	ertft_bl: ertft-bl {
+		compatible = "gpio-backlight";
+		gpios = <&pio 0 3 GPIO_ACTIVE_HIGH>;	/* PA3 */
+	};
+};
+
+&i2c0 {
+	/* needed to avoid dtc warning */
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+
+	ertft_tp: ertft-tp@38 {
+		compatible = "focaltech,ft6236";
+		reg = <0x38>;
+
+		interrupt-parent = <&pio>;
+		interrupts = <0 1 IRQ_TYPE_EDGE_FALLING>;	/* PA1 */
+
+		touchscreen-size-x = <320>;
+		touchscreen-size-y = <480>;
+		/*touchscreen-inverted-x;*/
+		/*touchscreen-inverted-y;*/
+		touchscreen-swapped-x-y;
+
+		status = "disabled";
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-esp32-spi.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-esp32-spi.dtso
new file mode 100644
index 0000000..87e4398
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-esp32-spi.dtso
@@ -0,0 +1,25 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+};
+
+&spi0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	esp32_spi: esp32-spi@0 {
+		compatible = "espressif,esp32-spi";
+		reg = <0>;
+		spi-max-frequency = <10000000>;
+
+		handshake-gpios = <&pio 0 7 0>;	/*PA7*/
+		dataready-gpios = <&pio 0 8 0>;	/*PA8*/
+		reset-gpios = <&pio 0 9 0>;	/*PA9*/
+
+		status = "disabled";
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-fixup.scr-cmd b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-fixup.scr-cmd
new file mode 100644
index 0000000..7d62b3a
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-fixup.scr-cmd
@@ -0,0 +1,140 @@
+# overlays fixup script
+# implements (or rather substitutes) overlay arguments functionality
+# using u-boot scripting, environment variables and "fdt" command
+
+
+if test "${param_uart1_enable}" = "1"; then
+	fdt set /soc/serial@1c28400 status "okay"
+fi
+
+if test "${param_uart2_enable}" = "1"; then
+	fdt set /soc/serial@1c28800 status "okay"
+fi
+
+if test "${param_uart3_enable}" = "1"; then
+	fdt set /soc/serial@1c28c00 status "okay"
+fi
+
+
+if test "${param_esp32_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@1c68000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/esp32-spi status "okay"
+
+	if test -n "${param_esp32_spi_freq}"; then
+		fdt set /soc/${tmp_spi_path}/esp32-spi spi-max-frequency "<${param_esp32_spi_freq}>"
+	fi
+
+	if test -n "${param_esp32_spi_mode}"; then
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpol
+
+		if test "${param_esp32_spi_mode}" = "1"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		elif test "${param_esp32_spi_mode}" = "2"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		elif test "${param_esp32_spi_mode}" = "3"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		fi
+        fi
+
+	if test "${param_esp32_spi_cs_auto}" = "1"; then
+		fdt set /soc/${tmp_spi_path}/esp32-spi spi-cs-auto
+	fi
+	if test "${param_esp32_spi_cs_change}" = "1"; then
+		fdt set /soc/${tmp_spi_path}/esp32-spi spi-cs-change
+	fi
+	if test -n "${param_esp32_spi_cs_setup_delay}"; then
+		fdt set /soc/${tmp_spi_path}/esp32-spi spi-cs-setup-delay-ns "<${param_esp32_spi_cs_setup_delay}>"
+	fi
+
+        env delete tmp_spi_path
+fi
+
+
+if test -n "${param_i2s0_slot_width}"; then
+	fdt set /soc/i2s@1c22000 allwinner,slot-width-override "<${param_i2s0_slot_width}>";
+fi
+
+
+if test -n "${param_spidev_spi_bus}"; then
+        test "${param_spidev_spi_bus}" = "0" && setenv tmp_spi_path "spi@1c68000"
+        test "${param_spidev_spi_bus}" = "1" && setenv tmp_spi_path "spi@1c69000"
+
+        fdt set /soc/${tmp_spi_path} status "okay"
+        fdt set /soc/${tmp_spi_path}/spidev status "okay"
+
+        if test -n "${param_spidev_freq}"; then
+                fdt set /soc/${tmp_spi_path}/spidev spi-max-frequency "<${param_spidev_freq}>"
+        fi
+        if test "${param_spidev_spi_cs}" = "1"; then
+                fdt set /soc/${tmp_spi_path}/spidev reg "<1>"
+        fi
+
+        env delete tmp_spi_path
+fi
+
+
+if test "${param_nrf24_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@1c68000"
+
+        fdt set /soc/${tmp_spi_path} status "okay"
+        fdt set /soc/${tmp_spi_path}/nrf24 status "okay"
+
+        if test -n "${param_nrf24_spi_freq}"; then
+                fdt set /soc/${tmp_spi_path}/nrf24 spi-max-frequency "<${param_nrf24_spi_freq}>"
+        fi
+
+	emv delete tmp_spi_path
+fi
+
+
+if test "${param_waveshare35_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@1c68000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/ws35-lcd status "okay"
+	fdt set /soc/${tmp_spi_path}/ws35-ts status "okay"
+
+	if test -n "${param_waveshare35_spi_freq}"; then
+		fdt set /soc/${tmp_spi_path}/ws35-lcd spi-max-frequency "<${param_waveshare35_spi_freq}>"
+	fi
+	if test -n "${param_waveshare35_rotation}"; then
+		fdt set /soc/${tmp_spi_path}/ws35-lcd rotation "<${param_waveshare35_rotation}>"
+	fi
+
+	env delete tmp_spi_path
+fi
+
+
+if test "${param_ertft_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@1c68000"
+	setenv tmp_i2c_path "i2c@1c2ac00"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/ertft status "okay"
+	fdt set /soc/${tmp_i2c_path} status "okay"
+	fdt set /soc/${tmp_i2c_path}/ertft_tp status "okay"
+
+	if test -n "${param_ertft_spi_freq}"; then
+		fdt set /soc/${tmp_spi_path}/ertft spi-max-frequency "<${param_ertft_spi_freq}>"
+	fi
+	if test -n "${param_ertft_rotation}"; then
+		fdt set /soc/${tmp_spi_path}/ertft rotation "<${param_ertft_rotation}>"
+	fi
+
+	if test "${param_ertft_tp_inverted_x}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-inverted-x
+	fi
+	if test "${param_ertft_tp_inverted_y}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-inverted-y
+	fi
+	if test "${param_ertft_tp_swapped_x_y}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-swapped-x-y
+	fi
+
+	env delete tmp_spi_path
+	env delete tmp_i2c_path
+fi
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-gpio-reset.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-gpio-reset.dtso
new file mode 100644
index 0000000..c005a23
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-gpio-reset.dtso
@@ -0,0 +1,24 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			rstc_gpio: gpio-reset-controller@0 {
+				compatible = "linux,gpio-reset-controller";
+				#reset-cells = <1>;
+
+				lcd0-reset {
+					gpios = <&pio 2 7 GPIO_ACTIVE_LOW>; /*PC7*/
+					duration-ms = <20>;
+					max-resets = <1>;
+				};
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-gy-pcm5102-sound.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-gy-pcm5102-sound.dtso
new file mode 100644
index 0000000..da479c8
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-gy-pcm5102-sound.dtso
@@ -0,0 +1,34 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&i2s0>;
+		__overlay__ {
+			pinctrl-0 = <&i2s0_pins_bclk>,
+				    <&i2s0_pins_lrck>,
+				    <&i2s0_pins_do0>;
+			pinctrl-names = "default";
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target-path = "/soc/";
+		__overlay__ {
+			pcm5102: pcm5102a-i2s@0 {
+				compatible = "ti,pcm5102a";
+				status = "okay";
+			};
+
+			sound-pcm5102 {
+				compatible = "orpaltech,gy-pcm5102-sound";
+				cpu-node = <&i2s0>;
+				codec-node = <&pcm5102>;
+				status = "okay";
+                        };
+                };
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-nrf24-spi.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-nrf24-spi.dtso
new file mode 100644
index 0000000..3b90659
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-nrf24-spi.dtso
@@ -0,0 +1,43 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+        compatible = "allwinner,sun8i-h3";
+};
+
+&pio {
+	nrf0_irq_pin: nrf0_irq_pin {
+		pins = "PA3";		/*pin 15 on 40-pin GPIO connector*/
+		function = "gpio_in";
+	};
+
+	nrf0_ce_pin: nrf0_ce_pin {
+		pins = "PA2";		/*pin 22 on 40-pin GPIO connector */
+		function = "gpio_out";
+	};
+};
+
+&spi0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	nrf24@0 {
+		compatible = "nordic,nrf24";
+		reg = <0>;
+		spi-max-frequency = <1000000>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&nrf0_irq_pin &nrf0_ce_pin>;
+
+		interrupt-parent = <&pio>;
+		interrupts = <0 3 IRQ_TYPE_EDGE_FALLING>;
+
+		irq-gpios = <&pio 0 3 0>;	/*PA3*/
+		ce-gpios = <&pio 0 2 0>;	/*PA2*/
+
+		status = "disabled";
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-pwm.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-pwm.dtso
new file mode 100644
index 0000000..b7accc4
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-pwm.dtso
@@ -0,0 +1,40 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/chosen";
+		__overlay__ {
+			/delete-property/ stdout-path;
+		};
+	};
+
+	fragment@1 {
+		target = <&uart0>;
+		__overlay__ {
+			/* uart0 must be disabled in order to release PA5 pin */
+			status = "disabled";
+		};
+	};
+
+	fragment@2 {
+		target = <&pio>;
+		__overlay__ {
+			pwm0_pin: pwm0 {
+				pins = "PA5";
+				function = "pwm0";
+			};
+		};
+	};
+
+	fragment@3 {
+		target = <&pwm>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pwm0_pin>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-spi-cs1.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-spi-cs1.dtso
new file mode 100644
index 0000000..2434f2f
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-spi-cs1.dtso
@@ -0,0 +1,41 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&pio>;
+		__overlay__ {
+			spi0_cs1: spi0_cs1_pin {
+				pins = "PA21";
+				function = "gpio_out";
+				output-high;
+			};
+
+			spi1_cs1: spi1_cs1_pin {
+				pins = "PA10";
+				function = "gpio_out";
+				output-high;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			pinctrl-names = "default", "default";
+			pinctrl-1 = <&spi0_cs1>;
+			cs-gpios = <0>, <&pio 0 21 0>; /* PA21 */
+		};
+	};
+
+	fragment@2 {
+		target = <&spi1>;
+		__overlay__ {
+			pinctrl-names = "default", "default";
+			pinctrl-1 = <&spi1_cs1>;
+			cs-gpios = <0>, <&pio 0 10 0>; /* PA10 */
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-spidev.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-spidev.dtso
new file mode 100644
index 0000000..a34c88f
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-spidev.dtso
@@ -0,0 +1,42 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			spi0 = "/soc/spi@01c68000";
+			spi1 = "/soc/spi@01c69000";
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			spidev {
+				compatible = "spidev";
+				status = "disabled";
+				reg = <0>;
+				spi-max-frequency = <2000000>;
+			};
+		};
+	};
+
+	fragment@2 {
+		target = <&spi1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			spidev {
+				compatible = "spidev";
+				status = "disabled";
+				reg = <0>;
+				spi-max-frequency = <2000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart1.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart1.dtso
new file mode 100644
index 0000000..507ce3d
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart1.dtso
@@ -0,0 +1,16 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+};
+
+&{/aliases} {
+	serial1 = "/soc/serial@1c28400";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart1_pins>;
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart2-rtscts.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart2-rtscts.dtso
new file mode 100644
index 0000000..7e81727
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart2-rtscts.dtso
@@ -0,0 +1,11 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+};
+
+&uart2 {
+	pinctrl-names = "default", "rts-cts";
+	pinctrl-1 = <&uart2_rts_cts_pins>;
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart2.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart2.dtso
new file mode 100644
index 0000000..9dda689
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart2.dtso
@@ -0,0 +1,16 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+};
+
+&{/aliases} {
+	serial2 = "/soc/serial@1c28800";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart2_pins>;
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart3-rtscts.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart3-rtscts.dtso
new file mode 100644
index 0000000..21e027c
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart3-rtscts.dtso
@@ -0,0 +1,11 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+};
+
+&uart3 {
+	pinctrl-names = "default", "rts-cts";
+	pinctrl-1 = <&uart3_rts_cts_pins>;
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart3.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart3.dtso
new file mode 100644
index 0000000..a285d0d
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-uart3.dtso
@@ -0,0 +1,16 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+};
+
+&{/aliases} {
+	serial3 = "/soc/serial@1c28c00";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart3_pins>;
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost0.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost0.dtso
new file mode 100644
index 0000000..ff1d82f
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost0.dtso
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&ehci0>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&ohci0>;
+		 __overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost1.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost1.dtso
new file mode 100644
index 0000000..1a919ac
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost1.dtso
@@ -0,0 +1,27 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&ehci1>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&ohci1>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&usbphy>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost2.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost2.dtso
new file mode 100644
index 0000000..bf0c4f5
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost2.dtso
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&ehci2>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&ohci2>;
+		 __overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost3.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost3.dtso
new file mode 100644
index 0000000..f737075
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-usbhost3.dtso
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&ehci3>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&ohci3>;
+		 __overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-waveshare35-drm.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-waveshare35-drm.dtso
new file mode 100644
index 0000000..bbf6a4c
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-h3-waveshare35-drm.dtso
@@ -0,0 +1,63 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+};
+
+&pio {
+	ws35_irq: ws35_irq_pin {
+		pins = "PA1";
+		function = "gpio_in";
+	};
+	ws35_rst: ws35_rst_pin {
+		pins = "PA2";
+		function = "gpio_out";
+	};
+	ws35_dc: ws35_dc_pin {
+		pins = "PC7";
+		function = "gpio_out";
+	};
+};
+
+&spi0 {
+	/* needed to avoid dtc warning */
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	ws35-lcd@0 {
+		compatible = "waveshare,rpi-lcd-35","ilitek,ili9486";
+		reg = <0>;
+
+		spi-max-frequency = <16000000>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&ws35_irq &ws35_rst &ws35_dc>;
+
+		reset-gpios = <&pio 0 2 0>;
+		dc-gpios = <&pio 2 7 0>;
+		rotation = <0>;
+
+		status = "disabled";
+	};
+
+	ws35-ts@1 {
+		compatible = "ti,ads7846";
+		reg = <1>;
+
+		spi-max-frequency = <2000000>;
+
+		interrupts = <0 1 IRQ_TYPE_EDGE_FALLING>;
+		interrupt-parent = <&pio>;
+
+		pendown-gpio = <&pio 0 1 0>;
+
+		ti,swap-xy;
+		ti,x-plate-ohms = /bits/ 16 <60>;
+		ti,pressure-max = /bits/ 16 <255>;
+
+		status = "disabled";
+	};
+};
-- 
2.34.1

