# Reading D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do WTM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3 {D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/fadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:22 on Sep 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3" D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/fadder.v 
# -- Compiling module fadder
# 
# Top level modules:
# 	fadder
# End time: 22:59:22 on Sep 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3 {D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/WTM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:22 on Sep 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3" D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/WTM.v 
# -- Compiling module WTM
# 
# Top level modules:
# 	WTM
# End time: 22:59:22 on Sep 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3 {D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/hadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:22 on Sep 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3" D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/hadder.v 
# -- Compiling module hadder
# 
# Top level modules:
# 	hadder
# End time: 22:59:22 on Sep 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3 {D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/WTM_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:22 on Sep 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3" D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/WTM_tb.v 
# -- Compiling module WTM_tb
# 
# Top level modules:
# 	WTM_tb
# End time: 22:59:22 on Sep 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  WTM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" WTM_tb 
# Start time: 22:59:22 on Sep 12,2023
# Loading work.WTM_tb
# Loading work.WTM
# Loading work.hadder
# Loading work.fadder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# in1 =  0, in2 = 20, should output =    0, out'd =    0, should output = 0000000000, out'b = 0000000000, cout = 0
# in1 = 25, in2 = 16, should output =  400, out'd =  400, should output = 0110010000, out'b = 0110010000, cout = 0
# in1 = 31, in2 =  1, should output =   31, out'd =   31, should output = 0000011111, out'b = 0000011111, cout = 0
# stop
# ** Note: $stop    : D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/WTM_tb.v(53)
#    Time: 80 ns  Iteration: 1  Instance: /WTM_tb
# Break in Module WTM_tb at D:/xy/GDA/MS/ECE/550/Recitation/3/Lab3/WTM_tb.v line 53
# End time: 23:00:58 on Sep 12,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
