Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 13:56 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.120 seconds;       Data structure size:   0.0Mb
Fri Sep 22 13:56:15 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 13:56:16 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
	However, due to incremental compilation, no re-compilation is necessary.
All of 0 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o   _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .259 seconds to compile + .273 seconds to elab + .275 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 13:56 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Driver]: Value recieved in driver. Transaction:           2
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           3
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           4
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           5
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           7
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           8
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           9
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          11
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          12
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          13
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          14
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          15
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          17
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          18
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          19
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          20
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  395
Simulation complete, time is 395.
Error: [EK-CMD-009]
value 'No message selected.' for option '-msgid' not of type 'integer'.
Error: [EK-CMD-009]
value 'No message selected.' for option '-msgid' not of type 'integer'.
Error: [EK-CMD-009]
value 'No message selected.' for option '-msgid' not of type 'integer'.
Error: [EK-CMD-009]
value 'No message selected.' for option '-msgid' not of type 'integer'.
Error: [EK-CMD-009]
value 'No message selected.' for option '-msgid' not of type 'integer'.
Error: [EK-CMD-009]
value 'No message selected.' for option '-msgid' not of type 'integer'.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 395
CPU Time:      0.200 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:02:22 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:02:23 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module test
All of 1 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o   _5913_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .281 seconds to compile + .257 seconds to elab + .301 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:02 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           3
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           5
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           7
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           8
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          11
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          12
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          13
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          14
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          15
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          16
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          17
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          18
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          19
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  395
Simulation complete, time is 395.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 395
CPU Time:      0.140 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:03:45 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:03:45 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _7228_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .356 seconds to compile + .257 seconds to elab + .287 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:03 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Driver]: Value recieved in driver. Transaction:           2
[Driver]: Value recieved in driver. Transaction:           3
[Driver]: Value recieved in driver. Transaction:           4
[Driver]: Value recieved in driver. Transaction:           5
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Driver]: Value recieved in driver. Transaction:           7
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Driver]: Value recieved in driver. Transaction:          10
[Driver]: Value recieved in driver. Transaction:          11
[Driver]: Value recieved in driver. Transaction:          12
[Driver]: Value recieved in driver. Transaction:          13
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          14
[Driver]: Value recieved in driver. Transaction:          15
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          17
[Driver]: Value recieved in driver. Transaction:          18
[Driver]: Value recieved in driver. Transaction:          19
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  195
Simulation complete, time is 195.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 195
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:05:57 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:05:58 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module test
All of 1 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o   _8006_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .293 seconds to compile + .258 seconds to elab + .305 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:06 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Driver]: Value recieved in driver. Transaction:           2
[Driver]: Value recieved in driver. Transaction:           3
[Driver]: Value recieved in driver. Transaction:           4
[Driver]: Value recieved in driver. Transaction:           5
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           7
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Driver]: Value recieved in driver. Transaction:          10
[Driver]: Value recieved in driver. Transaction:          11
[Driver]: Value recieved in driver. Transaction:          12
[Driver]: Value recieved in driver. Transaction:          13
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          14
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          15
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          17
[Driver]: Value recieved in driver. Transaction:          18
[Driver]: Value recieved in driver. Transaction:          19
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  195
Simulation complete, time is 195.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 195
CPU Time:      0.120 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:08:25 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:08:26 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _9858_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .377 seconds to compile + .308 seconds to elab + .310 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:08 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           3
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           5
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           7
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          11
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          12
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          13
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          14
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          15
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          17
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          18
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          19
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  195
Simulation complete, time is 195.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 195
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:14:52 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:14:53 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _12246_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .473 seconds to compile + .379 seconds to elab + .316 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:14 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Driver]: Value recieved in driver. Transaction:           1
HSEL = 1, HADDR = 44, HWDATA = 66696de7, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = x, HADDR = xxxx, HWDATA = xxxxxxxx, HWRITE = x, HSIZE = x, HBURST = x, HPROT = x, HTRANS = x, HREADY = x, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:           2
HSEL = 1, HADDR = 54, HWDATA = 873ca504, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Driver]: Value recieved in driver. Transaction:           3
HSEL = 1, HADDR = 48, HWDATA = 6d9de1ab, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:           4
HSEL = 1, HADDR = 60, HWDATA = 5e4eb1bf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           5
HSEL = 1, HADDR = 60, HWDATA = 56b899cc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:           6
HSEL = 1, HADDR = 60, HWDATA = 6da5ccdf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           7
HSEL = 1, HADDR = 64, HWDATA = e1a4ccc3, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 64, HWDATA = e1a4ccc3, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Driver]: Value recieved in driver. Transaction:           8
HSEL = 1, HADDR = 68, HWDATA = 65e2006, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           9
HSEL = 1, HADDR = 68, HWDATA = 6ce94a5, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 68, HWDATA = 6ce94a5, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Driver]: Value recieved in driver. Transaction:          10
HSEL = 1, HADDR = 54, HWDATA = a7a1d39a, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          11
HSEL = 1, HADDR = 48, HWDATA = 57636169, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:          12
HSEL = 1, HADDR = 60, HWDATA = 1a0a7944, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          13
HSEL = 1, HADDR = 60, HWDATA = 9a4265ae, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = 6da5ccdf, HRESP = 0
[Driver]: Value recieved in driver. Transaction:          14
HSEL = 1, HADDR = 60, HWDATA = f7db5bf0, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          15
HSEL = 1, HADDR = 64, HWDATA = 9a8977dc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 64, HWDATA = 9a8977dc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Driver]: Value recieved in driver. Transaction:          16
HSEL = 1, HADDR = 68, HWDATA = 9bcbf2cf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          17
HSEL = 1, HADDR = 68, HWDATA = e5ef8c27, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 68, HWDATA = e5ef8c27, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Driver]: Value recieved in driver. Transaction:          18
HSEL = 1, HADDR = 54, HWDATA = 316e038, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          19
HSEL = 1, HADDR = 48, HWDATA = fb172a24, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:          20
HSEL = 1, HADDR = 60, HWDATA = 1c255116, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  395
Simulation complete, time is 395.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 395
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:18:14 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:18:14 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _13554_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .359 seconds to compile + .262 seconds to elab + .271 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:18 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Driver]: Value recieved in driver. Transaction:           1
[Monitor] Data passed to scoreboard.
HSEL = 0, HADDR = 0, HWDATA = xxxxxxxx, HWRITE = 0, HSIZE = 0, HBURST = 0, HPROT = 0, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 0,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Driver]: Value recieved in driver. Transaction:           3
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           5
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           7
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 64, HWDATA = e1a4ccc3, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           9
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 68, HWDATA = 6ce94a5, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          11
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:          12
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          13
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = 6da5ccdf, HRESP = 0
[Driver]: Value recieved in driver. Transaction:          14
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          15
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 64, HWDATA = 9a8977dc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          17
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 68, HWDATA = e5ef8c27, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Driver]: Value recieved in driver. Transaction:          18
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          19
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  405
Simulation complete, time is 405.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 405
CPU Time:      0.120 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:20:46 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:20:46 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _14864_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .357 seconds to compile + .254 seconds to elab + .285 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:20 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
HSEL = 1, HADDR = 44, HWDATA = 66696de7, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 0, HADDR = 0, HWDATA = xxxxxxxx, HWRITE = 0, HSIZE = 0, HBURST = 0, HPROT = 0, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
HSEL = 1, HADDR = 54, HWDATA = 873ca504, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 0,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
HSEL = 1, HADDR = 48, HWDATA = 6d9de1ab, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
HSEL = 1, HADDR = 60, HWDATA = 5e4eb1bf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
HSEL = 1, HADDR = 60, HWDATA = 56b899cc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
HSEL = 1, HADDR = 60, HWDATA = 6da5ccdf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
HSEL = 1, HADDR = 64, HWDATA = e1a4ccc3, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 64, HWDATA = e1a4ccc3, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
HSEL = 1, HADDR = 68, HWDATA = 65e2006, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
HSEL = 1, HADDR = 68, HWDATA = 6ce94a5, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 68, HWDATA = 6ce94a5, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
HSEL = 1, HADDR = 54, HWDATA = a7a1d39a, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
HSEL = 1, HADDR = 48, HWDATA = 57636169, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
HSEL = 1, HADDR = 60, HWDATA = 1a0a7944, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
HSEL = 1, HADDR = 60, HWDATA = 9a4265ae, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = 6da5ccdf, HRESP = 0
Info: "driver.sv", 55: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
HSEL = 1, HADDR = 60, HWDATA = f7db5bf0, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
HSEL = 1, HADDR = 64, HWDATA = 9a8977dc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 64, HWDATA = 9a8977dc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
HSEL = 1, HADDR = 68, HWDATA = 9bcbf2cf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
HSEL = 1, HADDR = 68, HWDATA = e5ef8c27, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 68, HWDATA = e5ef8c27, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
HSEL = 1, HADDR = 54, HWDATA = 316e038, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
HSEL = 1, HADDR = 48, HWDATA = fb172a24, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
HSEL = 1, HADDR = 60, HWDATA = 1c255116, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  405
Simulation complete, time is 405.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 405
CPU Time:      0.120 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:27:16 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:27:17 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _17254_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .376 seconds to compile + .285 seconds to elab + .286 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:27 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
HSEL = 1, HADDR = 44, HWDATA = 66696de7, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 44, HWDATA = 66696de7, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
HSEL = 1, HADDR = 54, HWDATA = 873ca504, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
HSEL = 1, HADDR = 48, HWDATA = 6d9de1ab, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
HSEL = 1, HADDR = 60, HWDATA = 5e4eb1bf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
HSEL = 1, HADDR = 60, HWDATA = 56b899cc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
HSEL = 1, HADDR = 60, HWDATA = 6da5ccdf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
HSEL = 1, HADDR = 64, HWDATA = e1a4ccc3, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 64, HWDATA = e1a4ccc3, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
HSEL = 1, HADDR = 68, HWDATA = 65e2006, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
HSEL = 1, HADDR = 68, HWDATA = 6ce94a5, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 68, HWDATA = 6ce94a5, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
HSEL = 1, HADDR = 54, HWDATA = a7a1d39a, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
HSEL = 1, HADDR = 48, HWDATA = 57636169, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
HSEL = 1, HADDR = 60, HWDATA = 1a0a7944, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
HSEL = 1, HADDR = 60, HWDATA = 9a4265ae, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = 6da5ccdf, HRESP = 0
Info: "driver.sv", 55: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
HSEL = 1, HADDR = 60, HWDATA = f7db5bf0, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
HSEL = 1, HADDR = 64, HWDATA = 9a8977dc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 64, HWDATA = 9a8977dc, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
HSEL = 1, HADDR = 68, HWDATA = 9bcbf2cf, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
HSEL = 1, HADDR = 68, HWDATA = e5ef8c27, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 68, HWDATA = e5ef8c27, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 3, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "driver.sv", 55: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
HSEL = 1, HADDR = 54, HWDATA = 316e038, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
HSEL = 1, HADDR = 48, HWDATA = fb172a24, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 48, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 0, HREADY = 0, HREADYOUT = 1, HRDATA = xxxxxxxx, HRESP = 0
Info: "driver.sv", 55: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
HSEL = 1, HADDR = 60, HWDATA = 1c255116, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 225
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 245
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 265
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 285
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 305
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 325
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 345
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 365
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 385
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 405
[Monitor] Data passed to scoreboard.
HSEL = 1, HADDR = 60, HWDATA = xxxxxxxx, HWRITE = 1, HSIZE = 2, HBURST = 3, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = 1, HRDATA = f7db5bf0, HRESP = 0
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  405
Simulation complete, time is 405.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 405
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:33:45 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:33:46 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _19105_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .371 seconds to compile + .259 seconds to elab + .271 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:33 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  205
Simulation complete, time is 205.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 205
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:36:33 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:36:34 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _21150_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .351 seconds to compile + .255 seconds to elab + .275 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:36 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  205
Simulation complete, time is 205.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 205
CPU Time:      0.120 seconds;       Data structure size:   0.1Mb
Fri Sep 22 14:38:04 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 14:38:04 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _22458_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .353 seconds to compile + .283 seconds to elab + .285 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 14:38 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 56: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  205
Simulation complete, time is 205.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 205
CPU Time:      0.120 seconds;       Data structure size:   0.1Mb
Fri Sep 22 15:00:40 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 15:00:41 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _23772_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .390 seconds to compile + .264 seconds to elab + .273 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 15:00 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 56: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 54,
 	   Data :: Expected = xxxxxxxx Actual = 92392
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
$finish called from file "environment.sv", line 69.
$finish at simulation time                  205
Simulation complete, time is 205.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 205
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Fri Sep 22 15:01:37 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 15:01:38 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _25080_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .346 seconds to compile + .280 seconds to elab + .315 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 15:01 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 56: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 54,
 	   Data :: Expected = xxxxxxxx Actual = 92392
Info: "driver.sv", 56: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = xxxxxxxx Actual = fd343
Info: "driver.sv", 56: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = xxxxxxxx Actual = fd343
Info: "driver.sv", 56: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 68,
 	   Data :: Expected = xxxxxxxx Actual = adf3432
Info: "driver.sv", 56: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 225
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 245
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 265
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 285
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 305
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 325
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 345
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 365
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 385
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 405
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  405
Simulation complete, time is 405.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 405
CPU Time:      0.140 seconds;       Data structure size:   0.1Mb
Fri Sep 22 15:03:03 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 15:03:03 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _26388_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .409 seconds to compile + .256 seconds to elab + .269 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 15:03 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 56: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 54,
 	   Data :: Expected = xxxxxxxx Actual = 92392
Info: "driver.sv", 56: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = xxxxxxxx Actual = fd343
Info: "driver.sv", 56: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = xxxxxxxx Actual = fd343
Info: "driver.sv", 56: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 68,
 	   Data :: Expected = xxxxxxxx Actual = adf3432
Info: "driver.sv", 56: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 215
[Driver]: Value recieved in driver. Transaction:          21
Info: "monitor.sv", 42: $unit: at time 225
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 225
[Driver]: Value recieved in driver. Transaction:          22
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 235
[Driver]: Value recieved in driver. Transaction:          23
Info: "monitor.sv", 42: $unit: at time 245
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 245
[Driver]: Value recieved in driver. Transaction:          24
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 44,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
Info: "driver.sv", 56: $unit: at time 255
[Driver]: Value recieved in driver. Transaction:          25
Info: "monitor.sv", 42: $unit: at time 265
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 285
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 305
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 325
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 345
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 365
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 385
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 405
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 425
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 445
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 465
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 485
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "monitor.sv", 42: $unit: at time 505
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
$finish called from file "environment.sv", line 69.
$finish at simulation time                  505
Simulation complete, time is 505.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 505
CPU Time:      0.130 seconds;       Data structure size:   0.1Mb
Fri Sep 22 15:05:57 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 15:05:58 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _27696_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .381 seconds to compile + .261 seconds to elab + .282 seconds to link
Finished rebuilding the design.
Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8193 to 8194 Kbytes.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 15:05 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 56: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 44,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
Info: "driver.sv", 56: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "driver.sv", 56: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = xxxxxxxx Actual = fd343
Info: "driver.sv", 56: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 64,
 	   Data :: Expected = 23434 Actual = 23434
Info: "driver.sv", 56: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 6c,
 	   Data :: Expected = 235436 Actual = 235436
Info: "driver.sv", 56: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 215
[Driver]: Value recieved in driver. Transaction:          21
Info: "monitor.sv", 42: $unit: at time 225
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 225
[Driver]: Value recieved in driver. Transaction:          22
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 235
[Driver]: Value recieved in driver. Transaction:          23
Info: "monitor.sv", 42: $unit: at time 245
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 245
[Driver]: Value recieved in driver. Transaction:          24
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 255
[Driver]: Value recieved in driver. Transaction:          25
Info: "monitor.sv", 42: $unit: at time 265
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 285
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 305
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 325
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 345
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 365
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 385
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 405
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 425
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 445
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 465
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 485
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 505
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  505
Simulation complete, time is 505.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 505
CPU Time:      0.130 seconds;       Data structure size:   0.1Mb
Fri Sep 22 15:07:36 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 15:07:36 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module test
All of 1 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o   _28474_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .292 seconds to compile + .288 seconds to elab + .296 seconds to link
Finished rebuilding the design.
Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8193 to 8194 Kbytes.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 15:07 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
Info: "driver.sv", 56: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 44,
 	   Data :: Expected = 92392 Actual = 92392
Info: "driver.sv", 56: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 48,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "driver.sv", 56: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = xxxxxxxx Actual = fd343
Info: "driver.sv", 56: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 64,
 	   Data :: Expected = 23434 Actual = 23434
Info: "driver.sv", 56: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 6c,
 	   Data :: Expected = 235436 Actual = 235436
Info: "driver.sv", 56: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 215
[Driver]: Value recieved in driver. Transaction:          21
Info: "monitor.sv", 42: $unit: at time 225
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 225
[Driver]: Value recieved in driver. Transaction:          22
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 235
[Driver]: Value recieved in driver. Transaction:          23
Info: "monitor.sv", 42: $unit: at time 245
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 245
[Driver]: Value recieved in driver. Transaction:          24
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 255
[Driver]: Value recieved in driver. Transaction:          25
Info: "monitor.sv", 42: $unit: at time 265
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 285
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 305
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 325
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 345
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 365
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 385
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 405
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 425
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 445
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 465
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 485
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 505
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  505
Simulation complete, time is 505.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 505
CPU Time:      0.130 seconds;       Data structure size:   0.1Mb
Fri Sep 22 15:42:46 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 15:42:46 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case1.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case1.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _30875_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .290 seconds to compile + .218 seconds to elab + .227 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 15:42 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 56: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "monitor.sv", 42: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "scoreboard.sv", 19: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 4,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
Info: "driver.sv", 56: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 42: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "scoreboard.sv", 19: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 42: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "scoreboard.sv", 19: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 56b899cc Actual = 56b899cc
Info: "driver.sv", 56: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 42: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "scoreboard.sv", 19: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 56b899cc Actual = 56b899cc
Info: "driver.sv", 56: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 42: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "scoreboard.sv", 19: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 4,
 	   Data :: Expected = 56b899cc Actual = 9a8977dc
Info: "driver.sv", 56: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 42: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
Info: "scoreboard.sv", 19: $unit: at time 125
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 42: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
Info: "scoreboard.sv", 19: $unit: at time 145
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 4,
 	   Data :: Expected = 1018618d Actual = 38d2c080
Info: "driver.sv", 56: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 42: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
Info: "scoreboard.sv", 19: $unit: at time 165
[Scoreboard] Data successfully recieved in scoreboard
Info: "driver.sv", 56: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 42: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
Info: "scoreboard.sv", 19: $unit: at time 185
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 578520ef Actual = 578520ef
Info: "driver.sv", 56: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
Info: "monitor.sv", 42: $unit: at time 205
[Monitor] Data passed to scoreboard.
Info: "driver.sv", 56: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
Info: "scoreboard.sv", 19: $unit: at time 205
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 225
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 225
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 245
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 245
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 265
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 265
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 285
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 285
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 305
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 305
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 325
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 325
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 345
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 345
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 365
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 365
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 385
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 385
[Scoreboard] Data successfully recieved in scoreboard
Info: "monitor.sv", 42: $unit: at time 405
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 19: $unit: at time 405
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  405
Simulation complete, time is 405.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 405
CPU Time:      0.090 seconds;       Data structure size:   0.1Mb
Fri Sep 22 16:04:46 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 16:04:47 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case1.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case1.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _34735_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .290 seconds to compile + .214 seconds to elab + .221 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 16:04 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 56: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 56: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 43: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
Info: "driver.sv", 56: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 43: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
Info: "driver.sv", 56: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 43: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 56: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 43: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 56: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 43: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 56b899cc Actual = 56b899cc
Info: "driver.sv", 56: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 43: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 56b899cc Actual = 56b899cc
Info: "driver.sv", 56: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 43: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 56b899cc Actual = 56b899cc
Info: "driver.sv", 56: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 43: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 56b899cc Actual = 56b899cc
Info: "driver.sv", 56: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 43: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 56: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 43: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 9a8977dc Actual = 9a8977dc
Info: "driver.sv", 56: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
Info: "monitor.sv", 43: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 125
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 9a8977dc Actual = 9a8977dc
Info: "driver.sv", 56: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 43: $unit: at time 135
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 135
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 56: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
Info: "monitor.sv", 43: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 145
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 56: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 43: $unit: at time 155
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 155
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 38d2c080 Actual = 38d2c080
Info: "driver.sv", 56: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
Info: "monitor.sv", 43: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 165
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 38d2c080 Actual = 38d2c080
Info: "driver.sv", 56: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 43: $unit: at time 175
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 175
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 56: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
Info: "monitor.sv", 43: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 185
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 578520ef Actual = 578520ef
Info: "driver.sv", 56: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
Info: "monitor.sv", 43: $unit: at time 195
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 195
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 578520ef Actual = 578520ef
Info: "driver.sv", 56: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
Info: "monitor.sv", 43: $unit: at time 205
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 205
[Scoreboard] Data successfully recieved in scoreboard.
Info: "monitor.sv", 43: $unit: at time 215
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 215
[Scoreboard] Data successfully recieved in scoreboard.
$finish called from file "environment.sv", line 71.
$finish at simulation time                  215
Simulation complete, time is 215.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 215
CPU Time:      0.090 seconds;       Data structure size:   0.1Mb
Fri Sep 22 16:08:32 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 16:08:33 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case3.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case3.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _36580_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .288 seconds to compile + .209 seconds to elab + .217 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 16:08 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 43: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 43: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 43: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 43: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 8,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 43: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 43: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 43: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 43: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 43: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
Info: "monitor.sv", 43: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
$finish called from file "environment.sv", line 71.
$finish at simulation time                  115
Simulation complete, time is 115.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 115
CPU Time:      0.080 seconds;       Data structure size:   0.1Mb
Fri Sep 22 16:15:30 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 16:15:30 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case4.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case4.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _37894_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .304 seconds to compile + .219 seconds to elab + .219 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 16:15 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 43: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 43: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 43: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 43: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 43: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 43: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 43: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 43: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 43: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "monitor.sv", 43: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
$finish called from file "environment.sv", line 71.
$finish at simulation time                  115
Simulation complete, time is 115.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 115
CPU Time:      0.090 seconds;       Data structure size:   0.1Mb
Fri Sep 22 16:29:58 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 16:29:59 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case8.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case8.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _41356_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .302 seconds to compile + .220 seconds to elab + .223 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 16:30 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 43: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 43: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 43: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 43: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 43: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 43: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 43: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 43: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 58,
 	   Data :: Expected = 66696de7 Actual = 66696de7
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 43: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 5c,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "monitor.sv", 43: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 5c,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
$finish called from file "environment.sv", line 71.
$finish at simulation time                  115
Simulation complete, time is 115.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 115
CPU Time:      0.080 seconds;       Data structure size:   0.1Mb
Fri Sep 22 16:31:42 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 16:31:43 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case8.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case8.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module tbench_top
All of 1 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o   _42134_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .227 seconds to compile + .232 seconds to elab + .235 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 16:31 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 15
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 43: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 43: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 43: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 43: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 43: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 43: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 43: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 43: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 58,
 	   Data :: Expected = 66696de7 Actual = 66696de7
Info: "driver.sv", 55: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 43: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 5c,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "monitor.sv", 43: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 125
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 5c,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
$finish called from file "environment.sv", line 71.
$finish at simulation time                  125
Simulation complete, time is 125.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 125
CPU Time:      0.100 seconds;       Data structure size:   0.1Mb
Fri Sep 22 16:32:09 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 16:32:09 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case8.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case8.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module tbench_top
All of 1 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o   _42919_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .221 seconds to compile + .235 seconds to elab + .237 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 16:32 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 43: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 43: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 43: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 43: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 43: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 43: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 43: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 43: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 58,
 	   Data :: Expected = 66696de7 Actual = 66696de7
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 43: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 5c,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "monitor.sv", 43: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 5c,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
$finish called from file "environment.sv", line 71.
$finish at simulation time                  115
Simulation complete, time is 115.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 115
CPU Time:      0.140 seconds;       Data structure size:   0.1Mb
Fri Sep 22 16:34:32 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 16:34:32 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case8.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case8.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _44234_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .297 seconds to compile + .217 seconds to elab + .226 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 16:34 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 43: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 43: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 43: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 43: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 43: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 43: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 43: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 43: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 58,
 	   Data :: Expected = 66696de7 Actual = 66696de7
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 43: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 5c,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "driver.sv", 55: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 43: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 5c,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
Info: "driver.sv", 55: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
Info: "monitor.sv", 43: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 125
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 50,
 	   Data :: Expected = 56b899cc Actual = 56b899cc
Info: "monitor.sv", 43: $unit: at time 135
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 135
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 54,
 	   Data :: Expected = 56b899cc Actual = 56b899cc
$finish called from file "environment.sv", line 71.
$finish at simulation time                  135
Simulation complete, time is 135.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 135
CPU Time:      0.080 seconds;       Data structure size:   0.1Mb
Fri Sep 22 16:37:16 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 16:37:17 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _46616_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .312 seconds to compile + .224 seconds to elab + .232 seconds to link
Finished rebuilding the design.
Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8193 to 8194 Kbytes.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 16:37 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 43: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 43: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 43: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 43: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 43: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 43: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 43: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 43: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 43: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 43: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 44,
 	   Data :: Expected = 92392 Actual = 92392
Info: "driver.sv", 55: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
Info: "monitor.sv", 43: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 125
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 54,
 	   Data :: Expected = 43f55 Actual = 43f55
Info: "driver.sv", 55: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 43: $unit: at time 135
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 135
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 48,
 	   Data :: Expected = fd343 Actual = fd343
Info: "driver.sv", 55: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
Info: "monitor.sv", 43: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 145
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 60,
 	   Data :: Expected = 23434 Actual = 23434
Info: "driver.sv", 55: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 43: $unit: at time 155
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 155
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 60,
 	   Data :: Expected = 23434 Actual = 23434
Info: "driver.sv", 55: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
Info: "monitor.sv", 43: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 165
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 60,
 	   Data :: Expected = 23434 Actual = 23434
Info: "driver.sv", 55: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 43: $unit: at time 175
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 175
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 64,
 	   Data :: Expected = adf3432 Actual = adf3432
Info: "driver.sv", 55: $unit: at time 185
[Driver]: Value recieved in driver. Transaction:          18
Info: "monitor.sv", 43: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 185
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 68,
 	   Data :: Expected = 235436 Actual = 235436
Info: "driver.sv", 55: $unit: at time 195
[Driver]: Value recieved in driver. Transaction:          19
Info: "monitor.sv", 43: $unit: at time 195
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 195
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 6c,
 	   Data :: Expected = 235436 Actual = 235436
Info: "driver.sv", 55: $unit: at time 205
[Driver]: Value recieved in driver. Transaction:          20
Info: "monitor.sv", 43: $unit: at time 205
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 205
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 6c,
 	   Data :: Expected = 235436 Actual = 235436
Info: "driver.sv", 55: $unit: at time 215
[Driver]: Value recieved in driver. Transaction:          21
Info: "monitor.sv", 43: $unit: at time 215
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 215
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 225
[Driver]: Value recieved in driver. Transaction:          22
Info: "monitor.sv", 43: $unit: at time 225
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 225
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 235
[Driver]: Value recieved in driver. Transaction:          23
Info: "monitor.sv", 43: $unit: at time 235
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 235
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 245
[Driver]: Value recieved in driver. Transaction:          24
Info: "monitor.sv", 43: $unit: at time 245
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 245
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 255
[Driver]: Value recieved in driver. Transaction:          25
Info: "monitor.sv", 43: $unit: at time 255
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 255
[Scoreboard] Data successfully recieved in scoreboard.
Info: "monitor.sv", 43: $unit: at time 265
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 265
[Scoreboard] Data successfully recieved in scoreboard.
$finish called from file "environment.sv", line 71.
$finish at simulation time                  265
Simulation complete, time is 265.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 265
CPU Time:      0.100 seconds;       Data structure size:   0.1Mb
Fri Sep 22 17:46:08 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 17:46:09 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _51149_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .402 seconds to compile + .270 seconds to elab + .270 seconds to link
Finished rebuilding the design.
Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8193 to 8194 Kbytes.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 17:46 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 50: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 50: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 50: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 50: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 50: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 50: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 50: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 50: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 50: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 50: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 44,
 	   Data :: Expected = 92392 Actual = 92392
Info: "driver.sv", 55: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
Info: "monitor.sv", 50: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 125
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 54,
 	   Data :: Expected = 43f55 Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 50: $unit: at time 135
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 135
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 48,
 	   Data :: Expected = fd343 Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
Info: "monitor.sv", 50: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 145
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = 23434 Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 50: $unit: at time 155
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 155
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = 23434 Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
Info: "monitor.sv", 50: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 165
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 60,
 	   Data :: Expected = 23434 Actual = 23434
Info: "driver.sv", 55: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 50: $unit: at time 175
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 175
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 64,
 	   Data :: Expected = adf3432 Actual = adf3432
Info: "monitor.sv", 50: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 185
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 68,
 	   Data :: Expected = 235436 Actual = 235436
$finish called from file "environment.sv", line 71.
$finish at simulation time                  185
Simulation complete, time is 185.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 185
CPU Time:      0.120 seconds;       Data structure size:   0.1Mb
Fri Sep 22 17:55:44 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 17:55:45 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case11.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case11.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _52463_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .397 seconds to compile + .275 seconds to elab + .300 seconds to link
Finished rebuilding the design.
Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8193 to 8194 Kbytes.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 17:55 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 52: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 52: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 52: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 52: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 52: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 52: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 52: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 52: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 52: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 115
[Driver]: Value recieved in driver. Transaction:          11
Info: "monitor.sv", 52: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 44,
 	   Data :: Expected = 92392 Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 125
[Driver]: Value recieved in driver. Transaction:          12
Info: "monitor.sv", 52: $unit: at time 125
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 125
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 54,
 	   Data :: Expected = 43f55 Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 135
[Driver]: Value recieved in driver. Transaction:          13
Info: "monitor.sv", 52: $unit: at time 135
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 135
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 48,
 	   Data :: Expected = fd343 Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 145
[Driver]: Value recieved in driver. Transaction:          14
Info: "monitor.sv", 52: $unit: at time 145
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 145
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 60,
 	   Data :: Expected = 23434 Actual = xxxxxxxx
Info: "driver.sv", 55: $unit: at time 155
[Driver]: Value recieved in driver. Transaction:          15
Info: "monitor.sv", 52: $unit: at time 155
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 155
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 60,
 	   Data :: Expected = 23434 Actual = 23434
Info: "driver.sv", 55: $unit: at time 165
[Driver]: Value recieved in driver. Transaction:          16
Info: "monitor.sv", 52: $unit: at time 165
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 165
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 60,
 	   Data :: Expected = 23434 Actual = 23434
Info: "driver.sv", 55: $unit: at time 175
[Driver]: Value recieved in driver. Transaction:          17
Info: "monitor.sv", 52: $unit: at time 175
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 175
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 64,
 	   Data :: Expected = adf3432 Actual = adf3432
Info: "monitor.sv", 52: $unit: at time 185
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 185
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-PASS] Addr = 68,
 	   Data :: Expected = 235436 Actual = 235436
$finish called from file "environment.sv", line 71.
$finish at simulation time                  185
Simulation complete, time is 185.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 185
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Fri Sep 22 18:03:28 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Sep 22 18:03:28 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case12.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case12.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _55219_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .392 seconds to compile + .262 seconds to elab + .273 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 22 18:03 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "generator.sv", 22: $unit: at time 5
[Generator] Transaction generated successfully
Info: "driver.sv", 55: $unit: at time 15
[Driver]: Value recieved in driver. Transaction:           1
Info: "driver.sv", 55: $unit: at time 25
[Driver]: Value recieved in driver. Transaction:           2
Info: "monitor.sv", 52: $unit: at time 25
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 25
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 35
[Driver]: Value recieved in driver. Transaction:           3
Info: "monitor.sv", 52: $unit: at time 35
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 35
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 45
[Driver]: Value recieved in driver. Transaction:           4
Info: "monitor.sv", 52: $unit: at time 45
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 45
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 55
[Driver]: Value recieved in driver. Transaction:           5
Info: "monitor.sv", 52: $unit: at time 55
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 55
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 65
[Driver]: Value recieved in driver. Transaction:           6
Info: "monitor.sv", 52: $unit: at time 65
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 65
[Scoreboard] Data successfully recieved in scoreboard.
Info: "driver.sv", 55: $unit: at time 75
[Driver]: Value recieved in driver. Transaction:           7
Info: "monitor.sv", 52: $unit: at time 75
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 75
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 0,
 	   Data :: Expected = xxxxxx04 Actual = 5e4ee104
Info: "driver.sv", 55: $unit: at time 85
[Driver]: Value recieved in driver. Transaction:           8
Info: "monitor.sv", 52: $unit: at time 85
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 85
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 1,
 	   Data :: Expected = xxxxxxab Actual = 5e4ee104
Info: "driver.sv", 55: $unit: at time 95
[Driver]: Value recieved in driver. Transaction:           9
Info: "monitor.sv", 52: $unit: at time 95
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 95
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 2,
 	   Data :: Expected = xxxxxxbf Actual = 5e4ee104
Info: "driver.sv", 55: $unit: at time 105
[Driver]: Value recieved in driver. Transaction:          10
Info: "monitor.sv", 52: $unit: at time 105
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 105
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 3,
 	   Data :: Expected = xxxxxxbf Actual = 5e4ee104
Info: "monitor.sv", 52: $unit: at time 115
[Monitor] Data passed to scoreboard.
Info: "scoreboard.sv", 17: $unit: at time 115
[Scoreboard] Data successfully recieved in scoreboard.
[SCB-FAIL] Addr = 3,
 	   Data :: Expected = xxxxxxbf Actual = 5e4ee104
$finish called from file "environment.sv", line 71.
$finish at simulation time                  115
Simulation complete, time is 115.
