Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Fri May 25 18:53:25 2018
| Host              : 014 running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file showCPU_clock_utilization_routed.rpt
| Design            : showCPU
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------+------------------------+--------------+-------+
|       |                             |                        |   Num Loads  |       |
+-------+-----------------------------+------------------------+------+-------+-------+
| Index | BUFG Cell                   | Net Name               | BELs | Sites | Fixed |
+-------+-----------------------------+------------------------+------+-------+-------+
|     1 | clock_100Mhz_IBUF_BUFG_inst | clock_100Mhz_IBUF_BUFG |   24 |     8 |    no |
|     2 | IDataOut_reg[7]_i_2         | InsMemRW               |   39 |    17 |    no |
|     3 | Debounce_n_1_BUFG_inst      | Debounce_n_1_BUFG      |   96 |    12 |    no |
+-------+-----------------------------+------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+----------------------------------------------------+------------------------------------------------------+--------------+-------+
|       |                                                    |                                                      |   Num Loads  |       |
+-------+----------------------------------------------------+------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                      | Net Name                                             | BELs | Sites | Fixed |
+-------+----------------------------------------------------+------------------------------------------------------+------+-------+-------+
|     1 | SingleCycleCPUBasys/ControlUnit/ram_reg[0][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_115[0] |    8 |     5 |    no |
|     2 | SingleCycleCPUBasys/ControlUnit/ram_reg[1][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_116[0] |    8 |     8 |    no |
|     3 | SingleCycleCPUBasys/ControlUnit/ram_reg[2][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_117[0] |    8 |     8 |    no |
|     4 | SingleCycleCPUBasys/ControlUnit/ram_reg[3][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_118[0] |    8 |     6 |    no |
|     5 | SingleCycleCPUBasys/ControlUnit/ram_reg[4][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_119[0] |    8 |     6 |    no |
|     6 | SingleCycleCPUBasys/ControlUnit/ram_reg[5][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_120[0] |    8 |     8 |    no |
|     7 | SingleCycleCPUBasys/ControlUnit/ram_reg[6][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_121[0] |    8 |     7 |    no |
|     8 | SingleCycleCPUBasys/ControlUnit/ram_reg[7][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_122[0] |    8 |     5 |    no |
|     9 | SingleCycleCPUBasys/ControlUnit/ram_reg[8][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_123[0] |    8 |     7 |    no |
|    10 | SingleCycleCPUBasys/ControlUnit/ram_reg[9][7]_i_2  | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_124[0] |    8 |     5 |    no |
|    11 | SingleCycleCPUBasys/ControlUnit/ram_reg[10][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_125[0] |    8 |     7 |    no |
|    12 | SingleCycleCPUBasys/ControlUnit/ram_reg[11][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_126[0] |    8 |     7 |    no |
|    13 | SingleCycleCPUBasys/ControlUnit/ram_reg[12][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_127[0] |    8 |     6 |    no |
|    14 | SingleCycleCPUBasys/ControlUnit/ram_reg[13][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_128[0] |    8 |     7 |    no |
|    15 | SingleCycleCPUBasys/ControlUnit/ram_reg[14][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_129[0] |    8 |     7 |    no |
|    16 | SingleCycleCPUBasys/ControlUnit/ram_reg[15][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_130[0] |    8 |     5 |    no |
|    17 | SingleCycleCPUBasys/ControlUnit/ram_reg[16][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_131[0] |    8 |     5 |    no |
|    18 | SingleCycleCPUBasys/ControlUnit/ram_reg[17][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_132[0] |    8 |     4 |    no |
|    19 | SingleCycleCPUBasys/ControlUnit/ram_reg[18][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_133[0] |    8 |     7 |    no |
|    20 | SingleCycleCPUBasys/ControlUnit/ram_reg[19][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_134[0] |    8 |     7 |    no |
|    21 | SingleCycleCPUBasys/ControlUnit/ram_reg[20][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_135[0] |    8 |     5 |    no |
|    22 | SingleCycleCPUBasys/ControlUnit/ram_reg[21][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_136[0] |    8 |     5 |    no |
|    23 | SingleCycleCPUBasys/ControlUnit/ram_reg[22][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_137[0] |    8 |     5 |    no |
|    24 | SingleCycleCPUBasys/ControlUnit/ram_reg[23][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_138[0] |    8 |     5 |    no |
|    25 | SingleCycleCPUBasys/ControlUnit/ram_reg[24][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_139[0] |    8 |     6 |    no |
|    26 | SingleCycleCPUBasys/ControlUnit/ram_reg[25][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_140[0] |    8 |     5 |    no |
|    27 | SingleCycleCPUBasys/ControlUnit/ram_reg[26][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_141[0] |    8 |     7 |    no |
|    28 | SingleCycleCPUBasys/ControlUnit/ram_reg[27][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_142[0] |    8 |     7 |    no |
|    29 | SingleCycleCPUBasys/ControlUnit/ram_reg[28][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_143[0] |    8 |     6 |    no |
|    30 | SingleCycleCPUBasys/ControlUnit/ram_reg[29][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_144[0] |    8 |     6 |    no |
|    31 | SingleCycleCPUBasys/ControlUnit/ram_reg[30][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_145[0] |    8 |     6 |    no |
|    32 | SingleCycleCPUBasys/ControlUnit/ram_reg[31][7]_i_2 | SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_146[0] |    8 |     5 |    no |
|    33 | SingleCycleCPUBasys/InsMEM/ExtSel_reg_i_2          | SingleCycleCPUBasys/InsMEM/nextPC_reg[7]_7           |   10 |     6 |    no |
|    34 | Debounce/nextPC[7]_i_3                             | Debounce/CpuCLK                                      |   14 |     5 |    no |
+-------+----------------------------------------------------+------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   88 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  126 | 12000 |   96 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   62 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   60 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   3 |     0 |        0 | clock_100Mhz_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   0 |    96 |        0 | Debounce_n_1_BUFG      |
| BUFG        | BUFHCE_X1Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  21 |     0 |        0 | clock_100Mhz_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells Debounce_n_1_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells IDataOut_reg[7]_i_2]
set_property LOC BUFGCTRL_X0Y2 [get_cells clock_100Mhz_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clock_100Mhz]

# Clock net "Debounce/CpuCLK" driven by instance "Debounce/nextPC[7]_i_3" located at site "SLICE_X29Y31"
#startgroup
create_pblock {CLKAG_Debounce/CpuCLK}
add_cells_to_pblock [get_pblocks  {CLKAG_Debounce/CpuCLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Debounce/CpuCLK"}]]]
resize_pblock [get_pblocks {CLKAG_Debounce/CpuCLK}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Debounce_n_1_BUFG" driven by instance "Debounce_n_1_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_Debounce_n_1_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_Debounce_n_1_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Debounce_n_1_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_Debounce_n_1_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "InsMemRW" driven by instance "IDataOut_reg[7]_i_2" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_InsMemRW}
add_cells_to_pblock [get_pblocks  {CLKAG_InsMemRW}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="InsMemRW"}]]]
resize_pblock [get_pblocks {CLKAG_InsMemRW}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_115[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[0][7]_i_2" located at site "SLICE_X36Y49"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_115[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_115[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_115[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_115[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_116[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[1][7]_i_2" located at site "SLICE_X39Y51"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_116[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_116[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_116[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_116[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_117[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[2][7]_i_2" located at site "SLICE_X36Y50"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_117[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_117[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_117[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_117[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_118[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[3][7]_i_2" located at site "SLICE_X36Y52"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_118[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_118[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_118[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_118[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_119[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[4][7]_i_2" located at site "SLICE_X38Y50"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_119[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_119[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_119[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_119[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_120[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[5][7]_i_2" located at site "SLICE_X39Y53"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_120[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_120[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_120[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_120[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_121[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[6][7]_i_2" located at site "SLICE_X38Y51"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_121[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_121[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_121[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_121[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_122[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[7][7]_i_2" located at site "SLICE_X37Y52"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_122[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_122[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_122[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_122[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_123[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[8][7]_i_2" located at site "SLICE_X38Y51"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_123[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_123[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_123[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_123[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_124[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[9][7]_i_2" located at site "SLICE_X37Y51"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_124[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_124[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_124[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_124[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_125[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[10][7]_i_2" located at site "SLICE_X36Y52"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_125[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_125[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_125[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_125[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_126[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[11][7]_i_2" located at site "SLICE_X37Y53"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_126[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_126[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_126[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_126[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_127[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[12][7]_i_2" located at site "SLICE_X40Y52"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_127[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_127[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_127[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_127[0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_128[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[13][7]_i_2" located at site "SLICE_X40Y51"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_128[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_128[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_128[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_128[0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_129[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[14][7]_i_2" located at site "SLICE_X40Y52"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_129[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_129[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_129[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_129[0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_130[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[15][7]_i_2" located at site "SLICE_X41Y48"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_130[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_130[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_130[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_130[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_131[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[16][7]_i_2" located at site "SLICE_X36Y46"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_131[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_131[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_131[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_131[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_132[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[17][7]_i_2" located at site "SLICE_X36Y47"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_132[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_132[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_132[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_132[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_133[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[18][7]_i_2" located at site "SLICE_X34Y45"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_133[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_133[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_133[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_133[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_134[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[19][7]_i_2" located at site "SLICE_X36Y47"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_134[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_134[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_134[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_134[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_135[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[20][7]_i_2" located at site "SLICE_X39Y47"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_135[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_135[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_135[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_135[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_136[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[21][7]_i_2" located at site "SLICE_X37Y48"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_136[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_136[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_136[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_136[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_137[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[22][7]_i_2" located at site "SLICE_X39Y45"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_137[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_137[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_137[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_137[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_138[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[23][7]_i_2" located at site "SLICE_X37Y43"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_138[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_138[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_138[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_138[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_139[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[24][7]_i_2" located at site "SLICE_X36Y45"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_139[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_139[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_139[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_139[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_140[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[25][7]_i_2" located at site "SLICE_X38Y45"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_140[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_140[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_140[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_140[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_141[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[26][7]_i_2" located at site "SLICE_X34Y44"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_141[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_141[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_141[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_141[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_142[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[27][7]_i_2" located at site "SLICE_X38Y43"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_142[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_142[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_142[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_142[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_143[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[28][7]_i_2" located at site "SLICE_X37Y48"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_143[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_143[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_143[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_143[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_144[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[29][7]_i_2" located at site "SLICE_X39Y44"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_144[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_144[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_144[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_144[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_145[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[30][7]_i_2" located at site "SLICE_X40Y43"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_145[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_145[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_145[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_145[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_146[0]" driven by instance "SingleCycleCPUBasys/ControlUnit/ram_reg[31][7]_i_2" located at site "SLICE_X38Y45"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_146[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_146[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_146[0]"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/ControlUnit/nextPC_reg[7]_146[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "SingleCycleCPUBasys/InsMEM/nextPC_reg[7]_7" driven by instance "SingleCycleCPUBasys/InsMEM/ExtSel_reg_i_2" located at site "SLICE_X55Y39"
#startgroup
create_pblock {CLKAG_SingleCycleCPUBasys/InsMEM/nextPC_reg[7]_7}
add_cells_to_pblock [get_pblocks  {CLKAG_SingleCycleCPUBasys/InsMEM/nextPC_reg[7]_7}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SingleCycleCPUBasys/InsMEM/nextPC_reg[7]_7"}]]]
resize_pblock [get_pblocks {CLKAG_SingleCycleCPUBasys/InsMEM/nextPC_reg[7]_7}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clock_100Mhz_IBUF_BUFG" driven by instance "clock_100Mhz_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_clock_100Mhz_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clock_100Mhz_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_100Mhz_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clock_100Mhz_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
