

================================================================
== Vitis HLS Report for 'histogram_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Tue Mar 22 23:34:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        histogram_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.117 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |       21|       21|         4|          2|          1|    10|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     83|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    119|    -|
|Register         |        -|    -|     107|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     107|    202|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_192_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln7_fu_136_p2    |         +|   0|  0|  13|           4|           1|
    |ap_condition_147     |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_160_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln7_fu_130_p2   |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  83|          74|          41|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |acc_fu_54                    |  14|          3|   32|         96|
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_acc_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1         |   9|          2|    4|          8|
    |hist_address0                |  14|          3|    4|         12|
    |i_fu_50                      |   9|          2|    4|          8|
    |old_1_fu_46                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 119|         26|  144|        357|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc_fu_54                    |  32|   0|   32|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_50                      |   4|   0|    4|          0|
    |icmp_ln10_reg_245            |   1|   0|    1|          0|
    |icmp_ln7_reg_231             |   1|   0|    1|          0|
    |old_1_fu_46                  |  32|   0|   32|          0|
    |old_3_reg_240                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 107|   0|  107|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_7_1|  return value|
|old               |   in|   32|     ap_none|                                old|        scalar|
|in_r_address0     |  out|    4|   ap_memory|                               in_r|         array|
|in_r_ce0          |  out|    1|   ap_memory|                               in_r|         array|
|in_r_q0           |   in|   32|   ap_memory|                               in_r|         array|
|hist_address0     |  out|    4|   ap_memory|                               hist|         array|
|hist_ce0          |  out|    1|   ap_memory|                               hist|         array|
|hist_we0          |  out|    1|   ap_memory|                               hist|         array|
|hist_d0           |  out|   32|   ap_memory|                               hist|         array|
|hist_q0           |   in|   32|   ap_memory|                               hist|         array|
|old_1_out         |  out|    4|      ap_vld|                          old_1_out|       pointer|
|old_1_out_ap_vld  |  out|    1|      ap_vld|                          old_1_out|       pointer|
|acc_out           |  out|   32|      ap_vld|                            acc_out|       pointer|
|acc_out_ap_vld    |  out|    1|      ap_vld|                            acc_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------+--------------+

