# Copyright (c) PyPTO Contributors.
# This program is free software, you can redistribute it and/or modify it under the terms and conditions of
# CANN Open Software License Agreement Version 2.0 (the "License").
# Please refer to the License for details. You may not use this file except in compliance with the License.
# THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
# INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
# See LICENSE in the root of the software repository for the full text of the License.
# -----------------------------------------------------------------------------------------------------------
"""Worker — unified factory for all hierarchy levels.

Callable identity is a ``cid`` (int), allocated exclusively by
``Worker.register(callable)``. ``Worker.run`` and the orchestrator's
``submit_next_level`` / ``submit_sub`` all take this cid — never the raw
``ChipCallable`` / Python function. L≥3 ``register()`` must run **before**
``init()`` so forked chip / sub children inherit the registry via COW.

Usage::

    # L2: one NPU chip
    w = Worker(level=2, device_id=8, platform="a2a3", runtime="tensormap_and_ringbuffer")
    w.init()
    chip_cid = w.register(chip_callable)            # L2 may register pre or post init()
    w.run(chip_cid, chip_args, config)
    w.close()

    # L3: multiple chips + SubWorkers, auto-discovery in init()
    w = Worker(level=3, device_ids=[8, 9], num_sub_workers=2,
               platform="a2a3", runtime="tensormap_and_ringbuffer")
    chip_cid = w.register(chip_callable)            # ChipCallable, before init()
    sub_cid  = w.register(lambda args: postprocess())  # Python sub, before init()
    w.init()

    def my_orch(orch, args, cfg):
        r = orch.submit_next_level(chip_cid, chip_args_ptr, cfg)
        orch.submit_sub(sub_cid, sub_args)

    w.run(my_orch, my_args, my_config)
    w.close()

    # L4: recursive composition — L3 Workers as children
    l3 = Worker(level=3, device_ids=[8, 9], num_sub_workers=1,
                platform="a2a3", runtime="tensormap_and_ringbuffer")
    w4 = Worker(level=4, num_sub_workers=1)
    l3_cid = w4.register(my_l3_orch)
    verify_cid = w4.register(lambda: verify())
    w4.add_worker(l3)
    w4.init()

    def my_l4_orch(orch, args, config):
        orch.submit_next_level(l3_cid, chip_args, config)
        orch.submit_sub(verify_cid)

    w4.run(Task(orch=my_l4_orch))
    w4.close()
"""

import ctypes
import os
import signal
import struct
import sys
import threading
import time
import traceback
from multiprocessing.shared_memory import SharedMemory
from typing import Any, Optional

from _task_interface import (  # pyright: ignore[reportMissingImports]
    CHIP_BOOTSTRAP_MAILBOX_SIZE,
    MAX_REGISTERED_CALLABLE_IDS,
    ChipBootstrapChannel,
    ChipBootstrapMailboxState,
    _mailbox_load_i32,
    _mailbox_store_i32,
    read_args_from_blob,
)

from . import _log as _simpler_log
from .orchestrator import Orchestrator
from .task_interface import (
    MAILBOX_ERROR_MSG_SIZE,
    MAILBOX_OFF_ERROR_MSG,
    MAILBOX_SIZE,
    CallConfig,
    ChipBootstrapConfig,
    ChipCallable,
    ChipContext,
    ChipWorker,
    TaskArgs,
    _Worker,
)

# Upper bound on how long the parent waits for every chip's bootstrap mailbox
# to leave IDLE.  Well above a realistic HCCL init (seconds) but short enough
# that a hung child fails the suite instead of the CI job timing out.
_BOOTSTRAP_WAIT_TIMEOUT_S = 120.0
_BOOTSTRAP_POLL_INTERVAL_S = 0.001


# ---------------------------------------------------------------------------
# Unified mailbox layout (must match worker_manager.h MAILBOX_OFF_*)
# ---------------------------------------------------------------------------
#
# One layout for both NEXT_LEVEL (chip) and SUB workers. SUB children
# read `callable` as a uint64 encoding the callable_id and decode the
# args_blob region to pass TaskArgs to the registered callable.

_OFF_STATE = 0
_OFF_ERROR = 4
_OFF_CALLABLE = 8
_OFF_CONFIG = 16
# Packed CallConfig wire layout — must match call_config.h byte for byte:
# 6 int32 (block_dim, aicpu_thread_num, enable_l2_swimlane, enable_dump_tensor,
# enable_pmu, enable_dep_gen) + 1024-byte NUL-terminated output_prefix. Log
# config travels separately via ChipWorker.init(log_level, log_info_v) — not
# on per-task wire.
_CFG_FMT = struct.Struct("=iiiiii1024s")
# Args region starts after CONFIG, rounded up to 8 bytes so the first
# ContinuousTensor.data (uint64_t at OFF_ARGS+8) is 8-byte aligned, avoiding
# SIGBUS on strict-alignment platforms (aarch64 atomics, some ARM cores).
_OFF_ARGS = (_OFF_CONFIG + _CFG_FMT.size + 7) & ~7
assert _OFF_ARGS % 8 == 0, "_OFF_ARGS must be 8-aligned for ContinuousTensor.data"
# MAILBOX_ARGS_CAPACITY mirrors the C++ constexpr in worker_manager.h so the
# Python reader can bounds-check incoming args blobs. Source-of-truth for the
# constants on the right is the nanobind binding (cannot drift).
_MAILBOX_ARGS_CAPACITY = MAILBOX_SIZE - _OFF_ARGS - MAILBOX_ERROR_MSG_SIZE
# MAILBOX_OFF_ERROR_MSG / MAILBOX_ERROR_MSG_SIZE come from the C++
# nanobind module so the two sides cannot drift.

_IDLE = 0
_TASK_READY = 1
_TASK_DONE = 2
_SHUTDOWN = 3
_CONTROL_REQUEST = 4
_CONTROL_DONE = 5

# Control sub-commands (written at _OFF_CALLABLE as uint64)
_CTRL_MALLOC = 0
_CTRL_FREE = 1
_CTRL_COPY_TO = 2
_CTRL_COPY_FROM = 3
# Pre-warm a chip child for cid=arg0 by calling
# `prepare_callable(cid, registry[cid])` so the first run() does
# not pay the H2D upload cost.  Sent from the parent right after init()
# (or whenever a new ChipCallable cid is registered).
_CTRL_PREPARE = 4
# Dynamic post-init register of a ChipCallable. Parent stages the bytes
# in a per-register POSIX shm and writes (cid, shm_name) into the mailbox;
# the child mmaps the shm and calls prepare_callable_from_blob(cid, addr).
# See docs/callable-ipc-dynamic-register.md for the design.
_CTRL_REGISTER = 5
# Symmetric unregister: drop the cid from chip-child state so the AICPU
# orch_so_table_ slot can be reused. Payload is just the cid; no shm.
_CTRL_UNREGISTER = 6

# Reserved 32-byte region at the start of OFF_ARGS used by _CTRL_REGISTER to
# carry the NUL-terminated POSIX shm name. POSIX shm names on Linux are
# bounded well below this, but the on-wire field is fixed-width to keep
# the layout simple.
_CTRL_SHM_NAME_BYTES = 32

# Control args layout (reuses task mailbox fields when state == _CONTROL_*):
#   offset  8 (_OFF_CALLABLE):  uint64  sub-command
#   offset 16:                  uint64  arg0 (size for malloc; dev_ptr for free/copy)
#   offset 24:                  uint64  arg1 (host_ptr for copy)
#   offset 32:                  uint64  arg2 (nbytes for copy)
#   offset 40:                  uint64  result (returned ptr from malloc)
_CTRL_OFF_ARG0 = 16
_CTRL_OFF_ARG1 = 24
_CTRL_OFF_ARG2 = 32
_CTRL_OFF_RESULT = 40


def _mailbox_addr(shm: SharedMemory) -> int:
    buf = shm.buf
    assert buf is not None
    return ctypes.addressof(ctypes.c_char.from_buffer(buf))


def _buffer_field_addr(buf, offset: int) -> int:
    """Absolute address of a field inside a shared-memory buffer.

    Used to feed `_mailbox_load_i32` / `_mailbox_store_i32`, which operate on
    raw pointers so the acquire/release semantics match the C++ side
    (worker_manager.cpp::read_mailbox_state / write_mailbox_state).
    """
    return ctypes.addressof(ctypes.c_char.from_buffer(buf)) + offset


def _write_error(buf, code: int, msg: str = "") -> None:
    """Write an (error code, message) tuple into the mailbox error region.

    The message is UTF-8-encoded and truncated to ``MAILBOX_ERROR_MSG_SIZE - 1``
    bytes so a NUL terminator always fits — the C++ reader assumes
    NUL-terminated content. On success (code=0) callers may pass an empty
    message; the region is zero-padded.
    """
    struct.pack_into("i", buf, _OFF_ERROR, code)
    encoded = msg.encode("utf-8", "replace")
    n = min(len(encoded), MAILBOX_ERROR_MSG_SIZE - 1)
    start = MAILBOX_OFF_ERROR_MSG
    buf[start : start + n] = encoded[:n]
    # Zero-pad the remaining bytes so stale content from a previous dispatch
    # never leaks into the current error report.
    buf[start + n : start + MAILBOX_ERROR_MSG_SIZE] = b"\x00" * (MAILBOX_ERROR_MSG_SIZE - n)


def _read_error_msg(buf) -> str:
    """Read the mailbox error message, trimming at the first NUL."""
    raw = bytes(buf[MAILBOX_OFF_ERROR_MSG : MAILBOX_OFF_ERROR_MSG + MAILBOX_ERROR_MSG_SIZE])
    nul = raw.find(b"\x00")
    if nul >= 0:
        raw = raw[:nul]
    return raw.decode("utf-8", "replace")


def _format_exc(prefix: str, exc: BaseException) -> str:
    return f"{prefix}: {type(exc).__name__}: {exc}"


def _read_args_from_mailbox(buf) -> TaskArgs:
    """Decode the TaskArgs blob written by C++ write_blob from the mailbox.

    Used by the Python-targeted child loops (sub_worker, nested L4+ child)
    where the destination of `args` is a Python callable that needs a
    typed TaskArgs object.  The chip-child loops that immediately forward
    to C++ run use the zero-copy `run_prepared_from_blob` path
    instead — see those loops for the matching comment.

    Delegates to the nanobind helper so the ContinuousTensor layout is
    parsed by C++ `read_blob` (single source of truth) instead of being
    reimplemented in Python.  The Python re-implementation that lived
    here previously dropped the `child_memory` byte (offset 33), which
    silently broke any tensor carrying a chip-owned device pointer
    (HCCL window slots etc.) — now structurally impossible.
    """
    mailbox_addr = ctypes.addressof(ctypes.c_char.from_buffer(buf))
    return read_args_from_blob(mailbox_addr + _OFF_ARGS)


def _sub_worker_loop(buf, registry: dict) -> None:
    """Runs in forked child process. Reads unified mailbox layout.

    On success writes ``error=0`` and an empty message. On failure writes
    ``error=1`` and ``f"sub_worker: <ExcType>: <msg>"`` into the mailbox
    error-message region; the parent's ``WorkerThread::dispatch_process``
    rethrows it as ``std::runtime_error``.
    """
    state_addr = _buffer_field_addr(buf, _OFF_STATE)
    while True:
        state = _mailbox_load_i32(state_addr)
        if state == _TASK_READY:
            cid = struct.unpack_from("Q", buf, _OFF_CALLABLE)[0]
            fn = registry.get(int(cid))
            code = 0
            msg = ""
            if fn is None:
                code = 1
                msg = f"sub_worker: callable id {int(cid)} not registered"
            else:
                try:
                    args = _read_args_from_mailbox(buf)
                    fn(args)
                except Exception as e:  # noqa: BLE001
                    code = 1
                    msg = _format_exc("sub_worker", e)
            _write_error(buf, code, msg)
            _mailbox_store_i32(state_addr, _TASK_DONE)
        elif state == _SHUTDOWN:
            break


def _ensure_prepared(cw, registry, prepared, cid: int, *, lazy: bool, device_id: int) -> None:
    if cid in prepared:
        return
    callable_obj = registry.get(cid)
    if callable_obj is None:
        raise RuntimeError(f"chip_process dev={device_id}: cid {cid} not in registry")
    if lazy:
        # Reaching the lazy branch means _CTRL_PREPARE prewarm did not run
        # for this cid before the first TASK_READY; the child still does
        # the work, but the resulting H2D + dlopen cost lands on the
        # first task's latency.  Log so the gap is visible in stderr.
        sys.stderr.write(
            f"[chip_process pid={os.getpid()} dev={device_id}] WARN: lazy-prepare cid={cid}; prewarm path missed it\n"
        )
        sys.stderr.flush()
    cw.prepare_callable(cid, callable_obj)
    prepared.add(cid)


def _run_chip_main_loop(  # noqa: PLR0912 -- TASK_READY + 6 control sub-commands + SHUTDOWN form the unified state machine; cannot collapse without obscuring dispatch
    cw: ChipWorker,
    buf: memoryview,
    mailbox_addr: int,
    state_addr: int,
    device_id: int,
    registry: dict,
    *,
    on_task_done_success=None,
) -> None:
    """Unified TASK_READY / CONTROL_REQUEST / SHUTDOWN state machine.

    Used by both ``_chip_process_loop`` (no extra side effects on task
    success) and ``_chip_process_loop_with_bootstrap`` (flushes
    ``store_to_host`` buffers before publishing TASK_DONE).

    `on_task_done_success`, if provided, is invoked after a successful
    ``run_prepared_from_blob`` and before publishing TASK_DONE. It must
    return ``(code, msg)`` — typically ``(0, "")`` on success, or an
    error tuple if the hook itself failed (e.g. D2H staging error).
    Returning a non-zero code overrides the kernel's success.

    Per-callable_id dispatch: TASK_READY carries a cid in OFF_CALLABLE;
    the child looks the cid up in the COW-inherited Python ``registry``
    to get the ChipCallable, calls ``cw.prepare_callable(cid, callable)``
    once, then ``cw.run(cid, args, cfg)``. ``_CTRL_PREPARE`` is
    the explicit pre-warm path (parent pushes after init() to amortise
    the first H2D upload); TASK_READY also lazy-prepares as a safety net.
    """
    prepared: set[int] = set()
    while True:
        state = _mailbox_load_i32(state_addr)
        if state == _TASK_READY:
            cid = int(struct.unpack_from("Q", buf, _OFF_CALLABLE)[0]) & 0xFFFFFFFF
            cfg = _read_config_from_mailbox(buf)

            code = 0
            msg = ""
            try:
                _ensure_prepared(cw, registry, prepared, cid, lazy=True, device_id=device_id)
                # Hand the mailbox bytes straight to C++ (zero-copy zero-decode):
                # the blob layout is what `write_blob` already wrote, so re-parsing
                # it in Python is N×40B of avoidable work and a permanent
                # opportunity to drop a field.  C++ reinterpret_cast<ChipStorageTaskArgs*>
                # is the source of truth.
                cw._impl.run_prepared_from_blob(cid, mailbox_addr + _OFF_ARGS, _MAILBOX_ARGS_CAPACITY, cfg)
            except Exception as e:  # noqa: BLE001
                code = 1
                msg = _format_exc(f"chip_process dev={device_id}", e)

            # On a successful kernel run, give the caller a chance to do
            # post-run work (e.g. store_to_host D2H staging) before the
            # parent sees TASK_DONE. The kernel's failure path skips the
            # hook because the device output region is undefined and
            # staging garbage would mask the real error in post-mortems.
            if code == 0 and on_task_done_success is not None:
                code, msg = on_task_done_success()

            _write_error(buf, code, msg)
            _mailbox_store_i32(state_addr, _TASK_DONE)
        elif state == _CONTROL_REQUEST:
            sub_cmd = struct.unpack_from("Q", buf, _OFF_CALLABLE)[0]
            code = 0
            msg = ""
            try:
                if sub_cmd == _CTRL_MALLOC:
                    size = struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]
                    ptr = cw.malloc(size)
                    struct.pack_into("Q", buf, _CTRL_OFF_RESULT, ptr)
                elif sub_cmd == _CTRL_FREE:
                    ptr = struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]
                    cw.free(ptr)
                elif sub_cmd == _CTRL_COPY_TO:
                    dst = struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]
                    src = struct.unpack_from("Q", buf, _CTRL_OFF_ARG1)[0]
                    n = struct.unpack_from("Q", buf, _CTRL_OFF_ARG2)[0]
                    cw.copy_to(dst, src, n)
                elif sub_cmd == _CTRL_COPY_FROM:
                    dst = struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]
                    src = struct.unpack_from("Q", buf, _CTRL_OFF_ARG1)[0]
                    n = struct.unpack_from("Q", buf, _CTRL_OFF_ARG2)[0]
                    cw.copy_from(dst, src, n)
                elif sub_cmd == _CTRL_PREPARE:
                    cid = int(struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]) & 0xFFFFFFFF
                    _ensure_prepared(cw, registry, prepared, cid, lazy=False, device_id=device_id)
                elif sub_cmd == _CTRL_REGISTER:
                    cid = int(struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]) & 0xFFFFFFFF
                    if cid >= MAX_REGISTERED_CALLABLE_IDS:
                        raise RuntimeError(f"register cid={cid} chip={device_id}: cid out of range")
                    raw = bytes(buf[_OFF_ARGS : _OFF_ARGS + _CTRL_SHM_NAME_BYTES])
                    nul = raw.find(b"\x00")
                    shm_name = raw[: nul if nul >= 0 else _CTRL_SHM_NAME_BYTES].decode("utf-8", "replace")
                    # Self-heal when the parent thinks the cid slot is free but
                    # this child's local view still has it prepared — happens
                    # when a prior _CTRL_UNREGISTER failed before reaching
                    # prepared.discard, while the parent still popped its
                    # registry under best-effort semantics. Without this,
                    # register_prepared_callable would fail-fast on a slot the
                    # user was told is reusable. The `cid in prepared` gate
                    # keeps the happy path at zero added cost.
                    if int(cid) in prepared:
                        try:
                            cw.unregister_callable(int(cid))
                        except Exception:  # noqa: BLE001
                            pass
                        prepared.discard(int(cid))
                    shm = SharedMemory(name=shm_name)
                    try:
                        shm_buf = shm.buf
                        assert shm_buf is not None
                        addr = ctypes.addressof(ctypes.c_char.from_buffer(shm_buf))
                        cw._impl.prepare_callable_from_blob(int(cid), addr)
                    finally:
                        # Release the local mmap as soon as prepare returns;
                        # prepare_callable has already H2D-copied the bytes to
                        # device GM, so the child no longer needs the shm.
                        shm.close()
                    prepared.add(int(cid))
                elif sub_cmd == _CTRL_UNREGISTER:
                    cid = int(struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]) & 0xFFFFFFFF
                    cw.unregister_callable(int(cid))
                    # Drop from the prepared set so a future CTRL_REGISTER /
                    # CTRL_PREPARE for the same cid is treated as a fresh
                    # registration (re-runs the H2D upload / AICPU dlopen).
                    prepared.discard(int(cid))
            except Exception as e:  # noqa: BLE001
                code = 1
                if sub_cmd in (_CTRL_REGISTER, _CTRL_UNREGISTER):
                    # Docs §6 mandates `register cid=<N> chip=<id>: <reason>`
                    # so the parent can pinpoint failures across many chips.
                    op = "register" if sub_cmd == _CTRL_REGISTER else "unregister"
                    try:
                        cid_v = int(struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]) & 0xFFFFFFFF
                    except Exception:  # noqa: BLE001
                        cid_v = -1
                    msg = _format_exc(f"{op} cid={cid_v} chip={device_id}", e)
                else:
                    msg = _format_exc(f"chip_process dev={device_id} ctrl={int(sub_cmd)}", e)
            _write_error(buf, code, msg)
            _mailbox_store_i32(state_addr, _CONTROL_DONE)
        elif state == _SHUTDOWN:
            break


def _chip_process_loop(
    buf: memoryview,
    bins,
    device_id: int,
    registry: dict,
    log_level: int = 1,
    log_info_v: int = 5,
) -> None:
    """Runs in forked child process. Loads host_runtime.so in own address space.

    `log_level` / `log_info_v` are the parent's snapshot of the simpler logger
    (computed via `_log.get_current_config()`); the child cannot read the
    parent's logger after fork, so the values are passed explicitly.

    The main loop is delegated to ``_run_chip_main_loop`` — see its docstring
    for the TASK_READY / CONTROL_REQUEST / SHUTDOWN state machine.
    """
    import traceback as _tb  # noqa: PLC0415

    try:
        cw = ChipWorker()
        cw.init(device_id, bins, log_level=log_level, log_info_v=log_info_v)
    except Exception as e:
        _tb.print_exc()
        # Write the message so any parent reader that *does* inspect this
        # path sees the real cause. State handshake for this init-time
        # failure is broken — see KNOWN_ISSUES.md — and that is not part
        # of the L4 scope.
        _write_error(buf, 1, _format_exc(f"chip_process dev={device_id} init", e))
        return

    mailbox_addr = ctypes.addressof(ctypes.c_char.from_buffer(buf))
    state_addr = mailbox_addr + _OFF_STATE
    sys.stderr.write(f"[chip_process pid={os.getpid()} dev={device_id}] ready\n")
    sys.stderr.flush()

    try:
        _run_chip_main_loop(cw, buf, mailbox_addr, state_addr, device_id, registry)
    finally:
        cw.finalize()


def _chip_process_loop_with_bootstrap(
    buf: memoryview,
    bins,
    device_id: int,
    bootstrap_cfg: ChipBootstrapConfig,
    bootstrap_mailbox_addr: int,
    max_buffer_count: int,
    registry: dict,
    log_level: int = 1,
    log_info_v: int = 5,
) -> None:
    """Chip child variant that runs ``bootstrap_context`` before the main loop.

    The child constructs its own ``ChipBootstrapChannel`` wrapping the
    pre-fork shared-memory region, calls ``bootstrap_context`` (which
    publishes SUCCESS/ERROR on the channel), and on success enters the
    shared task / control polling loop. On any failure before the main
    loop starts, the channel has already been written by the callee and
    the function returns — the ``os._exit(0)`` in the fork branch reaps
    the process without an extra non-zero exit code that would confuse
    the parent's ``waitpid`` teardown.
    """
    channel = ChipBootstrapChannel(bootstrap_mailbox_addr, max_buffer_count)

    cw = ChipWorker()
    try:
        cw.init(device_id, bins, log_level=log_level, log_info_v=log_info_v)
    except Exception as e:  # noqa: BLE001
        traceback.print_exc()
        channel.write_error(1, f"{type(e).__name__}: chip_worker.init: {e}")
        return

    try:
        result = cw.bootstrap_context(device_id, bootstrap_cfg, channel=channel)
    except Exception:  # noqa: BLE001
        # bootstrap_context already wrote the error payload.  Release the
        # comm handle (if any) best-effort and return; finalize() is safe to
        # skip — the process is about to exit and the OS reclaims FDs.
        traceback.print_exc()
        try:
            cw.shutdown_bootstrap()
        except Exception:  # noqa: BLE001
            pass
        return

    # Build store_to_host mapping: (device_ptr, HostBufferStaging) for each
    # buffer with store_to_host=True.  Processed after every task completion
    # so the parent can read results from SharedMemory without a cross-fork
    # host-pointer copy_from (which is broken across processes).
    store_to_host: list[tuple[int, object]] = []
    for spec, ptr in zip(bootstrap_cfg.buffers, result.buffer_ptrs):
        if spec.store_to_host:
            store_to_host.append((ptr, bootstrap_cfg.output_staging(spec.name)))

    mailbox_addr = ctypes.addressof(ctypes.c_char.from_buffer(buf))
    state_addr = mailbox_addr + _OFF_STATE
    sys.stderr.write(f"[chip_process pid={os.getpid()} dev={device_id} bootstrap] ready\n")
    sys.stderr.flush()

    def flush_store_to_host() -> tuple[int, str]:
        # Runs *before* publishing TASK_DONE so the parent cannot observe
        # the mailbox transition (and start reading the output
        # SharedMemory) while the D2H DMA is still in flight.
        for dev_ptr, staging in store_to_host:
            # Skip zero-byte stagings up-front — mirrors the
            # load_from_host H2D path in task_interface.py and avoids a
            # spurious ValueError from ``ctypes.c_char.from_buffer`` on
            # an empty buffer.
            if staging.size == 0:
                continue
            try:
                shm = SharedMemory(name=staging.shm_name)
                try:
                    shm_buf = shm.buf
                    assert shm_buf is not None
                    host_ptr = ctypes.addressof(ctypes.c_char.from_buffer(shm_buf))
                    cw.copy_from(host_ptr, dev_ptr, staging.size)
                finally:
                    shm.close()
            except Exception as e:  # noqa: BLE001
                return 1, _format_exc(f"chip_process dev={device_id} store_to_host={staging.name!r}", e)
        return 0, ""

    try:
        _run_chip_main_loop(
            cw, buf, mailbox_addr, state_addr, device_id, registry, on_task_done_success=flush_store_to_host
        )
    finally:
        # Teardown contract: release the comm handle before finalize so HCCL
        # state is torn down in LIFO order; the channel shm the parent may
        # still reference is not touched here — only the parent unlinks it
        # once waitpid returns.
        try:
            cw.shutdown_bootstrap()
        finally:
            cw.finalize()


def _read_config_from_mailbox(buf: memoryview) -> "CallConfig":
    """Reconstruct a CallConfig from the unified mailbox layout."""
    block_dim, aicpu_tn, swl, dt, pmu, dep_gen, prefix_bytes = _CFG_FMT.unpack_from(buf, _OFF_CONFIG)
    cfg = CallConfig()
    cfg.block_dim = block_dim
    cfg.aicpu_thread_num = aicpu_tn
    cfg.enable_l2_swimlane = bool(swl)
    cfg.enable_dump_tensor = bool(dt)
    cfg.enable_pmu = pmu
    cfg.enable_dep_gen = bool(dep_gen)
    # NUL-terminated C string in a 1024-byte field.
    cfg.output_prefix = prefix_bytes.split(b"\x00", 1)[0].decode("utf-8")
    return cfg


def _child_worker_loop(
    buf: memoryview,
    registry: dict,
    inner_worker: "Worker",
) -> None:
    """Runs in forked child process. Any-level Worker as child of its parent.

    Polls the unified mailbox for (cid, config, args_blob). Looks up the
    orch function in the COW-inherited registry, then delegates to
    ``inner_worker.run(orch_fn, args, cfg)`` which opens its own scope,
    runs the orch function, and drains. Also services CONTROL_REQUEST
    so the L4 parent's dynamic register/unregister broadcasts cascade
    into the inner Worker (see docs section 7).
    """
    state_addr = _buffer_field_addr(buf, _OFF_STATE)
    while True:
        state = _mailbox_load_i32(state_addr)
        if state == _TASK_READY:
            cid = struct.unpack_from("Q", buf, _OFF_CALLABLE)[0]
            orch_fn = registry.get(int(cid))
            code = 0
            msg = ""
            if orch_fn is None:
                code = 1
                msg = f"child_worker: callable id {int(cid)} not registered"
            else:
                try:
                    args = _read_args_from_mailbox(buf)
                    cfg = _read_config_from_mailbox(buf)
                    inner_worker.run(orch_fn, args, cfg)
                except Exception as e:  # noqa: BLE001
                    code = 1
                    msg = _format_exc(f"child_worker level={inner_worker.level}", e)
            _write_error(buf, code, msg)
            _mailbox_store_i32(state_addr, _TASK_DONE)
        elif state == _CONTROL_REQUEST:
            sub_cmd = struct.unpack_from("Q", buf, _OFF_CALLABLE)[0]
            code = 0
            msg = ""
            try:
                if sub_cmd == _CTRL_REGISTER:
                    cid_val = int(struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]) & 0xFFFFFFFF
                    raw = bytes(buf[_OFF_ARGS : _OFF_ARGS + _CTRL_SHM_NAME_BYTES])
                    nul = raw.find(b"\x00")
                    shm_name = raw[: nul if nul >= 0 else _CTRL_SHM_NAME_BYTES].decode("utf-8", "replace")
                    shm = SharedMemory(name=shm_name)
                    try:
                        shm_buf = shm.buf
                        assert shm_buf is not None
                        callable_obj = ChipCallable.from_bytes(bytes(shm_buf[: shm.size]))
                    finally:
                        shm.close()
                    # Delegate to the inner Worker's register so its own
                    # _post_init_register handles broadcasting to its chip
                    # / next-level children (recursive cascade). Forcing
                    # cid_val onto the registry slot keeps the inner-side
                    # cid identical to the outer-side cid — both the L4
                    # scheduler and the L3 children index by the same int.
                    inner_worker._register_at(int(cid_val), callable_obj)
                elif sub_cmd == _CTRL_UNREGISTER:
                    cid_val = int(struct.unpack_from("Q", buf, _CTRL_OFF_ARG0)[0]) & 0xFFFFFFFF
                    inner_worker.unregister(int(cid_val))
            except Exception as e:  # noqa: BLE001
                code = 1
                op = (
                    "register"
                    if sub_cmd == _CTRL_REGISTER
                    else ("unregister" if sub_cmd == _CTRL_UNREGISTER else f"ctrl={int(sub_cmd)}")
                )
                msg = _format_exc(f"child_worker level={inner_worker.level} {op}", e)
            _write_error(buf, code, msg)
            _mailbox_store_i32(state_addr, _CONTROL_DONE)
        elif state == _SHUTDOWN:
            inner_worker.close()
            break


# ---------------------------------------------------------------------------
# Worker factory
# ---------------------------------------------------------------------------


class Worker:
    """Unified worker for all hierarchy levels.

    level=2: wraps the C++ ChipWorker (one NPU device).
    level=3: wraps the C++ Worker composite with ChipWorker×N + SubWorker×M,
             auto-created in init() from device_ids and num_sub_workers.
    level=4+: wraps the C++ Worker composite with Worker(level-1)×N as
              NEXT_LEVEL children + SubWorker×M. Children are added via
              add_worker() before init().
    """

    def __init__(
        self,
        level: int,
        chip_bootstrap_configs: Optional[list[ChipBootstrapConfig]] = None,
        **config,
    ) -> None:
        self.level = level
        self._config = config
        self._callable_registry: dict[int, Any] = {}
        self._initialized = False

        # Narrow lock around `_callable_registry` mutation so concurrent
        # register / unregister calls don't trip CPython's non-atomic
        # len()+assign. The wire-level concurrency (Python control ↔ C++
        # dispatch) is now handled at the C++ boundary via mailbox_mu_, so
        # no quiescent-state guard is needed.
        self._registry_lock = threading.Lock()

        # Level-2 internals
        self._chip_worker: Optional[ChipWorker] = None

        # Level-3+ internals
        self._worker: Optional[_Worker] = None
        self._orch: Optional[Orchestrator] = None
        self._chip_shms: list[SharedMemory] = []
        self._chip_pids: list[int] = []
        self._sub_shms: list[SharedMemory] = []
        self._sub_pids: list[int] = []

        # L4+ next-level Worker children (added via add_worker before init)
        self._next_level_workers: list[Worker] = []
        self._next_level_shms: list[SharedMemory] = []
        self._next_level_pids: list[int] = []

        # Per-chip bootstrap: one `ChipBootstrapConfig` per device_id plus a
        # matching shared-memory mailbox the child publishes its
        # `ChipBootstrapResult` into.  The `ChipContext` list is populated by
        # `_start_hierarchical` once every chip reports SUCCESS.
        if chip_bootstrap_configs is not None:
            if level < 3:
                raise ValueError(f"chip_bootstrap_configs requires level >= 3 (got level={level})")
            device_ids = config.get("device_ids", [])
            if len(chip_bootstrap_configs) != len(device_ids):
                raise ValueError(
                    f"chip_bootstrap_configs length ({len(chip_bootstrap_configs)}) "
                    f"must equal device_ids length ({len(device_ids)})"
                )
        self._chip_bootstrap_configs: Optional[list[ChipBootstrapConfig]] = chip_bootstrap_configs
        self._bootstrap_shms: list[SharedMemory] = []
        self._chip_contexts: list[ChipContext] = []

    # ------------------------------------------------------------------
    # Callable registration (before init)
    # ------------------------------------------------------------------

    def register(self, target) -> int:
        """Register a callable. Returns the cid passed to ``run`` / ``submit_*``.

        A unified id space serves Python functions (sub fn / orch fn) and
        ``ChipCallable`` instances at every level. L2 returns a cid the
        user passes to ``Worker.run(cid, args, cfg)``; L3+ returns a cid
        the orch function passes to ``orch.submit_next_level(cid, …)`` /
        ``orch.submit_sub(cid, …)``.

        Timing constraints:
          - L3+: Python callables (sub fn / orch fn) must be registered
            **before** ``init()`` so the COW-inherited registry is visible to
            forked chip / sub children. ChipCallables may be registered either
            before init (pre-warmed via ``_CTRL_PREPARE`` during ``init()``)
            or after init (broadcast to chip children via
            ``_Worker.broadcast_register_all``; see
            docs/callable-ipc-dynamic-register.md). Post-init register at
            L3+ is ChipCallable-only.
          - L2: may be called either before or after ``init()`` (no fork,
            no COW constraint).  When called post-init, ChipCallables are
            prepared on the device immediately; pre-init registrations are
            batched and prepared at the end of ``init()``.
        """
        with self._registry_lock:
            if self.level >= 3 and self._initialized and not isinstance(target, ChipCallable):
                # L3+ post-init: only ChipCallable can cross the process
                # boundary. Python callables (sub fn / orch fn) must be
                # registered before init() so forked children inherit them.
                raise NotImplementedError(
                    "Worker.register() at level >= 3 must be called before init() "
                    "for non-ChipCallable targets; only ChipCallable is supported "
                    "post-init (see docs/callable-ipc-dynamic-register.md)"
                )
            cid = self._allocate_cid()
            self._callable_registry[cid] = target

            # L3+ post-init ChipCallable: broadcast to chip / next-level
            # children via C++. Done inside the registry lock so a concurrent
            # register cannot allocate the same cid we are about to pop on
            # failure. Per-WorkerThread mailbox_mu_ already provides the C++
            # serialisation against in-flight dispatch.
            if self.level >= 3 and self._initialized and isinstance(target, ChipCallable):
                try:
                    self._post_init_register(cid, target)
                except Exception:
                    self._callable_registry.pop(cid, None)
                    raise
                return cid

            # L2 post-init: pre-warm immediately so the very first
            # `Worker.run(cid, …)` is a clean cache hit.
            if self.level == 2 and self._initialized and isinstance(target, ChipCallable):
                assert self._chip_worker is not None
                self._chip_worker.prepare_callable(cid, target)
            return cid

    def _allocate_cid(self) -> int:
        """Return the smallest unused cid in [0, MAX_REGISTERED_CALLABLE_IDS).

        Caller must hold ``_registry_lock``. Walks the integers in order so
        an ``unregister(K)`` followed by a fresh ``register`` reuses K
        instead of colliding with an existing entry — ``len(registry)``
        would silently overwrite the next gap-after-the-hole.
        """
        for i in range(MAX_REGISTERED_CALLABLE_IDS):
            if i not in self._callable_registry:
                return i
        # The AICPU side keeps a fixed-size orch_so_table_ keyed by cid;
        # raise here so the failure surfaces at register-time with a
        # protocol-aware message, not later from
        # DeviceRunner::register_prepared_callable with a generic
        # "out of range" log.
        raise RuntimeError(
            "Worker.register: cid space exhausted "
            f"(MAX_REGISTERED_CALLABLE_IDS={MAX_REGISTERED_CALLABLE_IDS}); "
            "unregister unused callables before registering more"
        )

    def _register_at(self, cid: int, target: ChipCallable) -> None:
        """Register *target* under a caller-specified *cid* (L4 cascade only).

        Used by ``_child_worker_loop`` when forwarding a CTRL_REGISTER from
        an L4 parent: the outer cid must match the inner cid so the L4
        scheduler's dispatch table and the inner worker's registry agree
        on a single integer key. Plain ``register`` allocates the next
        free slot and is therefore unsuitable here.
        """
        with self._registry_lock:
            if cid in self._callable_registry:
                raise RuntimeError(f"_register_at: cid={cid} already occupied")
            if not isinstance(target, ChipCallable):
                raise TypeError("_register_at: target must be a ChipCallable")
            self._callable_registry[cid] = target
            if self.level >= 3 and self._initialized:
                try:
                    self._post_init_register(cid, target)
                except Exception:
                    self._callable_registry.pop(cid, None)
                    raise

    def _post_init_register(self, cid: int, target: ChipCallable) -> None:
        """Broadcast a new ChipCallable to every NEXT_LEVEL child via C++.

        Delegates the entire shm-staging + per-child mailbox handshake to
        ``_Worker.broadcast_register_all``, which holds per-WorkerThread
        ``mailbox_mu_`` so the broadcast serializes against any in-flight
        dispatch on each child mailbox. No Python lock required.
        """
        # Chip children are forked lazily on the first Worker.run() via
        # _start_hierarchical; before that point the chip mailboxes have
        # no reader and a CTRL_REGISTER broadcast would deadlock. In that
        # pre-fork window, just leave the cid in the parent's registry —
        # _start_hierarchical's prewarm loop will _CTRL_PREPARE it for
        # every chip child once they come up (the entry is CoW-inherited).
        if not getattr(self, "_hierarchical_started", False):
            return
        assert self._worker is not None
        self._worker.broadcast_register_all(int(cid), int(target.buffer_ptr()), int(target.buffer_size()))

    def unregister(self, cid: int) -> None:
        """Drop *cid* from the registry and propagate to chip children.

        Symmetric to ``Worker.register`` for the dynamic post-init path.
        The cid slot becomes reusable for the next ``register`` call — the
        only practical way to keep a long-running worker under the
        ``MAX_REGISTERED_CALLABLE_IDS`` ceiling when JIT or plugin code
        churns through callables.

        Failure semantics (docs section 8): unregister is best-effort.
        If any chip child reports an error, the parent **warns and still
        pops the registry entry** — orch_so_table_ on the AICPU side will
        be overwritten on cid reuse, and refusing to release a known-bad
        cid would just exhaust the slot space faster.

        Raises:
          KeyError: cid was never registered.
        """
        with self._registry_lock:
            if cid not in self._callable_registry:
                raise KeyError(f"Worker.unregister: cid={cid} not registered")
            if self.level >= 3 and self._initialized and getattr(self, "_hierarchical_started", False):
                self._broadcast_unregister(cid)
            elif self.level == 2 and self._initialized:
                assert self._chip_worker is not None
                self._chip_worker.unregister_callable(cid)
            # Drop the registry entry unconditionally — even if a chip child
            # reported an error, holding the slot would just waste cid budget.
            self._callable_registry.pop(cid, None)

    def _broadcast_unregister(self, cid: int) -> None:
        """Broadcast _CTRL_UNREGISTER via C++ to every NEXT_LEVEL child.

        Best-effort: any per-child errors are returned by C++ as a list of
        strings; we warn to stderr and let the caller still pop the registry.
        """
        assert self._worker is not None
        errors = self._worker.broadcast_unregister_all(int(cid))
        if errors:
            sys.stderr.write(
                f"Worker.unregister(cid={cid}): {len(errors)} chips reported errors "
                f"(continuing best-effort). First error: {errors[0]}\n"
            )
            sys.stderr.flush()

    def add_worker(self, worker: "Worker") -> None:
        """Add a lower-level Worker as a NEXT_LEVEL child. Must be called before init().

        The child Worker must NOT be init'd — init happens inside the forked
        child process (so the child's own children are forked in the right
        process tree).
        """
        if self.level < 4:
            raise RuntimeError("Worker.add_worker() requires level >= 4")
        if self._initialized:
            raise RuntimeError("Worker.add_worker() must be called before init()")
        if worker._initialized:
            raise RuntimeError("Child worker must not be initialized before add_worker()")
        self._next_level_workers.append(worker)

    # ------------------------------------------------------------------
    # init — auto-discovery
    # ------------------------------------------------------------------

    def init(self) -> None:
        if self._initialized:
            raise RuntimeError("Worker already initialized")

        if self.level == 2:
            self._init_level2()
        elif self.level >= 3:
            self._init_hierarchical()
            # When the caller passes chip_bootstrap_configs, bring up every
            # chip child *during* init — the parent must be able to consume
            # `worker.chip_contexts` before the first `run()`.  Any bootstrap
            # failure is surfaced as a RuntimeError; the helper does its own
            # best-effort teardown of partially-forked children and shms so
            # the caller does not need to call close().
            if self._chip_bootstrap_configs is not None:
                self._start_hierarchical()
        else:
            raise ValueError(f"Worker: level {self.level} not supported")

        self._initialized = True

    def _init_level2(self) -> None:
        from simpler_setup.runtime_builder import RuntimeBuilder  # noqa: PLC0415

        platform = self._config["platform"]
        runtime = self._config["runtime"]
        device_id = self._config.get("device_id", 0)

        builder = RuntimeBuilder(platform)
        binaries = builder.get_binaries(runtime, build=self._config.get("build", False))

        self._chip_worker = ChipWorker()
        self._chip_worker.init(device_id, binaries)

        # Pre-warm any registered ChipCallable so the first run(cid, …)
        # does not pay the H2D upload cost.
        assert self._chip_worker is not None
        for cid, target in self._callable_registry.items():
            if isinstance(target, ChipCallable):
                self._chip_worker.prepare_callable(cid, target)

    def _init_hierarchical(self) -> None:
        device_ids = self._config.get("device_ids", [])
        n_sub = self._config.get("num_sub_workers", 0)
        heap_ring_size = self._config.get("heap_ring_size", None)

        # 1. Allocate sub-worker mailboxes (unified layout, MAILBOX_SIZE each).
        for _ in range(n_sub):
            shm = SharedMemory(create=True, size=MAILBOX_SIZE)
            assert shm.buf is not None
            _mailbox_store_i32(_buffer_field_addr(shm.buf, _OFF_STATE), _IDLE)
            self._sub_shms.append(shm)

        # 2. Prepare chip-worker config (L3 only — L4+ has Worker children instead)
        if device_ids:
            from simpler_setup.runtime_builder import RuntimeBuilder  # noqa: PLC0415

            platform = self._config["platform"]
            runtime = self._config["runtime"]
            builder = RuntimeBuilder(platform)
            binaries = builder.get_binaries(runtime, build=self._config.get("build", False))

            # Stash the full RuntimeBinaries so forked chip children can
            # construct a ChipWorker with one call (`cw.init(device_id, bins)`)
            # instead of taking ~10 path strings via positional args.  Forked-child
            # invocation is `os.fork()` + direct function call, so no pickle
            # barrier — the bins object is just a Python value passed through.
            self._l3_bins = binaries

            # Allocate chip mailboxes (unified layout, MAILBOX_SIZE each).
            for _ in device_ids:
                shm = SharedMemory(create=True, size=MAILBOX_SIZE)
                assert shm.buf is not None
                _mailbox_store_i32(_buffer_field_addr(shm.buf, _OFF_STATE), _IDLE)
                self._chip_shms.append(shm)

        # 3. Allocate next-level Worker child mailboxes (L4+ only).
        for _ in self._next_level_workers:
            shm = SharedMemory(create=True, size=MAILBOX_SIZE)
            assert shm.buf is not None
            _mailbox_store_i32(_buffer_field_addr(shm.buf, _OFF_STATE), _IDLE)
            self._next_level_shms.append(shm)

        # 3b. Allocate per-chip bootstrap mailboxes (one per device_id).  Must
        # live in shared memory so the forked child's `ChipBootstrapChannel`
        # and the parent's read-side view see the same region.  SharedMemory
        # zero-fills on create, which is IDLE (=0) for ChipBootstrapMailboxState,
        # so no explicit state reset is required.
        if self._chip_bootstrap_configs is not None:
            for _ in self._chip_bootstrap_configs:
                shm = SharedMemory(create=True, size=CHIP_BOOTSTRAP_MAILBOX_SIZE)
                self._bootstrap_shms.append(shm)

        # 4. Construct the _Worker *before* fork so the HeapRing mmap
        #    (taken in the C++ ctor) is inherited by every child process at
        #    the same virtual address. No C++ thread is spawned here; the
        #    scheduler + WorkerThreads start in init(), after forks.
        if heap_ring_size is None:
            self._worker = _Worker(self.level)
        else:
            self._worker = _Worker(self.level, int(heap_ring_size))

        self._hierarchical_started = False

    def _start_hierarchical(self) -> None:  # noqa: PLR0912 -- three parallel fork loops (sub/chip/next) + bootstrap wait + scheduler register/init; branches track the fork order documented in the body
        """Fork child processes and start C++ scheduler. Called on first run()."""
        if self._hierarchical_started:
            return
        self._hierarchical_started = True

        device_ids = self._config.get("device_ids", [])
        n_sub = self._config.get("num_sub_workers", 0)

        # Fork SubWorker processes (MUST be before any C++ threads)
        registry = self._callable_registry
        for i in range(n_sub):
            pid = os.fork()
            if pid == 0:
                buf = self._sub_shms[i].buf
                assert buf is not None
                _sub_worker_loop(buf, registry)
                os._exit(0)
            else:
                self._sub_pids.append(pid)

        # Fork ChipWorker processes (L3 with device_ids).  When
        # chip_bootstrap_configs is provided the child runs a variant loop
        # that publishes `bootstrap_context` on a dedicated mailbox *before*
        # entering the normal task/control loop.
        bootstrap_configs = self._chip_bootstrap_configs
        use_bootstrap = bootstrap_configs is not None
        # Snapshot the simpler logger config now, in the parent. After fork the
        # child cannot read this same logger state across the process boundary,
        # so the values must be passed explicitly to the child loop.
        chip_log_level, chip_log_info_v = _simpler_log.get_current_config()
        if device_ids:
            for idx, dev_id in enumerate(device_ids):
                pid = os.fork()
                if pid == 0:
                    buf = self._chip_shms[idx].buf
                    assert buf is not None
                    if bootstrap_configs is not None:
                        bootstrap_cfg = bootstrap_configs[idx]
                        max_buffer_count = len(bootstrap_cfg.buffers)
                        bootstrap_buf = self._bootstrap_shms[idx].buf
                        assert bootstrap_buf is not None
                        bootstrap_addr = ctypes.addressof(ctypes.c_char.from_buffer(bootstrap_buf))
                        _chip_process_loop_with_bootstrap(
                            buf,
                            self._l3_bins,
                            dev_id,
                            bootstrap_cfg,
                            bootstrap_addr,
                            max_buffer_count,
                            registry,
                            chip_log_level,
                            chip_log_info_v,
                        )
                    else:
                        _chip_process_loop(
                            buf,
                            self._l3_bins,
                            dev_id,
                            registry,
                            chip_log_level,
                            chip_log_info_v,
                        )
                    os._exit(0)
                else:
                    self._chip_pids.append(pid)

        # Fork next-level Worker children (L4+ with Worker children).
        # Each child process: init the inner Worker (which mmaps its own
        # HeapRing and allocates its own child mailboxes), then enter
        # _child_worker_loop. The inner Worker's own children are forked
        # lazily on first run() inside _child_worker_loop, so the process
        # tree nests correctly: L4 → L3 child → L3's chip/sub children.
        for idx, inner_worker in enumerate(self._next_level_workers):
            pid = os.fork()
            if pid == 0:
                buf = self._next_level_shms[idx].buf
                assert buf is not None
                inner_worker.init()
                _child_worker_loop(buf, registry, inner_worker)
                os._exit(0)
            else:
                self._next_level_pids.append(pid)

        # When chip_bootstrap_configs was provided, block here until every
        # chip child publishes its result on its bootstrap mailbox.  We wait
        # *before* registering the chip mailboxes with the scheduler so a
        # failed bring-up never reaches `dw.init()`; the abort path below
        # SIGKILLs every forked child and unlinks every shm so init() can
        # raise cleanly without leaking state.
        if use_bootstrap:
            try:
                self._wait_for_bootstrap()
            except BaseException:
                self._abort_hierarchical()
                raise

        # _Worker was constructed in _init_hierarchical (pre-fork) so
        # children inherit the HeapRing MAP_SHARED mmap. Register PROCESS-mode
        # workers via the unified mailbox.
        dw = self._worker
        assert dw is not None

        # Register chip workers as NEXT_LEVEL (L3)
        if device_ids:
            for shm in self._chip_shms:
                dw.add_next_level_worker(_mailbox_addr(shm))

        # Register Worker children as NEXT_LEVEL (L4+)
        for shm in self._next_level_shms:
            dw.add_next_level_worker(_mailbox_addr(shm))

        for shm in self._sub_shms:
            dw.add_sub_worker(_mailbox_addr(shm))

        # Start Scheduler + WorkerThreads (C++ threads start here, after fork)
        dw.init()

        self._orch = Orchestrator(dw.get_orchestrator())

        # Pre-warm every chip child: for each registered ChipCallable cid,
        # send `_CTRL_PREPARE` to all chip children so the first
        # `submit_next_level` does not pay the H2D upload cost.  Sub fns /
        # orch fns do not need pre-warming — the registry is already
        # COW-inherited.
        if device_ids:
            for cid, target in self._callable_registry.items():
                if isinstance(target, ChipCallable):
                    for worker_id in range(len(self._chip_shms)):
                        dw.control_prepare(worker_id, int(cid))

    # ------------------------------------------------------------------
    # Bootstrap plumbing
    # ------------------------------------------------------------------

    def _wait_for_bootstrap(self) -> None:
        """Block until every chip child has left IDLE on its bootstrap mailbox.

        Fails fast on the first ERROR — returning from this function only
        when *all* chips reached SUCCESS.  Times out after
        `_BOOTSTRAP_WAIT_TIMEOUT_S` to surface a hung child as a TimeoutError
        rather than blocking the CI job.  On success, populates
        `self._chip_contexts` with one `ChipContext` per chip.
        """
        assert self._chip_bootstrap_configs is not None
        device_ids = self._config.get("device_ids", [])
        assert len(self._bootstrap_shms) == len(device_ids) == len(self._chip_bootstrap_configs)

        channels: list[ChipBootstrapChannel] = []
        for shm, cfg in zip(self._bootstrap_shms, self._chip_bootstrap_configs):
            addr = _mailbox_addr(shm)
            channels.append(ChipBootstrapChannel(addr, max(len(cfg.buffers), 0)))

        pending = set(range(len(channels)))
        contexts: list[Optional[ChipContext]] = [None] * len(channels)
        deadline = time.monotonic() + _BOOTSTRAP_WAIT_TIMEOUT_S

        while pending:
            if time.monotonic() > deadline:
                raise TimeoutError(
                    f"bootstrap wait timed out after {_BOOTSTRAP_WAIT_TIMEOUT_S:.0f}s; "
                    f"pending chip indices: {sorted(pending)}"
                )
            for idx in list(pending):
                state = channels[idx].state
                if state == ChipBootstrapMailboxState.IDLE:
                    continue
                if state == ChipBootstrapMailboxState.ERROR:
                    raise RuntimeError(f"chip {idx} bootstrap failed: {channels[idx].error_message}")
                # SUCCESS — assemble the ChipContext from the published fields.
                cfg = self._chip_bootstrap_configs[idx]
                comm = cfg.comm
                rank = comm.rank if comm is not None else 0
                nranks = comm.nranks if comm is not None else 1
                ptrs = channels[idx].buffer_ptrs
                # zip() silently truncates on mismatch, which would hide a
                # child/parent buffer-count disagreement behind a short
                # ChipContext — verify explicitly so the caller sees the real
                # fault instead of a surprising missing key at orch time.
                if len(ptrs) != len(cfg.buffers):
                    raise RuntimeError(
                        f"chip {idx} bootstrap success but buffer count mismatch: "
                        f"expected {len(cfg.buffers)}, got {len(ptrs)}"
                    )
                buffer_ptrs = {spec.name: ptr for spec, ptr in zip(cfg.buffers, ptrs)}
                contexts[idx] = ChipContext(
                    device_id=device_ids[idx],
                    rank=rank,
                    nranks=nranks,
                    device_ctx=channels[idx].device_ctx,
                    local_window_base=channels[idx].local_window_base,
                    actual_window_size=channels[idx].actual_window_size,
                    buffer_ptrs=buffer_ptrs,
                )
                pending.discard(idx)
            if pending:
                time.sleep(_BOOTSTRAP_POLL_INTERVAL_S)

        self._chip_contexts = [c for c in contexts if c is not None]

    def _abort_hierarchical(self) -> None:
        """Tear down all forked children + shms after a bootstrap failure.

        Best-effort: SIGKILL every child we spawned, reap them, then close
        and unlink every mailbox.  Called only from the init() failure path,
        so `dw.init()` has not run and the C++ scheduler is not holding any
        mailbox references.
        """
        pids = list(self._chip_pids) + list(self._sub_pids) + list(self._next_level_pids)
        for pid in pids:
            try:
                os.kill(pid, signal.SIGKILL)
            except ProcessLookupError:
                pass
            except OSError:
                pass
        for pid in pids:
            try:
                os.waitpid(pid, 0)
            except ChildProcessError:
                pass

        for shm in self._sub_shms + self._chip_shms + self._next_level_shms + self._bootstrap_shms:
            try:
                shm.close()
            except Exception:  # noqa: BLE001
                pass
            try:
                shm.unlink()
            except FileNotFoundError:
                pass
            except Exception:  # noqa: BLE001
                pass

        # Release the pre-fork _Worker so a retry / close() won't double-free
        # the HeapRing mmap the C++ ctor grabbed.
        self._worker = None
        self._orch = None

        self._chip_pids.clear()
        self._sub_pids.clear()
        self._next_level_pids.clear()
        self._sub_shms.clear()
        self._chip_shms.clear()
        self._next_level_shms.clear()
        self._bootstrap_shms.clear()
        self._chip_contexts.clear()

    @property
    def chip_contexts(self) -> list[ChipContext]:
        """Per-chip bootstrap results, populated during `init()`.

        Raises ``RuntimeError`` when accessed before `init()` so an orch
        function that consumes this property in the wrong order fails
        loudly rather than seeing a misleading empty list.
        """
        if not self._initialized:
            raise RuntimeError("Worker.chip_contexts available only after init()")
        return list(self._chip_contexts)

    # ------------------------------------------------------------------
    # memory management — forward to C++ Orchestrator, which holds
    # per-WorkerThread mailbox_mu_ so these are safe to call concurrently
    # with in-flight dispatch on the same chip mailbox.
    # ------------------------------------------------------------------

    def _check_chip_worker_id(self, worker_id: int) -> None:
        """Range-check ``worker_id`` against the L3-level chip mailbox set.

        Memory ops are only meaningful at L3 (one chip worker per id).
        At L4+ ``_chip_shms`` is empty and ``next_level_threads_`` holds
        L3 worker children that don't service CTRL_MALLOC / FREE / COPY_*
        — without this guard, ``_Orchestrator.malloc(0)`` would dispatch
        to an L3 child mailbox, get a silent CONTROL_DONE from its
        loop's default branch, and return a garbage pointer.
        """
        if worker_id < 0 or worker_id >= len(self._chip_shms):
            raise IndexError(f"worker_id {worker_id} out of range (have {len(self._chip_shms)} chips)")

    def malloc(self, size: int, worker_id: int = 0) -> int:
        """Allocate memory on next-level chip worker *worker_id*. Returns a pointer."""
        if self.level == 2:
            assert self._chip_worker is not None
            return self._chip_worker.malloc(size)
        self._check_chip_worker_id(worker_id)
        assert self._orch is not None
        return self._orch._impl.malloc(worker_id, size)

    def free(self, ptr: int, worker_id: int = 0) -> None:
        """Free memory allocated by ``malloc()``."""
        if self.level == 2:
            assert self._chip_worker is not None
            self._chip_worker.free(ptr)
            return
        self._check_chip_worker_id(worker_id)
        assert self._orch is not None
        self._orch._impl.free(worker_id, ptr)

    def copy_to(self, dst: int, src: int, size: int, worker_id: int = 0) -> None:
        """Copy *size* bytes from host *src* to chip worker *dst*."""
        if self.level == 2:
            assert self._chip_worker is not None
            self._chip_worker.copy_to(dst, src, size)
            return
        self._check_chip_worker_id(worker_id)
        assert self._orch is not None
        self._orch._impl.copy_to(worker_id, dst, src, size)

    def copy_from(self, dst: int, src: int, size: int, worker_id: int = 0) -> None:
        """Copy *size* bytes from chip worker *src* to host *dst*."""
        if self.level == 2:
            assert self._chip_worker is not None
            self._chip_worker.copy_from(dst, src, size)
            return
        self._check_chip_worker_id(worker_id)
        assert self._orch is not None
        self._orch._impl.copy_from(worker_id, dst, src, size)

    # ------------------------------------------------------------------
    # run — uniform entry point
    # ------------------------------------------------------------------

    def run(self, callable, args=None, config=None) -> None:
        """Execute one task (L2) or one DAG (L3+) synchronously.

        Dispatch:
          - L2: ``callable`` is a cid returned by ``Worker.register(chip_callable)``.
            Routes to ``_chip_worker.run(cid, args, cfg)``.
          - L3+: ``callable`` is a Python orch fn invoked with the
            ``Orchestrator`` handle.

        ``args``  : TaskArgs (optional)
        ``config``: CallConfig (optional, default-constructed if None)
        """
        assert self._initialized, "Worker not initialized; call init() first"
        cfg = config if config is not None else CallConfig()

        if self.level == 2:
            assert self._chip_worker is not None
            self._chip_worker.run(int(callable), args, cfg)
        else:
            self._start_hierarchical()
            assert self._orch is not None
            assert self._worker is not None
            # Drop any error stashed by a previous run() so this call starts
            # clean. drain() rethrows on the way out; every successful run()
            # leaves the error slot empty, but an unrelated caller may have
            # poked it.
            self._orch._clear_error()
            self._orch._scope_begin()
            try:
                callable(self._orch, args, cfg)
            finally:
                # Always release scope refs and drain so ring slots aren't
                # stranded when the orch fn raises mid-DAG. drain() also
                # rethrows the first dispatch failure for this run — that
                # is how child-task exceptions surface to the caller of
                # Worker.run(). scope_end deliberately does NOT throw: if
                # it did, released refs would be incomplete and drain
                # would hang on in-flight tasks.
                self._orch._scope_end()
                self._orch._drain()

    def prepare_callable(self, callable_id: int, callable) -> None:
        """L2 only: pre-stage a callable under ``callable_id`` (see
        ``ChipWorker.prepare_callable``). Subsequent ``run`` skips
        per-run kernel/orch SO upload.
        """
        assert self._initialized, "Worker not initialized; call init() first"
        if self.level != 2:
            raise NotImplementedError("prepare_callable is L2-only")
        assert self._chip_worker is not None
        self._chip_worker.prepare_callable(callable_id, callable)

    def unregister_callable(self, callable_id: int) -> None:
        """L2 only: drop the prepared state for ``callable_id``.

        Releases the host-side share of the orch SO buffer (refcounted across
        cids that share identical SO bytes) and the host dlopen handle on
        host_build_graph variants. Kernel binaries stay resident until
        ``finalize`` — they are shared across callables by ``func_id``.

        AICPU-side dlopen state in ``orch_so_table_[callable_id]`` is **not**
        released by this call. It is reclaimed lazily when the cid is reused
        (the next register triggers ``dlclose`` + reload), or at process exit.
        Long-running processes that register / unregister cids without ever
        reusing them will hold the AICPU SO handle until shutdown.
        """
        assert self._initialized, "Worker not initialized; call init() first"
        if self.level != 2:
            raise NotImplementedError("unregister_callable is L2-only")
        assert self._chip_worker is not None
        self._chip_worker.unregister_callable(callable_id)

    @property
    def aicpu_dlopen_count(self) -> int:
        """L2 only: number of distinct callable_ids the AICPU has dlopened for.

        Used by tests to assert that ``register`` + repeated ``run(cid)`` calls
        do not retrigger the AICPU dlopen for an already-seen cid. Returns 0
        on non-L2 workers (no per-cid registration there).
        """
        if self.level != 2 or self._chip_worker is None:
            return 0
        return self._chip_worker.aicpu_dlopen_count

    @property
    def host_dlopen_count(self) -> int:
        """L2 only: number of host-side orch SO dlopens (hbg variants).

        Mirrors ``aicpu_dlopen_count`` for the host_build_graph path. Returns
        0 on non-L2 workers or device-orch variants (trb).
        """
        if self.level != 2 or self._chip_worker is None:
            return 0
        return self._chip_worker.host_dlopen_count

    def _run_as_child(self, cid: int, args, config) -> None:
        """Called from C++ _Worker::run when this Worker is a THREAD-mode child.

        Looks up the orch function from the callable registry and delegates
        to ``self.run(orch_fn, args, config)``.
        """
        orch_fn = self._callable_registry.get(cid)
        if orch_fn is None:
            raise KeyError(f"callable id {cid} not found in registry")
        self.run(orch_fn, args, config)

    # ------------------------------------------------------------------
    # close
    # ------------------------------------------------------------------

    def close(self) -> None:  # noqa: PLR0912 -- parallel teardown for _worker + sub/chip/next/bootstrap shms with ordering constraints documented inline
        if not self._initialized:
            return

        if self.level == 2:
            if self._chip_worker:
                self._chip_worker.finalize()
        else:
            if self._worker:
                self._worker.close()
                self._worker = None
                self._orch = None

            # Shutdown SubWorker processes: write SHUTDOWN to each mailbox,
            # then waitpid + free shm.
            for shm in self._sub_shms:
                buf = shm.buf
                assert buf is not None
                _mailbox_store_i32(_buffer_field_addr(buf, _OFF_STATE), _SHUTDOWN)
            for pid in self._sub_pids:
                os.waitpid(pid, 0)
            for shm in self._sub_shms:
                shm.close()
                shm.unlink()

            # Shutdown ChipWorker processes: same pattern.
            for shm in self._chip_shms:
                buf = shm.buf
                assert buf is not None
                _mailbox_store_i32(_buffer_field_addr(buf, _OFF_STATE), _SHUTDOWN)
            for pid in self._chip_pids:
                os.waitpid(pid, 0)
            for shm in self._chip_shms:
                shm.close()
                shm.unlink()

            # Shutdown next-level Worker children (L4+): SHUTDOWN triggers
            # _child_worker_loop to call inner_worker.close() before exiting.
            for shm in self._next_level_shms:
                buf = shm.buf
                assert buf is not None
                _mailbox_store_i32(_buffer_field_addr(buf, _OFF_STATE), _SHUTDOWN)
            for pid in self._next_level_pids:
                os.waitpid(pid, 0)
            for shm in self._next_level_shms:
                shm.close()
                shm.unlink()

            # Unlink the bootstrap mailboxes last — chip children touch their
            # `ChipBootstrapChannel` from inside `shutdown_bootstrap()` +
            # `finalize()`, which runs after they leave the main loop on
            # SHUTDOWN.  Waiting until every chip pid has been reaped above
            # guarantees no child is still reading from these shms.
            for shm in self._bootstrap_shms:
                try:
                    shm.close()
                except Exception:  # noqa: BLE001
                    pass
                try:
                    shm.unlink()
                except FileNotFoundError:
                    pass

            self._sub_shms.clear()
            self._sub_pids.clear()
            self._chip_shms.clear()
            self._chip_pids.clear()
            self._next_level_shms.clear()
            self._next_level_pids.clear()
            self._next_level_workers.clear()
            self._bootstrap_shms.clear()
            self._chip_contexts.clear()

        self._initialized = False

    def __enter__(self) -> "Worker":
        return self

    def __exit__(self, *_: Any) -> None:
        self.close()
