# do mp4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/rv32i_mux_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/rv32i_mux_types.sv 
# -- Compiling package pcmux
# -- Compiling package marmux
# -- Compiling package cmpmux
# -- Compiling package alumux
# -- Compiling package regfilemux
# 
# Top level modules:
# 	--none--
# End time: 11:46:35 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:46:35 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/pc_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/pc_reg.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 11:46:35 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/rv32i_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/rv32i_types.sv 
# -- Compiling package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# 
# Top level modules:
# 	--none--
# End time: 11:46:35 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/pipeline_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/pipeline_stage.sv 
# -- Compiling package pipeline_stage_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module pipeline_stage
# 
# Top level modules:
# 	pipeline_stage
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/control_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/control_rom.sv 
# -- Compiling package control_rom_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/cmp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/cmp.sv 
# -- Compiling package cmp_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module cmp
# 
# Top level modules:
# 	cmp
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hdl {/home/sphan5/Pied-Piper/CP1/hdl/mp4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hdl" /home/sphan5/Pied-Piper/CP1/hdl/mp4.sv 
# -- Compiling package mp4_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module mp4
# 
# Top level modules:
# 	mp4
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hvl {/home/sphan5/Pied-Piper/CP1/hvl/magic_dual_port.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hvl" /home/sphan5/Pied-Piper/CP1/hvl/magic_dual_port.sv 
# -- Compiling module magic_memory_dp
# 
# Top level modules:
# 	magic_memory_dp
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hvl {/home/sphan5/Pied-Piper/CP1/hvl/param_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hvl" /home/sphan5/Pied-Piper/CP1/hvl/param_memory.sv 
# -- Compiling module ParamMemory
# ** Warning: /home/sphan5/Pied-Piper/CP1/hvl/param_memory.sv(25): (vlog-2244) Variable 'iteration' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# 
# Top level modules:
# 	ParamMemory
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hvl {/home/sphan5/Pied-Piper/CP1/hvl/rvfi_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hvl" /home/sphan5/Pied-Piper/CP1/hvl/rvfi_itf.sv 
# -- Compiling interface rvfi_itf
# 
# Top level modules:
# 	--none--
# End time: 11:46:36 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sphan5/Pied-Piper/CP1/hvl {/home/sphan5/Pied-Piper/CP1/hvl/rvfimon.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Oct 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hvl" /home/sphan5/Pied-Piper/CP1/hvl/rvfimon.v 
# -- Compiling module riscv_formal_monitor_rv32imc
# -- Compiling module riscv_formal_monitor_rv32imc_rob
# -- Compiling module riscv_formal_monitor_rv32imc_isa_spec
# -- Compiling module riscv_formal_monitor_rv32imc_insn_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_auipc
# -- Compiling module riscv_formal_monitor_rv32imc_insn_beq
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bge
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bgeu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_blt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bne
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi16sp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi4spn
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_beqz
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_bnez
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_j
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_li
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_mv
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_swsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_div
# -- Compiling module riscv_formal_monitor_rv32imc_insn_divu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lbu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mul
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhsu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_ori
# -- Compiling module riscv_formal_monitor_rv32imc_insn_rem
# -- Compiling module riscv_formal_monitor_rv32imc_insn_remu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sll
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slti
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltiu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sra
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srl
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xori
# 
# Top level modules:
# 	riscv_formal_monitor_rv32imc
# End time: 11:46:37 on Oct 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hvl {/home/sphan5/Pied-Piper/CP1/hvl/shadow_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:37 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hvl" /home/sphan5/Pied-Piper/CP1/hvl/shadow_memory.sv 
# -- Compiling module shadow_memory
# 
# Top level modules:
# 	shadow_memory
# End time: 11:46:37 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hvl {/home/sphan5/Pied-Piper/CP1/hvl/source_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:37 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hvl" /home/sphan5/Pied-Piper/CP1/hvl/source_tb.sv 
# -- Compiling interface tb_itf
# -- Compiling module source_tb
# 
# Top level modules:
# 	source_tb
# End time: 11:46:37 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hvl {/home/sphan5/Pied-Piper/CP1/hvl/tb_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:37 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hvl" /home/sphan5/Pied-Piper/CP1/hvl/tb_itf.sv 
# -- Compiling interface tb_itf
# 
# Top level modules:
# 	--none--
# End time: 11:46:37 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sphan5/Pied-Piper/CP1/hvl {/home/sphan5/Pied-Piper/CP1/hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:37 on Oct 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sphan5/Pied-Piper/CP1/hvl" /home/sphan5/Pied-Piper/CP1/hvl/top.sv 
# -- Compiling module mp4_tb
# 
# Top level modules:
# 	mp4_tb
# End time: 11:46:37 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  mp4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" mp4_tb 
# Start time: 11:46:37 on Oct 26,2021
# Loading sv_std.std
# Loading work.mp4_tb
# Loading work.tb_itf
# Loading work.rvfi_itf
# Loading work.source_tb
# Loading work.regfilemux
# Loading work.alumux
# Loading work.cmpmux
# Loading work.marmux
# Loading work.pcmux
# Loading work.rv32i_types
# Loading work.mp4_sv_unit
# Loading work.mp4
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.control_rom_sv_unit
# Loading work.control_rom
# Loading work.pc_register
# Loading work.pipeline_stage_sv_unit
# Loading work.pipeline_stage
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.cmp_sv_unit
# Loading work.cmp
# Loading work.magic_memory_dp
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Compilation Successful
add wave -position end  sim:/mp4_tb/dut/datapath/pc_out
restart -f; run -all;
# Compilation Successful
