{
  "Top": "ms_mergesort",
  "RtlTop": "ms_mergesort",
  "RtlPrefix": "",
  "RtlSubPrefix": "ms_mergesort_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"a": {
      "index": "0",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "a_address0",
          "name": "a_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_ce0",
          "name": "a_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_we0",
          "name": "a_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_d0",
          "name": "a_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_q0",
          "name": "a_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }},
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top ms_mergesort -name ms_mergesort"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ms_mergesort"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "211 ~ 69363736",
    "Latency": "210"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ms_mergesort",
    "Version": "1.0",
    "DisplayName": "Ms_mergesort",
    "Revision": "2114072955",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ms_mergesort_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sort.c"],
    "Vhdl": [
      "impl\/vhdl\/ms_mergesort_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/ms_mergesort_merge_1.vhd",
      "impl\/vhdl\/ms_mergesort_merge_1_Pipeline_merge_label1.vhd",
      "impl\/vhdl\/ms_mergesort_merge_1_Pipeline_merge_label2.vhd",
      "impl\/vhdl\/ms_mergesort_merge_1_Pipeline_merge_label3.vhd",
      "impl\/vhdl\/ms_mergesort_merge_1_temp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ms_mergesort.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ms_mergesort_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/ms_mergesort_merge_1.v",
      "impl\/verilog\/ms_mergesort_merge_1_Pipeline_merge_label1.v",
      "impl\/verilog\/ms_mergesort_merge_1_Pipeline_merge_label2.v",
      "impl\/verilog\/ms_mergesort_merge_1_Pipeline_merge_label3.v",
      "impl\/verilog\/ms_mergesort_merge_1_temp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ms_mergesort.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ms_mergesort.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"a_address0": "DATA"},
      "ports": ["a_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"a_d0": "DATA"},
      "ports": ["a_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"a_q0": "DATA"},
      "ports": ["a_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_address0": {
      "dir": "out",
      "width": "11"
    },
    "a_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_we0": {
      "dir": "out",
      "width": "1"
    },
    "a_d0": {
      "dir": "out",
      "width": "32"
    },
    "a_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ms_mergesort",
      "Instances": [{
          "ModuleName": "merge_1",
          "InstanceName": "grp_merge_1_fu_64",
          "Instances": [
            {
              "ModuleName": "merge_1_Pipeline_merge_label1",
              "InstanceName": "grp_merge_1_Pipeline_merge_label1_fu_56"
            },
            {
              "ModuleName": "merge_1_Pipeline_merge_label2",
              "InstanceName": "grp_merge_1_Pipeline_merge_label2_fu_67"
            },
            {
              "ModuleName": "merge_1_Pipeline_merge_label3",
              "InstanceName": "grp_merge_1_Pipeline_merge_label3_fu_77"
            }
          ]
        }]
    },
    "Info": {
      "merge_1_Pipeline_merge_label1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merge_1_Pipeline_merge_label2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merge_1_Pipeline_merge_label3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merge_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ms_mergesort": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "merge_1_Pipeline_merge_label1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "1026",
          "LatencyWorst": "2050",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2050",
          "PipelineII": "3 ~ 2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.406"
        },
        "Loops": [{
            "Name": "merge_label1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "2048",
            "Latency": "1 ~ 2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "97",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "merge_1_Pipeline_merge_label2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "1026",
          "LatencyWorst": "2050",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2050",
          "PipelineII": "3 ~ 2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.406"
        },
        "Loops": [{
            "Name": "merge_label2",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "2048",
            "Latency": "1 ~ 2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "143",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "156",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "merge_1_Pipeline_merge_label3": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "1538",
          "LatencyWorst": "2050",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2050",
          "PipelineII": "3 ~ 2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.265"
        },
        "Loops": [{
            "Name": "merge_label3",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "2048",
            "Latency": "1 ~ 2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "271",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "286",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "merge_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "3595",
          "LatencyWorst": "6155",
          "PipelineIIMin": "14",
          "PipelineIIMax": "6155",
          "PipelineII": "14 ~ 6155",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.265"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "609",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "854",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      },
      "ms_mergesort": {
        "Latency": {
          "LatencyBest": "210",
          "LatencyAvg": "20263959",
          "LatencyWorst": "69363735",
          "PipelineIIMin": "211",
          "PipelineIIMax": "69363736",
          "PipelineII": "211 ~ 69363736",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.265"
        },
        "Loops": [{
            "Name": "mergesort_label1",
            "TripCount": "11",
            "LatencyMin": "209",
            "LatencyMax": "69363734",
            "Latency": "209 ~ 69363734",
            "PipelineII": "",
            "PipelineDepthMin": "19",
            "PipelineDepthMax": "6305794",
            "PipelineDepth": "19 ~ 6305794",
            "Loops": [{
                "Name": "mergesort_label2",
                "TripCount": "",
                "LatencyMin": "17",
                "LatencyMax": "6305792",
                "Latency": "17 ~ 6305792",
                "PipelineII": "",
                "PipelineDepthMin": "17",
                "PipelineDepthMax": "6158",
                "PipelineDepth": "17 ~ 6158"
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "776",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1130",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-07 15:15:09 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
