Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 19 13:36:47 2022
| Host         : MrwanElsharkawy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Sequential_model_timing_summary_routed.rpt -pb Top_Sequential_model_timing_summary_routed.pb -rpx Top_Sequential_model_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Sequential_model
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.333        0.000                      0                 4671        0.082        0.000                      0                 4671        1.100        0.000                       0                  1462  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0        {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0        {0.000 5.000}        10.000          100.000         
sysclk_p                    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0              5.333        0.000                      0                 4671        0.082        0.000                      0                 4671       19.600        0.000                       0                  1457  
  clkfbout_clk_wiz_0                                                                                                                                                          8.929        0.000                       0                     2  
sysclk_p                                                                                                                                                                      2.150        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.814ns  (logic 21.287ns (61.144%)  route 13.527ns (38.856%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.077    59.175 r  C/Conv_Units[30].C/Out2__13/P[18]
                         net (fo=1, routed)           2.343    61.518    C/Conv_Units[30].C/Out2__13_n_87
    SLICE_X165Y195       LUT3 (Prop_lut3_I0_O)        0.053    61.571 r  C/Conv_Units[30].C/out[6]_i_1__29/O
                         net (fo=1, routed)           0.000    61.571    R1/genblk1[31].R/OutC[6]
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X165Y195       FDRE (Setup_fdre_C_D)        0.062    66.903    R1/genblk1[31].R/out_reg[6]
  -------------------------------------------------------------------
                         required time                         66.903    
                         arrival time                         -61.571    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.716ns  (logic 21.277ns (61.289%)  route 13.439ns (38.711%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.077    59.175 r  C/Conv_Units[30].C/Out2__13/P[17]
                         net (fo=1, routed)           2.255    61.429    C/Conv_Units[30].C/Out2__13_n_88
    SLICE_X165Y195       LUT3 (Prop_lut3_I0_O)        0.043    61.472 r  C/Conv_Units[30].C/out[5]_i_1__29/O
                         net (fo=1, routed)           0.000    61.472    R1/genblk1[31].R/OutC[5]
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X165Y195       FDRE (Setup_fdre_C_D)        0.038    66.880    R1/genblk1[31].R/out_reg[5]
  -------------------------------------------------------------------
                         required time                         66.879    
                         arrival time                         -61.472    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.710ns  (logic 21.277ns (61.299%)  route 13.433ns (38.701%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.077    59.175 f  C/Conv_Units[30].C/Out2__13/P[27]
                         net (fo=16, routed)          2.249    61.423    C/Conv_Units[30].C/P[0]
    SLICE_X165Y195       LUT3 (Prop_lut3_I2_O)        0.043    61.466 r  C/Conv_Units[30].C/out[11]_i_1__29/O
                         net (fo=1, routed)           0.000    61.466    R1/genblk1[31].R/OutC[11]
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X165Y195       FDRE (Setup_fdre_C_D)        0.037    66.879    R1/genblk1[31].R/out_reg[11]
  -------------------------------------------------------------------
                         required time                         66.878    
                         arrival time                         -61.466    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.721ns  (logic 21.288ns (61.312%)  route 13.433ns (38.688%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.077    59.175 f  C/Conv_Units[30].C/Out2__13/P[27]
                         net (fo=16, routed)          2.249    61.423    C/Conv_Units[30].C/P[0]
    SLICE_X165Y195       LUT3 (Prop_lut3_I2_O)        0.054    61.477 r  C/Conv_Units[30].C/out[12]_i_1__29/O
                         net (fo=1, routed)           0.000    61.477    R1/genblk1[31].R/OutC[12]
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X165Y195       FDRE (Setup_fdre_C_D)        0.062    66.903    R1/genblk1[31].R/out_reg[12]
  -------------------------------------------------------------------
                         required time                         66.903    
                         arrival time                         -61.477    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.666ns  (logic 21.277ns (61.377%)  route 13.389ns (38.623%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.077    59.175 r  C/Conv_Units[30].C/Out2__13/P[19]
                         net (fo=1, routed)           2.205    61.380    C/Conv_Units[30].C/Out2__13_n_86
    SLICE_X164Y198       LUT3 (Prop_lut3_I0_O)        0.043    61.423 r  C/Conv_Units[30].C/out[7]_i_1__29/O
                         net (fo=1, routed)           0.000    61.423    R1/genblk1[31].R/OutC[7]
    SLICE_X164Y198       FDRE                                         r  R1/genblk1[31].R/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X164Y198       FDRE                                         r  R1/genblk1[31].R/out_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X164Y198       FDRE (Setup_fdre_C_D)        0.068    66.910    R1/genblk1[31].R/out_reg[7]
  -------------------------------------------------------------------
                         required time                         66.909    
                         arrival time                         -61.423    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.660ns  (logic 21.277ns (61.388%)  route 13.383ns (38.612%))
  Logic Levels:           18  (DSP48E1=16 LUT2=1 LUT4=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns = ( 66.452 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.077    59.175 r  C/Conv_Units[30].C/Out2__13/P[27]
                         net (fo=16, routed)          2.199    61.373    CU/Out2__13_85[0]
    SLICE_X164Y191       LUT2 (Prop_lut2_I1_O)        0.043    61.416 r  CU/out[15]_i_1__29/O
                         net (fo=1, routed)           0.000    61.416    R1/genblk1[31].R/OutC[15]
    SLICE_X164Y191       FDRE                                         r  R1/genblk1[31].R/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.398    66.452    R1/genblk1[31].R/clka0
    SLICE_X164Y191       FDRE                                         r  R1/genblk1[31].R/out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.936    
                         clock uncertainty           -0.096    66.840    
    SLICE_X164Y191       FDRE (Setup_fdre_C_D)        0.067    66.907    R1/genblk1[31].R/out_reg[15]
  -------------------------------------------------------------------
                         required time                         66.906    
                         arrival time                         -61.416    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.637ns  (logic 21.277ns (61.429%)  route 13.360ns (38.571%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    59.175 r  C/Conv_Units[30].C/Out2__13/P[22]
                         net (fo=1, routed)           2.176    61.350    C/Conv_Units[30].C/Out2__13_n_83
    SLICE_X164Y195       LUT3 (Prop_lut3_I0_O)        0.043    61.393 r  C/Conv_Units[30].C/out[10]_i_1__29/O
                         net (fo=1, routed)           0.000    61.393    R1/genblk1[31].R/OutC[10]
    SLICE_X164Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X164Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X164Y195       FDRE (Setup_fdre_C_D)        0.067    66.909    R1/genblk1[31].R/out_reg[10]
  -------------------------------------------------------------------
                         required time                         66.908    
                         arrival time                         -61.393    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.603ns  (logic 21.277ns (61.489%)  route 13.326ns (38.511%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.077    59.175 r  C/Conv_Units[30].C/Out2__13/P[12]
                         net (fo=1, routed)           2.142    61.316    C/Conv_Units[30].C/Out2__13_n_93
    SLICE_X165Y196       LUT3 (Prop_lut3_I0_O)        0.043    61.359 r  C/Conv_Units[30].C/out[0]_i_1__29/O
                         net (fo=1, routed)           0.000    61.359    R1/genblk1[31].R/OutC[0]
    SLICE_X165Y196       FDRE                                         r  R1/genblk1[31].R/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X165Y196       FDRE                                         r  R1/genblk1[31].R/out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X165Y196       FDRE (Setup_fdre_C_D)        0.037    66.879    R1/genblk1[31].R/out_reg[0]
  -------------------------------------------------------------------
                         required time                         66.878    
                         arrival time                         -61.359    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.580ns  (logic 21.277ns (61.530%)  route 13.303ns (38.470%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    59.175 r  C/Conv_Units[30].C/Out2__13/P[25]
                         net (fo=1, routed)           2.119    61.293    C/Conv_Units[30].C/Out2__13_n_80
    SLICE_X165Y195       LUT3 (Prop_lut3_I0_O)        0.043    61.336 r  C/Conv_Units[30].C/out[13]_i_1__29/O
                         net (fo=1, routed)           0.000    61.336    R1/genblk1[31].R/OutC[13]
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X165Y195       FDRE                                         r  R1/genblk1[31].R/out_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X165Y195       FDRE (Setup_fdre_C_D)        0.038    66.880    R1/genblk1[31].R/out_reg[13]
  -------------------------------------------------------------------
                         required time                         66.879    
                         arrival time                         -61.336    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 CU/ExtMode_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R1/genblk1[31].R/out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 fall@60.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        34.627ns  (logic 21.281ns (61.458%)  route 13.346ns (38.542%))
  Logic Levels:           18  (DSP48E1=16 LUT3=1 LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 66.454 - 60.000 ) 
    Source Clock Delay      (SCD):    6.756ns = ( 26.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.286    20.286    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.363 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    23.182    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    23.275 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.596    24.871    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.043    24.914 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517    25.431    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    25.524 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.232    26.757    CU/clk_BUFG
    SLICE_X121Y210       FDRE                                         r  CU/ExtMode_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDRE (Prop_fdre_C_Q)         0.228    26.985 r  CU/ExtMode_reg/Q
                         net (fo=990, routed)         7.238    34.223    CU/mode
    SLICE_X190Y122       LUT4 (Prop_lut4_I3_O)        0.043    34.266 r  CU/Out3_i_6__30/O
                         net (fo=1, routed)           0.499    34.765    C/Conv_Units[30].C/samples_reg[4]_rep__20[10]
    DSP48_X15Y49         DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      2.607    37.372 r  C/Conv_Units[30].C/Out3/P[17]
                         net (fo=1, routed)           3.397    40.769    C/Conv_Units[30].C/Out3_n_88
    DSP48_X15Y80         DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      1.432    42.201 r  C/Conv_Units[30].C/Out2/PCOUT[47]
                         net (fo=1, routed)           0.000    42.201    C/Conv_Units[30].C/Out2_n_106
    DSP48_X15Y81         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    43.420 r  C/Conv_Units[30].C/Out2__0/PCOUT[47]
                         net (fo=1, routed)           0.000    43.420    C/Conv_Units[30].C/Out2__0_n_106
    DSP48_X15Y82         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    44.639 r  C/Conv_Units[30].C/Out2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    44.639    C/Conv_Units[30].C/Out2__1_n_106
    DSP48_X15Y83         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    45.858 r  C/Conv_Units[30].C/Out2__2/PCOUT[47]
                         net (fo=1, routed)           0.000    45.858    C/Conv_Units[30].C/Out2__2_n_106
    DSP48_X15Y84         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    47.077 r  C/Conv_Units[30].C/Out2__3/PCOUT[47]
                         net (fo=1, routed)           0.000    47.077    C/Conv_Units[30].C/Out2__3_n_106
    DSP48_X15Y85         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    48.296 r  C/Conv_Units[30].C/Out2__4/PCOUT[47]
                         net (fo=1, routed)           0.000    48.296    C/Conv_Units[30].C/Out2__4_n_106
    DSP48_X15Y86         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    49.515 r  C/Conv_Units[30].C/Out2__5/PCOUT[47]
                         net (fo=1, routed)           0.000    49.515    C/Conv_Units[30].C/Out2__5_n_106
    DSP48_X15Y87         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    50.734 r  C/Conv_Units[30].C/Out2__6/PCOUT[47]
                         net (fo=1, routed)           0.000    50.734    C/Conv_Units[30].C/Out2__6_n_106
    DSP48_X15Y88         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    51.953 r  C/Conv_Units[30].C/Out2__7/PCOUT[47]
                         net (fo=1, routed)           0.000    51.953    C/Conv_Units[30].C/Out2__7_n_106
    DSP48_X15Y89         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    53.172 r  C/Conv_Units[30].C/Out2__8/PCOUT[47]
                         net (fo=1, routed)           0.050    53.222    C/Conv_Units[30].C/Out2__8_n_106
    DSP48_X15Y90         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    54.441 r  C/Conv_Units[30].C/Out2__9/PCOUT[47]
                         net (fo=1, routed)           0.000    54.441    C/Conv_Units[30].C/Out2__9_n_106
    DSP48_X15Y91         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    55.660 r  C/Conv_Units[30].C/Out2__10/PCOUT[47]
                         net (fo=1, routed)           0.000    55.660    C/Conv_Units[30].C/Out2__10_n_106
    DSP48_X15Y92         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    56.879 r  C/Conv_Units[30].C/Out2__11/PCOUT[47]
                         net (fo=1, routed)           0.000    56.879    C/Conv_Units[30].C/Out2__11_n_106
    DSP48_X15Y93         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    58.098 r  C/Conv_Units[30].C/Out2__12/PCOUT[47]
                         net (fo=1, routed)           0.000    58.098    C/Conv_Units[30].C/Out2__12_n_106
    DSP48_X15Y94         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.077    59.175 r  C/Conv_Units[30].C/Out2__13/P[14]
                         net (fo=1, routed)           2.162    61.336    C/Conv_Units[30].C/Out2__13_n_91
    SLICE_X164Y198       LUT3 (Prop_lut3_I0_O)        0.047    61.383 r  C/Conv_Units[30].C/out[2]_i_1__29/O
                         net (fo=1, routed)           0.000    61.383    R1/genblk1[31].R/OutC[2]
    SLICE_X164Y198       FDRE                                         r  R1/genblk1[31].R/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     60.000    60.000 f  
    SLICE_X169Y15        FDRE                         0.000    60.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.251    60.251    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    60.324 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    62.998    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    63.081 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           1.406    64.487    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.036    64.523 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    64.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    65.054 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        1.400    66.454    R1/genblk1[31].R/clka0
    SLICE_X164Y198       FDRE                                         r  R1/genblk1[31].R/out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.483    66.938    
                         clock uncertainty           -0.096    66.841    
    SLICE_X164Y198       FDRE (Setup_fdre_C_D)        0.089    66.930    R1/genblk1[31].R/out_reg[2]
  -------------------------------------------------------------------
                         required time                         66.930    
                         arrival time                         -61.383    
  -------------------------------------------------------------------
                         slack                                  5.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.400ns  (logic 0.177ns (44.258%)  route 0.223ns (55.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 23.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 23.129 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.527    23.128    clk_BUFG
    SLICE_X106Y250       FDCE                                         r  counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y250       FDCE (Prop_fdce_C_Q)         0.112    23.240 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.223    23.463    counter_reg__1[2]
    SLICE_X106Y249       LUT5 (Prop_lut5_I0_O)        0.065    23.528 r  counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    23.528    p_0_in__0[4]
    SLICE_X106Y249       FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.743    23.744    clk_BUFG
    SLICE_X106Y249       FDCE                                         r  counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.399    23.345    
    SLICE_X106Y249       FDCE (Hold_fdce_C_D)         0.102    23.447    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        -23.447    
                         arrival time                          23.528    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.399ns  (logic 0.176ns (44.119%)  route 0.223ns (55.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 23.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 23.129 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.527    23.128    clk_BUFG
    SLICE_X106Y250       FDCE                                         r  counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y250       FDCE (Prop_fdce_C_Q)         0.112    23.240 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.223    23.463    counter_reg__1[2]
    SLICE_X106Y249       LUT4 (Prop_lut4_I2_O)        0.064    23.527 r  counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    23.527    p_0_in__0[3]
    SLICE_X106Y249       FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.743    23.744    clk_BUFG
    SLICE_X106Y249       FDCE                                         r  counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.399    23.345    
    SLICE_X106Y249       FDCE (Hold_fdce_C_D)         0.093    23.438    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        -23.438    
                         arrival time                          23.527    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.399ns  (logic 0.176ns (44.119%)  route 0.223ns (55.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 23.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 23.129 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.527    23.128    clk_BUFG
    SLICE_X106Y250       FDCE                                         r  counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y250       FDCE (Prop_fdce_C_Q)         0.112    23.240 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.223    23.463    counter_reg__1[2]
    SLICE_X106Y249       LUT6 (Prop_lut6_I3_O)        0.064    23.527 r  counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    23.527    p_0_in__0[5]
    SLICE_X106Y249       FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.743    23.744    clk_BUFG
    SLICE_X106Y249       FDCE                                         r  counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.399    23.345    
    SLICE_X106Y249       FDCE (Hold_fdce_C_D)         0.093    23.438    counter_reg[5]
  -------------------------------------------------------------------
                         required time                        -23.438    
                         arrival time                          23.527    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.235ns  (logic 0.137ns (58.382%)  route 0.098ns (41.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 23.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns = ( 23.143 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.541    23.142    clk_BUFG
    SLICE_X107Y248       FDCE                                         r  counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y248       FDCE (Prop_fdce_C_Q)         0.107    23.249 r  counter_reg[6]/Q
                         net (fo=5, routed)           0.098    23.347    counter_reg__1[6]
    SLICE_X106Y248       LUT5 (Prop_lut5_I2_O)        0.030    23.377 r  counter[9]_i_1/O
                         net (fo=1, routed)           0.000    23.377    p_0_in__0[9]
    SLICE_X106Y248       FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.743    23.744    clk_BUFG
    SLICE_X106Y248       FDCE                                         r  counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.590    23.154    
    SLICE_X106Y248       FDCE (Hold_fdce_C_D)         0.102    23.256    counter_reg[9]
  -------------------------------------------------------------------
                         required time                        -23.256    
                         arrival time                          23.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.233ns  (logic 0.135ns (58.024%)  route 0.098ns (41.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 23.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns = ( 23.143 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.541    23.142    clk_BUFG
    SLICE_X107Y248       FDCE                                         r  counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y248       FDCE (Prop_fdce_C_Q)         0.107    23.249 r  counter_reg[6]/Q
                         net (fo=5, routed)           0.098    23.347    counter_reg__1[6]
    SLICE_X106Y248       LUT4 (Prop_lut4_I0_O)        0.028    23.375 r  counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000    23.375    p_0_in__0[8]
    SLICE_X106Y248       FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.743    23.744    clk_BUFG
    SLICE_X106Y248       FDCE                                         r  counter_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.590    23.154    
    SLICE_X106Y248       FDCE (Hold_fdce_C_D)         0.093    23.247    counter_reg[8]
  -------------------------------------------------------------------
                         required time                        -23.247    
                         arrival time                          23.375    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Dense/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.353ns  (logic 0.123ns (34.862%)  route 0.230ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 23.762 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 23.132 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.531    23.132    Dense/clka0
    SLICE_X96Y278        FDRE                                         r  Dense/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y278        FDRE (Prop_fdre_C_Q)         0.123    23.255 r  Dense/counter_reg[0]/Q
                         net (fo=19, routed)          0.230    23.485    Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X6Y111        RAMB18E1                                     r  Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.762    23.762    Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lopt
    RAMB18_X6Y111        RAMB18E1                                     r  Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.591    23.171    
    RAMB18_X6Y111        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    23.354    Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -23.354    
                         arrival time                          23.485    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Dense/counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Dense/W0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.357ns  (logic 0.123ns (34.476%)  route 0.234ns (65.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 23.765 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 23.132 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.531    23.132    Dense/clka0
    SLICE_X96Y278        FDRE                                         r  Dense/counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y278        FDRE (Prop_fdre_C_Q)         0.123    23.255 r  Dense/counter_reg[2]/Q
                         net (fo=18, routed)          0.234    23.489    Dense/W0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X6Y110        RAMB18E1                                     r  Dense/W0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.765    23.765    Dense/W0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lopt
    RAMB18_X6Y110        RAMB18E1                                     r  Dense/W0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.591    23.174    
    RAMB18_X6Y110        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    23.357    Dense/W0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -23.357    
                         arrival time                          23.489    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Dense/counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.357ns  (logic 0.123ns (34.476%)  route 0.234ns (65.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 23.765 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 23.132 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.531    23.132    Dense/clka0
    SLICE_X96Y278        FDRE                                         r  Dense/counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y278        FDRE (Prop_fdre_C_Q)         0.123    23.255 r  Dense/counter_reg[2]/Q
                         net (fo=18, routed)          0.234    23.489    Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X6Y111        RAMB18E1                                     r  Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.765    23.765    Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lopt
    RAMB18_X6Y111        RAMB18E1                                     r  Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.591    23.174    
    RAMB18_X6Y111        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    23.357    Dense/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -23.357    
                         arrival time                          23.489    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 CU/Wr_MemBlk1_Address_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CU/Wr_MemBlk1_Address_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.230%)  route 0.117ns (47.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    SLICE_X169Y15        FDRE                         0.000     0.000 r  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181     0.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318     1.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737     2.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028     2.340 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.601 r  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.543     3.144    CU/clk_BUFG
    SLICE_X115Y214       FDSE                                         r  CU/Wr_MemBlk1_Address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y214       FDSE (Prop_fdse_C_Q)         0.100     3.244 r  CU/Wr_MemBlk1_Address_reg[0]/Q
                         net (fo=34, routed)          0.117     3.362    CU/Wr_MemBlk1_Address[0]
    SLICE_X114Y214       LUT6 (Prop_lut6_I1_O)        0.028     3.390 r  CU/Wr_MemBlk1_Address[3]_i_1/O
                         net (fo=1, routed)           0.000     3.390    CU/Wr_MemBlk1_Address_2[3]
    SLICE_X114Y214       FDSE                                         r  CU/Wr_MemBlk1_Address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    SLICE_X169Y15        FDRE                         0.000     0.000 r  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203     0.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.256 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982     2.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035     2.694 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.970    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.000 r  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.744     3.744    CU/clk_BUFG
    SLICE_X114Y214       FDSE                                         r  CU/Wr_MemBlk1_Address_reg[3]/C
                         clock pessimism             -0.589     3.155    
    SLICE_X114Y214       FDSE (Hold_fdse_C_D)         0.087     3.242    CU/Wr_MemBlk1_Address_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Dense/counter_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Dense/counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.762%)  route 0.136ns (50.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 23.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 23.132 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.181    20.181    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.231 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    21.549    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.575 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.737    22.312    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.028    22.340 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    22.575    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.601 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.531    23.132    Dense/clka0
    SLICE_X95Y277        FDRE                                         r  Dense/counter_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.107    23.239 f  Dense/counter_reg[8]/Q
                         net (fo=15, routed)          0.136    23.376    Dense/counter_reg__0[8]
    SLICE_X96Y278        LUT6 (Prop_lut6_I1_O)        0.028    23.404 r  Dense/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    23.404    Dense/p_0_in__0[0]
    SLICE_X96Y278        FDRE                                         r  Dense/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    SLICE_X169Y15        FDRE                         0.000    20.000 f  SysClk/dout_reg/Q
                         net (fo=2, routed)           0.203    20.203    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    20.256 f  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    21.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    21.677 f  instance_name/inst/clkout1_buf/O
                         net (fo=2, routed)           0.982    22.659    clk1
    SLICE_X106Y248       LUT5 (Prop_lut5_I0_O)        0.035    22.694 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    22.971    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    23.001 f  clk_BUFG_inst/O
                         net (fo=1454, routed)        0.735    23.736    Dense/clka0
    SLICE_X96Y278        FDRE                                         r  Dense/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.572    23.164    
    SLICE_X96Y278        FDRE (Hold_fdre_C_D)         0.093    23.257    Dense/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -23.257    
                         arrival time                          23.404    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         40.000      38.161     RAMB36_X7Y36     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB36_X7Y36     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         40.000      38.161     RAMB36_X7Y24     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB36_X7Y24     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         40.000      38.161     RAMB36_X7Y40     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB36_X7Y40     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         40.000      38.161     RAMB36_X4Y34     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB36_X4Y34     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         40.000      38.161     RAMB36_X8Y29     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB36_X8Y29     Conv1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X124Y233   CU/BlkCounter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X124Y233   CU/BlkCounter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X124Y233   CU/BlkCounter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X124Y233   CU/BlkCounter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X150Y177   R1/genblk1[13].R/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X150Y179   R1/genblk1[13].R/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X150Y179   R1/genblk1[13].R/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X150Y179   R1/genblk1[13].R/out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X150Y179   R1/genblk1[13].R/out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X150Y177   R1/genblk1[13].R/out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X119Y243   CU/Counter1_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X119Y243   CU/Counter1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X119Y243   CU/Counter1_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X119Y243   CU/Counter1_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X158Y200   CU/ExtMode_reg_rep__1/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X126Y204   CU/MC2_Address_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X126Y204   CU/MC2_Address_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X126Y200   CU/MC2_Address_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X126Y200   CU/MC2_Address_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X126Y200   CU/MC2_Address_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16  dout_reg_i_1/I
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X169Y15   SysClk/dout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y15   SysClk/dout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y15   SysClk/dout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y15   SysClk/dout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y15   SysClk/dout_reg/C



