Timing Analyzer report for DFBF
Wed Dec 16 17:04:55 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'present_State.IDLE_State'
 13. Slow 1200mV 85C Model Setup: 'reset_n'
 14. Slow 1200mV 85C Model Setup: 'clock'
 15. Slow 1200mV 85C Model Setup: 'present_State.ok_State'
 16. Slow 1200mV 85C Model Hold: 'present_State.ok_State'
 17. Slow 1200mV 85C Model Hold: 'clock'
 18. Slow 1200mV 85C Model Hold: 'reset_n'
 19. Slow 1200mV 85C Model Hold: 'present_State.IDLE_State'
 20. Slow 1200mV 85C Model Recovery: 'clock'
 21. Slow 1200mV 85C Model Recovery: 'present_State.IDLE_State'
 22. Slow 1200mV 85C Model Recovery: 'rx_in'
 23. Slow 1200mV 85C Model Recovery: 'present_State.ok_State'
 24. Slow 1200mV 85C Model Removal: 'present_State.ok_State'
 25. Slow 1200mV 85C Model Removal: 'present_State.IDLE_State'
 26. Slow 1200mV 85C Model Removal: 'clock'
 27. Slow 1200mV 85C Model Removal: 'rx_in'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'present_State.IDLE_State'
 36. Slow 1200mV 0C Model Setup: 'reset_n'
 37. Slow 1200mV 0C Model Setup: 'clock'
 38. Slow 1200mV 0C Model Setup: 'present_State.ok_State'
 39. Slow 1200mV 0C Model Hold: 'present_State.ok_State'
 40. Slow 1200mV 0C Model Hold: 'clock'
 41. Slow 1200mV 0C Model Hold: 'reset_n'
 42. Slow 1200mV 0C Model Hold: 'present_State.IDLE_State'
 43. Slow 1200mV 0C Model Recovery: 'clock'
 44. Slow 1200mV 0C Model Recovery: 'present_State.IDLE_State'
 45. Slow 1200mV 0C Model Recovery: 'rx_in'
 46. Slow 1200mV 0C Model Recovery: 'present_State.ok_State'
 47. Slow 1200mV 0C Model Removal: 'present_State.ok_State'
 48. Slow 1200mV 0C Model Removal: 'present_State.IDLE_State'
 49. Slow 1200mV 0C Model Removal: 'clock'
 50. Slow 1200mV 0C Model Removal: 'rx_in'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'clock'
 58. Fast 1200mV 0C Model Setup: 'present_State.IDLE_State'
 59. Fast 1200mV 0C Model Setup: 'reset_n'
 60. Fast 1200mV 0C Model Setup: 'present_State.ok_State'
 61. Fast 1200mV 0C Model Hold: 'present_State.ok_State'
 62. Fast 1200mV 0C Model Hold: 'reset_n'
 63. Fast 1200mV 0C Model Hold: 'clock'
 64. Fast 1200mV 0C Model Hold: 'present_State.IDLE_State'
 65. Fast 1200mV 0C Model Recovery: 'clock'
 66. Fast 1200mV 0C Model Recovery: 'present_State.IDLE_State'
 67. Fast 1200mV 0C Model Recovery: 'present_State.ok_State'
 68. Fast 1200mV 0C Model Recovery: 'rx_in'
 69. Fast 1200mV 0C Model Removal: 'present_State.IDLE_State'
 70. Fast 1200mV 0C Model Removal: 'present_State.ok_State'
 71. Fast 1200mV 0C Model Removal: 'clock'
 72. Fast 1200mV 0C Model Removal: 'rx_in'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Output Ports
 89. Unconstrained Output Ports
 90. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DFBF                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; clock                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                    ;
; present_State.IDLE_State ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { present_State.IDLE_State } ;
; present_State.ok_State   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { present_State.ok_State }   ;
; reset_n                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { reset_n }                  ;
; rx_in                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rx_in }                    ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                    ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 436.3 MHz  ; 250.0 MHz       ; clock                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 741.84 MHz ; 741.84 MHz      ; present_State.ok_State ;                                                               ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; present_State.IDLE_State ; -2.073 ; -2.073        ;
; reset_n                  ; -1.680 ; -8.119        ;
; clock                    ; -1.292 ; -41.252       ;
; present_State.ok_State   ; -0.174 ; -0.174        ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; present_State.ok_State   ; -0.235 ; -0.235        ;
; clock                    ; 0.358  ; 0.000         ;
; reset_n                  ; 0.483  ; 0.000         ;
; present_State.IDLE_State ; 1.764  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -1.375 ; -25.097       ;
; present_State.IDLE_State ; -1.325 ; -1.325        ;
; rx_in                    ; -0.619 ; -0.619        ;
; present_State.ok_State   ; -0.428 ; -0.428        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary            ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; present_State.ok_State   ; 0.089 ; 0.000         ;
; present_State.IDLE_State ; 0.402 ; 0.000         ;
; clock                    ; 0.570 ; 0.000         ;
; rx_in                    ; 1.101 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -3.000 ; -58.000       ;
; rx_in                    ; -3.000 ; -4.000        ;
; reset_n                  ; -3.000 ; -3.000        ;
; present_State.ok_State   ; 0.370  ; 0.000         ;
; present_State.IDLE_State ; 0.417  ; 0.000         ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'present_State.IDLE_State'                                                                                 ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; -2.073 ; present_State.start_State ; reset_n_UART_RX ; clock        ; present_State.IDLE_State ; 1.000        ; -1.370     ; 0.658      ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'reset_n'                                                                                     ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -1.680 ; UART_RX:uart|RX_data[3] ; freq_out[3]$latch ; clock        ; reset_n     ; 0.500        ; 1.701      ; 2.112      ;
; -0.984 ; UART_RX:uart|RX_data[5] ; freq_out[5]$latch ; clock        ; reset_n     ; 0.500        ; 1.519      ; 2.205      ;
; -0.962 ; UART_RX:uart|RX_data[7] ; freq_out[7]$latch ; clock        ; reset_n     ; 0.500        ; 1.523      ; 2.185      ;
; -0.944 ; UART_RX:uart|RX_data[6] ; freq_out[6]$latch ; clock        ; reset_n     ; 0.500        ; 1.522      ; 2.167      ;
; -0.919 ; UART_RX:uart|RX_data[0] ; freq_out[0]$latch ; clock        ; reset_n     ; 0.500        ; 1.452      ; 2.071      ;
; -0.878 ; UART_RX:uart|RX_data[1] ; freq_out[1]$latch ; clock        ; reset_n     ; 0.500        ; 1.522      ; 2.102      ;
; -0.876 ; UART_RX:uart|RX_data[2] ; freq_out[2]$latch ; clock        ; reset_n     ; 0.500        ; 1.520      ; 2.101      ;
; -0.876 ; UART_RX:uart|RX_data[4] ; freq_out[4]$latch ; clock        ; reset_n     ; 0.500        ; 1.523      ; 2.103      ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                 ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.292 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.076     ; 2.211      ;
; -1.283 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[0]              ; clock        ; clock       ; 1.000        ; -0.057     ; 2.221      ;
; -1.283 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[1]              ; clock        ; clock       ; 1.000        ; -0.057     ; 2.221      ;
; -1.283 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[2]              ; clock        ; clock       ; 1.000        ; -0.057     ; 2.221      ;
; -1.283 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[3]              ; clock        ; clock       ; 1.000        ; -0.057     ; 2.221      ;
; -1.283 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[4]              ; clock        ; clock       ; 1.000        ; -0.057     ; 2.221      ;
; -1.283 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[5]              ; clock        ; clock       ; 1.000        ; -0.057     ; 2.221      ;
; -1.283 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[6]              ; clock        ; clock       ; 1.000        ; -0.057     ; 2.221      ;
; -1.283 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[7]              ; clock        ; clock       ; 1.000        ; -0.057     ; 2.221      ;
; -1.225 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.076     ; 2.144      ;
; -1.213 ; UART_RX:uart|RX_data_valid                ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 2.147      ;
; -1.204 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.076     ; 2.123      ;
; -1.195 ; UART_RX:uart|RX_data[1]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 2.129      ;
; -1.176 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.076     ; 2.095      ;
; -1.170 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.076     ; 2.089      ;
; -1.164 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; 0.291      ; 2.450      ;
; -1.158 ; rx_in                                     ; UART_RX:uart|RX_data_temp[7]              ; rx_in        ; clock       ; 0.500        ; 2.105      ; 3.748      ;
; -1.156 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.076     ; 2.075      ;
; -1.103 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.076     ; 2.022      ;
; -1.082 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.076     ; 2.001      ;
; -1.079 ; UART_RX:uart|RX_data_valid                ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.104      ; 2.178      ;
; -1.076 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.995      ;
; -1.075 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.994      ;
; -1.060 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.979      ;
; -1.059 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.625      ;
; -1.054 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.973      ;
; -1.050 ; present_State.D_State                     ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.103      ; 2.148      ;
; -1.045 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.611      ;
; -1.045 ; present_State.C_State                     ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.103      ; 2.143      ;
; -1.040 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.959      ;
; -1.036 ; UART_RX:uart|RX_data[1]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.104      ; 2.135      ;
; -1.032 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; 0.291      ; 2.318      ;
; -1.032 ; UART_RX:uart|RX_data[2]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.966      ;
; -1.028 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.076     ; 1.947      ;
; -1.016 ; present_State.start_State                 ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; -0.092     ; 1.919      ;
; -1.007 ; UART_RX:uart|RX_data[4]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.104      ; 2.106      ;
; -0.996 ; UART_RX:uart|RX_data[4]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.930      ;
; -0.993 ; UART_RX:uart|RX_data[3]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.104      ; 2.092      ;
; -0.988 ; UART_RX:uart|RX_data[7]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.922      ;
; -0.966 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.885      ;
; -0.965 ; UART_RX:uart|RX_data[6]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.899      ;
; -0.965 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.531      ;
; -0.964 ; present_State.S_State                     ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.103      ; 2.062      ;
; -0.960 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.879      ;
; -0.959 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.878      ;
; -0.958 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.076     ; 1.877      ;
; -0.949 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.515      ;
; -0.944 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.863      ;
; -0.943 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.862      ;
; -0.938 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.857      ;
; -0.933 ; UART_RX:uart|COUNTER:freq_count|count[10] ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.076     ; 1.852      ;
; -0.924 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.843      ;
; -0.906 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; 0.291      ; 2.192      ;
; -0.904 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; 0.291      ; 2.190      ;
; -0.900 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; 0.291      ; 2.186      ;
; -0.898 ; UART_RX:uart|RX_data[5]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.104      ; 1.997      ;
; -0.890 ; UART_RX:uart|RX_data[2]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.104      ; 1.989      ;
; -0.878 ; UART_RX:uart|RX_data_valid                ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.812      ;
; -0.875 ; UART_RX:uart|RX_data[4]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.809      ;
; -0.869 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.788      ;
; -0.863 ; present_State.start_State                 ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.279     ; 1.579      ;
; -0.850 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.769      ;
; -0.848 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.414      ;
; -0.844 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.763      ;
; -0.843 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.762      ;
; -0.838 ; UART_RX:uart|RX_data[3]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.772      ;
; -0.837 ; UART_RX:uart|RX_data[5]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.771      ;
; -0.834 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.753      ;
; -0.832 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.398      ;
; -0.831 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.750      ;
; -0.829 ; UART_RX:uart|RX_data[7]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.104      ; 1.928      ;
; -0.828 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.076     ; 1.747      ;
; -0.828 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.747      ;
; -0.827 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.746      ;
; -0.825 ; present_State.C_State                     ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.062     ; 1.758      ;
; -0.823 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; 0.291      ; 2.109      ;
; -0.822 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 1.741      ;
; -0.808 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 1.727      ;
; -0.802 ; UART_RX:uart|reset_counter                ; UART_RX:uart|reset_counter                ; clock        ; clock       ; 1.000        ; -0.062     ; 1.735      ;
; -0.801 ; UART_RX:uart|COUNTER:freq_count|count[11] ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.076     ; 1.720      ;
; -0.801 ; UART_RX:uart|RX_data[6]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.104      ; 1.900      ;
; -0.793 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.726      ;
; -0.790 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; 0.291      ; 2.076      ;
; -0.789 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.722      ;
; -0.788 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; 0.291      ; 2.074      ;
; -0.784 ; UART_RX:uart|RX_data[0]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; 0.291      ; 2.070      ;
; -0.767 ; UART_RX:uart|read_data_signal             ; UART_RX:uart|present_State.start_State    ; clock        ; clock       ; 1.000        ; -0.429     ; 1.333      ;
; -0.766 ; UART_RX:uart|RX_data[5]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.700      ;
; -0.757 ; UART_RX:uart|RX_data[3]                   ; present_State.C_State                     ; clock        ; clock       ; 1.000        ; -0.062     ; 1.690      ;
; -0.753 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.672      ;
; -0.751 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.670      ;
; -0.738 ; UART_RX:uart|RX_data[1]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.672      ;
; -0.735 ; UART_RX:uart|RX_data[2]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.669      ;
; -0.735 ; present_State.S_State                     ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.062     ; 1.668      ;
; -0.734 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.076     ; 1.653      ;
; -0.728 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 1.647      ;
; -0.727 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.076     ; 1.646      ;
; -0.726 ; UART_RX:uart|RX_data_valid                ; present_State.D_State                     ; clock        ; clock       ; 1.000        ; -0.062     ; 1.659      ;
; -0.723 ; UART_RX:uart|RX_data[4]                   ; present_State.D_State                     ; clock        ; clock       ; 1.000        ; -0.062     ; 1.656      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'present_State.ok_State'                                                                                   ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node    ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; -0.174 ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 0.500        ; 1.065      ; 1.121      ;
; 0.259  ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 1.000        ; 1.065      ; 1.188      ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'present_State.ok_State'                                                                                    ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node    ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; -0.235 ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 0.000        ; 1.160      ; 1.124      ;
; 0.214  ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; -0.500       ; 1.160      ; 1.073      ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.358 ; UART_RX:uart|X2                                ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; present_State.S_State                          ; present_State.S_State                          ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|RX_data_valid                     ; UART_RX:uart|RX_data_valid                     ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|n_data_bits[1]                    ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.start_State         ; clock                    ; clock       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.IDLE_State          ; clock                    ; clock       ; 0.000        ; 0.061      ; 0.577      ;
; 0.373 ; present_State.U_State                          ; present_State.ok_State                         ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.592      ;
; 0.393 ; UART_RX:uart|RX_data_temp[5]                   ; UART_RX:uart|RX_data_temp[4]                   ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data_temp[1]                   ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data_temp[2]                   ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data_temp[5]                   ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; present_State.IDLE_State                       ; present_State.start_State                      ; present_State.IDLE_State ; clock       ; 0.000        ; 2.385      ; 3.155      ;
; 0.396 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|present_State.reset_State         ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.615      ;
; 0.413 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.632      ;
; 0.418 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.637      ;
; 0.418 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.637      ;
; 0.457 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.043      ;
; 0.471 ; present_State.ok_State                         ; present_State.start_State                      ; present_State.ok_State   ; clock       ; 0.000        ; 2.385      ; 3.232      ;
; 0.473 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.059      ;
; 0.478 ; UART_RX:uart|RX_data_temp[0]                   ; UART_RX:uart|RX_data[0]                        ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.065      ;
; 0.479 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|present_State.bit_read_prep_State ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.698      ;
; 0.491 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.710      ;
; 0.494 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.080      ;
; 0.496 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.082      ;
; 0.499 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data_temp[3]                   ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data_temp[6]                   ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.719      ;
; 0.510 ; UART_RX:uart|COUNTER:freq_count|count[15]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.743      ;
; 0.538 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.757      ;
; 0.539 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.Rx_State            ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.758      ;
; 0.539 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.772      ;
; 0.548 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|reset_counter                     ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data[1]                        ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.769      ;
; 0.555 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.788      ;
; 0.555 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.788      ;
; 0.556 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.789      ;
; 0.557 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.790      ;
; 0.558 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.791      ;
; 0.558 ; present_State.S_State                          ; present_State.C_State                          ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.793      ;
; 0.560 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.793      ;
; 0.560 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.793      ;
; 0.567 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.153      ;
; 0.571 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.808      ;
; 0.579 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.start_State         ; clock                    ; clock       ; 0.000        ; 0.061      ; 0.797      ;
; 0.582 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_State      ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.169      ;
; 0.589 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.175      ;
; 0.591 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.177      ;
; 0.605 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.824      ;
; 0.608 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.827      ;
; 0.608 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.194      ;
; 0.608 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.827      ;
; 0.614 ; UART_RX:uart|present_State.Rx_State            ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.833      ;
; 0.645 ; present_State.C_State                          ; present_State.D_State                          ; clock                    ; clock       ; 0.000        ; 0.063      ; 0.865      ;
; 0.646 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.865      ;
; 0.666 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.bit_read_prep_State ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.885      ;
; 0.673 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data[2]                        ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.892      ;
; 0.674 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data_temp[0]                   ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.893      ;
; 0.679 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.265      ;
; 0.681 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.267      ;
; 0.688 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.907      ;
; 0.692 ; UART_RX:uart|X2                                ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.278      ;
; 0.695 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.281      ;
; 0.697 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.283      ;
; 0.699 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data[3]                        ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.918      ;
; 0.701 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.287      ;
; 0.703 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.289      ;
; 0.708 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.076      ; 0.941      ;
; 0.718 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.304      ;
; 0.720 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.306      ;
; 0.722 ; present_State.D_State                          ; present_State.U_State                          ; clock                    ; clock       ; 0.000        ; 0.063      ; 0.942      ;
; 0.724 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 0.943      ;
; 0.749 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|present_State.IDLE_State          ; clock                    ; clock       ; 0.000        ; 0.061      ; 0.967      ;
; 0.790 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.009      ;
; 0.793 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.379      ;
; 0.800 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.019      ;
; 0.801 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|RX_data_valid                     ; clock                    ; clock       ; 0.000        ; 0.067      ; 1.025      ;
; 0.806 ; UART_RX:uart|RX_data[6]                        ; present_State.D_State                          ; clock                    ; clock       ; 0.000        ; 0.063      ; 1.026      ;
; 0.808 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.027      ;
; 0.809 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.395      ;
; 0.813 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.399      ;
; 0.815 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.401      ;
; 0.820 ; UART_RX:uart|RX_data_temp[5]                   ; UART_RX:uart|RX_data[5]                        ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.039      ;
; 0.826 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.076      ; 1.059      ;
; 0.830 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.416      ;
; 0.830 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 1.063      ;
; 0.831 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 1.064      ;
; 0.832 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.076      ; 1.065      ;
; 0.832 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.418      ;
; 0.838 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.057      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'reset_n'                                                                                     ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; 0.483 ; UART_RX:uart|RX_data[3] ; freq_out[3]$latch ; clock        ; reset_n     ; -0.500       ; 1.928      ; 1.951      ;
; 0.680 ; UART_RX:uart|RX_data[2] ; freq_out[2]$latch ; clock        ; reset_n     ; -0.500       ; 1.736      ; 1.956      ;
; 0.689 ; UART_RX:uart|RX_data[4] ; freq_out[4]$latch ; clock        ; reset_n     ; -0.500       ; 1.738      ; 1.967      ;
; 0.699 ; UART_RX:uart|RX_data[1] ; freq_out[1]$latch ; clock        ; reset_n     ; -0.500       ; 1.737      ; 1.976      ;
; 0.720 ; UART_RX:uart|RX_data[7] ; freq_out[7]$latch ; clock        ; reset_n     ; -0.500       ; 1.738      ; 1.998      ;
; 0.731 ; UART_RX:uart|RX_data[6] ; freq_out[6]$latch ; clock        ; reset_n     ; -0.500       ; 1.737      ; 2.008      ;
; 0.755 ; UART_RX:uart|RX_data[0] ; freq_out[0]$latch ; clock        ; reset_n     ; -0.500       ; 1.665      ; 1.960      ;
; 0.756 ; UART_RX:uart|RX_data[5] ; freq_out[5]$latch ; clock        ; reset_n     ; -0.500       ; 1.734      ; 2.030      ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'present_State.IDLE_State'                                                                                 ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; 1.764 ; present_State.start_State ; reset_n_UART_RX ; clock        ; present_State.IDLE_State ; 0.000        ; -1.203     ; 0.581      ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                                                                                                                ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.375 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 0.500        ; 2.106      ; 3.956      ;
; -1.375 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 0.500        ; 2.106      ; 3.956      ;
; -1.375 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 0.500        ; 2.106      ; 3.956      ;
; -1.375 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 0.500        ; 2.106      ; 3.956      ;
; -1.341 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 0.500        ; 2.105      ; 3.921      ;
; -1.341 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 0.500        ; 2.105      ; 3.921      ;
; -1.188 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 0.500        ; 2.293      ; 3.956      ;
; -0.776 ; reset_n_UART_RX            ; UART_RX:uart|present_State.reset_State         ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.781      ;
; -0.776 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_State      ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.781      ;
; -0.776 ; reset_n_UART_RX            ; UART_RX:uart|present_State.stop_State          ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.781      ;
; -0.776 ; reset_n_UART_RX            ; UART_RX:uart|present_State.Rx_State            ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.781      ;
; -0.776 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_prep_State ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.781      ;
; -0.714 ; reset_n_UART_RX            ; UART_RX:uart|present_State.IDLE_State          ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.719      ;
; -0.714 ; reset_n_UART_RX            ; UART_RX:uart|reset_start_bit                   ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.719      ;
; -0.714 ; reset_n_UART_RX            ; UART_RX:uart|present_State.start_State         ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.719      ;
; -0.703 ; reset_n_UART_RX            ; UART_RX:uart|reset_counter                     ; present_State.IDLE_State ; clock       ; 1.000        ; 1.010      ; 2.708      ;
; -0.655 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 1.000        ; 2.106      ; 3.736      ;
; -0.655 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 1.000        ; 2.106      ; 3.736      ;
; -0.655 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 1.000        ; 2.106      ; 3.736      ;
; -0.655 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 1.000        ; 2.106      ; 3.736      ;
; -0.621 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 1.000        ; 2.105      ; 3.701      ;
; -0.621 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 1.000        ; 2.105      ; 3.701      ;
; -0.618 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[0]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 1.015      ; 2.628      ;
; -0.614 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[5]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 1.015      ; 2.624      ;
; -0.614 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[3]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 1.015      ; 2.624      ;
; -0.614 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[4]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 1.015      ; 2.624      ;
; -0.614 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[6]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 1.015      ; 2.624      ;
; -0.614 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[2]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 1.015      ; 2.624      ;
; -0.614 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[7]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 1.015      ; 2.624      ;
; -0.614 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[1]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 1.015      ; 2.624      ;
; -0.519 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 1.000        ; -0.062     ; 1.452      ;
; -0.519 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 1.000        ; -0.062     ; 1.452      ;
; -0.519 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 1.000        ; -0.062     ; 1.452      ;
; -0.519 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 1.000        ; -0.062     ; 1.452      ;
; -0.468 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 1.000        ; 2.293      ; 3.736      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.166 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.452      ;
; -0.018 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 1.000        ; 0.291      ; 1.304      ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'present_State.IDLE_State'                                                              ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; -1.325 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 0.500        ; 1.015      ; 1.795      ;
; -0.642 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 1.000        ; 1.015      ; 1.612      ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'rx_in'                                                                                              ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.619 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; rx_in       ; 0.500        ; 0.146      ; 1.250      ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'present_State.ok_State'                                                         ;
+--------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; -0.428 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 0.500        ; 1.065      ; 1.156      ;
; -0.070 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 1.000        ; 1.065      ; 1.298      ;
+--------+-----------+------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'present_State.ok_State'                                                         ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; 0.089 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 0.000        ; 1.160      ; 1.269      ;
; 0.444 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; -0.500       ; 1.160      ; 1.124      ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'present_State.IDLE_State'                                                              ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; 0.402 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 0.000        ; 1.090      ; 1.512      ;
; 1.051 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; -0.500       ; 1.090      ; 1.661      ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                                                                                                                ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.570 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.156      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.725 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.429      ; 1.311      ;
; 0.973 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 0.000        ; 2.385      ; 3.555      ;
; 1.092 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.311      ;
; 1.092 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.311      ;
; 1.092 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.311      ;
; 1.092 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 0.000        ; 0.062      ; 1.311      ;
; 1.111 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[5]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.174      ; 2.462      ;
; 1.111 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[3]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.174      ; 2.462      ;
; 1.111 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[4]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.174      ; 2.462      ;
; 1.111 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[6]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.174      ; 2.462      ;
; 1.111 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[2]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.174      ; 2.462      ;
; 1.111 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[7]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.174      ; 2.462      ;
; 1.111 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[1]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.174      ; 2.462      ;
; 1.118 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[0]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.174      ; 2.469      ;
; 1.135 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 0.000        ; 2.190      ; 3.522      ;
; 1.135 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 0.000        ; 2.190      ; 3.522      ;
; 1.167 ; reset_n_UART_RX            ; UART_RX:uart|present_State.IDLE_State          ; present_State.IDLE_State ; clock       ; 0.000        ; 1.168      ; 2.512      ;
; 1.167 ; reset_n_UART_RX            ; UART_RX:uart|reset_start_bit                   ; present_State.IDLE_State ; clock       ; 0.000        ; 1.168      ; 2.512      ;
; 1.167 ; reset_n_UART_RX            ; UART_RX:uart|present_State.start_State         ; present_State.IDLE_State ; clock       ; 0.000        ; 1.168      ; 2.512      ;
; 1.168 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 0.000        ; 2.190      ; 3.555      ;
; 1.168 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 0.000        ; 2.190      ; 3.555      ;
; 1.168 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 0.000        ; 2.190      ; 3.555      ;
; 1.168 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 0.000        ; 2.190      ; 3.555      ;
; 1.185 ; reset_n_UART_RX            ; UART_RX:uart|reset_counter                     ; present_State.IDLE_State ; clock       ; 0.000        ; 1.169      ; 2.531      ;
; 1.240 ; reset_n_UART_RX            ; UART_RX:uart|present_State.reset_State         ; present_State.IDLE_State ; clock       ; 0.000        ; 1.169      ; 2.586      ;
; 1.240 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_State      ; present_State.IDLE_State ; clock       ; 0.000        ; 1.169      ; 2.586      ;
; 1.240 ; reset_n_UART_RX            ; UART_RX:uart|present_State.stop_State          ; present_State.IDLE_State ; clock       ; 0.000        ; 1.169      ; 2.586      ;
; 1.240 ; reset_n_UART_RX            ; UART_RX:uart|present_State.Rx_State            ; present_State.IDLE_State ; clock       ; 0.000        ; 1.169      ; 2.586      ;
; 1.240 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_prep_State ; present_State.IDLE_State ; clock       ; 0.000        ; 1.169      ; 2.586      ;
; 1.698 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; -0.500       ; 2.385      ; 3.780      ;
; 1.859 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; -0.500       ; 2.190      ; 3.746      ;
; 1.859 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; -0.500       ; 2.190      ; 3.746      ;
; 1.893 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; -0.500       ; 2.190      ; 3.780      ;
; 1.893 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; -0.500       ; 2.190      ; 3.780      ;
; 1.893 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; -0.500       ; 2.190      ; 3.780      ;
; 1.893 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; -0.500       ; 2.190      ; 3.780      ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'rx_in'                                                                                              ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 1.101 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; rx_in       ; -0.500       ; 0.324      ; 1.112      ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                     ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 479.16 MHz ; 250.0 MHz       ; clock                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 797.45 MHz ; 797.45 MHz      ; present_State.ok_State ;                                                               ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; present_State.IDLE_State ; -1.782 ; -1.782        ;
; reset_n                  ; -1.496 ; -7.062        ;
; clock                    ; -1.087 ; -31.618       ;
; present_State.ok_State   ; -0.127 ; -0.127        ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; present_State.ok_State   ; -0.215 ; -0.215        ;
; clock                    ; 0.312  ; 0.000         ;
; reset_n                  ; 0.563  ; 0.000         ;
; present_State.IDLE_State ; 1.625  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -1.151 ; -18.717       ;
; present_State.IDLE_State ; -1.141 ; -1.141        ;
; rx_in                    ; -0.483 ; -0.483        ;
; present_State.ok_State   ; -0.392 ; -0.392        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary             ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; present_State.ok_State   ; 0.106 ; 0.000         ;
; present_State.IDLE_State ; 0.419 ; 0.000         ;
; clock                    ; 0.515 ; 0.000         ;
; rx_in                    ; 1.026 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -3.000 ; -58.000       ;
; rx_in                    ; -3.000 ; -4.000        ;
; reset_n                  ; -3.000 ; -3.000        ;
; present_State.ok_State   ; 0.395  ; 0.000         ;
; present_State.IDLE_State ; 0.430  ; 0.000         ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'present_State.IDLE_State'                                                                                  ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; -1.782 ; present_State.start_State ; reset_n_UART_RX ; clock        ; present_State.IDLE_State ; 1.000        ; -1.265     ; 0.586      ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'reset_n'                                                                                      ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -1.496 ; UART_RX:uart|RX_data[3] ; freq_out[3]$latch ; clock        ; reset_n     ; 0.500        ; 1.499      ; 1.885      ;
; -0.834 ; UART_RX:uart|RX_data[7] ; freq_out[7]$latch ; clock        ; reset_n     ; 0.500        ; 1.343      ; 1.958      ;
; -0.832 ; UART_RX:uart|RX_data[5] ; freq_out[5]$latch ; clock        ; reset_n     ; 0.500        ; 1.339      ; 1.954      ;
; -0.811 ; UART_RX:uart|RX_data[0] ; freq_out[0]$latch ; clock        ; reset_n     ; 0.500        ; 1.281      ; 1.873      ;
; -0.798 ; UART_RX:uart|RX_data[6] ; freq_out[6]$latch ; clock        ; reset_n     ; 0.500        ; 1.342      ; 1.922      ;
; -0.768 ; UART_RX:uart|RX_data[1] ; freq_out[1]$latch ; clock        ; reset_n     ; 0.500        ; 1.342      ; 1.892      ;
; -0.763 ; UART_RX:uart|RX_data[2] ; freq_out[2]$latch ; clock        ; reset_n     ; 0.500        ; 1.340      ; 1.888      ;
; -0.760 ; UART_RX:uart|RX_data[4] ; freq_out[4]$latch ; clock        ; reset_n     ; 0.500        ; 1.343      ; 1.887      ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                  ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.087 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.069     ; 2.013      ;
; -1.048 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[0]              ; clock        ; clock       ; 1.000        ; -0.049     ; 1.994      ;
; -1.048 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[1]              ; clock        ; clock       ; 1.000        ; -0.049     ; 1.994      ;
; -1.048 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[2]              ; clock        ; clock       ; 1.000        ; -0.049     ; 1.994      ;
; -1.048 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[3]              ; clock        ; clock       ; 1.000        ; -0.049     ; 1.994      ;
; -1.048 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[4]              ; clock        ; clock       ; 1.000        ; -0.049     ; 1.994      ;
; -1.048 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[5]              ; clock        ; clock       ; 1.000        ; -0.049     ; 1.994      ;
; -1.048 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[6]              ; clock        ; clock       ; 1.000        ; -0.049     ; 1.994      ;
; -1.048 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[7]              ; clock        ; clock       ; 1.000        ; -0.049     ; 1.994      ;
; -1.019 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.069     ; 1.945      ;
; -1.002 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.069     ; 1.928      ;
; -0.997 ; rx_in                                     ; UART_RX:uart|RX_data_temp[7]              ; rx_in        ; clock       ; 0.500        ; 1.907      ; 3.389      ;
; -0.994 ; UART_RX:uart|RX_data[1]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.935      ;
; -0.976 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; 0.260      ; 2.231      ;
; -0.962 ; UART_RX:uart|RX_data_valid                ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.903      ;
; -0.917 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.844      ;
; -0.902 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.829      ;
; -0.899 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.826      ;
; -0.881 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.069     ; 1.807      ;
; -0.850 ; UART_RX:uart|RX_data[2]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.791      ;
; -0.846 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; 0.260      ; 2.101      ;
; -0.838 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.765      ;
; -0.835 ; UART_RX:uart|RX_data_valid                ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.946      ;
; -0.831 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.758      ;
; -0.828 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.069     ; 1.754      ;
; -0.823 ; UART_RX:uart|RX_data[1]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.934      ;
; -0.820 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.747      ;
; -0.818 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.429      ;
; -0.817 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.744      ;
; -0.817 ; UART_RX:uart|RX_data[4]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.758      ;
; -0.817 ; UART_RX:uart|RX_data[7]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.758      ;
; -0.815 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.426      ;
; -0.803 ; present_State.D_State                     ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.914      ;
; -0.802 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.729      ;
; -0.801 ; present_State.C_State                     ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.912      ;
; -0.799 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.726      ;
; -0.797 ; present_State.start_State                 ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; -0.083     ; 1.709      ;
; -0.788 ; UART_RX:uart|RX_data[4]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.899      ;
; -0.770 ; UART_RX:uart|RX_data[3]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.881      ;
; -0.760 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.069     ; 1.686      ;
; -0.745 ; UART_RX:uart|RX_data[6]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.686      ;
; -0.738 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.665      ;
; -0.736 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.347      ;
; -0.733 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.344      ;
; -0.732 ; UART_RX:uart|COUNTER:freq_count|count[10] ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.069     ; 1.658      ;
; -0.731 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.658      ;
; -0.723 ; present_State.S_State                     ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.115      ; 1.833      ;
; -0.720 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.647      ;
; -0.718 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.645      ;
; -0.717 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.644      ;
; -0.702 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.629      ;
; -0.699 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.626      ;
; -0.692 ; UART_RX:uart|RX_data[5]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.803      ;
; -0.679 ; UART_RX:uart|RX_data[2]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.790      ;
; -0.677 ; present_State.start_State                 ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.272     ; 1.400      ;
; -0.676 ; UART_RX:uart|RX_data[5]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.617      ;
; -0.672 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.928      ;
; -0.672 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.928      ;
; -0.666 ; UART_RX:uart|RX_data[3]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.607      ;
; -0.661 ; UART_RX:uart|RX_data_valid                ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.602      ;
; -0.657 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.584      ;
; -0.657 ; UART_RX:uart|RX_data[4]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.598      ;
; -0.654 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.910      ;
; -0.647 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.258      ;
; -0.646 ; UART_RX:uart|RX_data[7]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.757      ;
; -0.638 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.565      ;
; -0.634 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.245      ;
; -0.631 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.558      ;
; -0.627 ; UART_RX:uart|RX_data[0]                   ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.568      ;
; -0.623 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.550      ;
; -0.623 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.550      ;
; -0.620 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.547      ;
; -0.618 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.545      ;
; -0.617 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.068     ; 1.544      ;
; -0.613 ; UART_RX:uart|COUNTER:freq_count|count[11] ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.069     ; 1.539      ;
; -0.609 ; present_State.C_State                     ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.550      ;
; -0.609 ; UART_RX:uart|RX_data[5]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.550      ;
; -0.605 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.532      ;
; -0.602 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 1.000        ; -0.068     ; 1.529      ;
; -0.601 ; UART_RX:uart|reset_counter                ; UART_RX:uart|reset_counter                ; clock        ; clock       ; 1.000        ; -0.055     ; 1.541      ;
; -0.601 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.857      ;
; -0.599 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 1.000        ; -0.068     ; 1.526      ;
; -0.588 ; UART_RX:uart|read_data_signal             ; UART_RX:uart|present_State.start_State    ; clock        ; clock       ; 1.000        ; -0.385     ; 1.198      ;
; -0.588 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.528      ;
; -0.587 ; UART_RX:uart|RX_data[3]                   ; present_State.C_State                     ; clock        ; clock       ; 1.000        ; -0.055     ; 1.527      ;
; -0.584 ; UART_RX:uart|RX_data[6]                   ; present_State.start_State                 ; clock        ; clock       ; 1.000        ; 0.116      ; 1.695      ;
; -0.574 ; UART_RX:uart|RX_data[1]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.515      ;
; -0.572 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.828      ;
; -0.572 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.828      ;
; -0.571 ; UART_RX:uart|RX_data[2]                   ; present_State.U_State                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.512      ;
; -0.570 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.510      ;
; -0.557 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.484      ;
; -0.554 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.810      ;
; -0.553 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.480      ;
; -0.539 ; present_State.S_State                     ; present_State.S_State                     ; clock        ; clock       ; 1.000        ; -0.055     ; 1.479      ;
; -0.538 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.068     ; 1.465      ;
; -0.531 ; UART_RX:uart|RX_data_valid                ; present_State.D_State                     ; clock        ; clock       ; 1.000        ; -0.055     ; 1.471      ;
; -0.531 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.068     ; 1.458      ;
; -0.527 ; UART_RX:uart|RX_data[4]                   ; present_State.D_State                     ; clock        ; clock       ; 1.000        ; -0.055     ; 1.467      ;
; -0.523 ; UART_RX:uart|COUNTER:freq_count|count[10] ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.450      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'present_State.ok_State'                                                                                    ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node    ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; -0.127 ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 0.500        ; 0.952      ; 1.028      ;
; 0.346  ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 1.000        ; 0.952      ; 1.055      ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'present_State.ok_State'                                                                                     ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node    ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; -0.215 ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 0.000        ; 1.035      ; 1.000      ;
; 0.267  ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; -0.500       ; 1.035      ; 0.982      ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.312 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.start_State         ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|X2                                ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.IDLE_State          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; present_State.S_State                          ; present_State.S_State                          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|RX_data_valid                     ; UART_RX:uart|RX_data_valid                     ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|n_data_bits[1]                    ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.338 ; present_State.U_State                          ; present_State.ok_State                         ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.537      ;
; 0.351 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|present_State.reset_State         ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.550      ;
; 0.357 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data_temp[2]                   ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; UART_RX:uart|RX_data_temp[5]                   ; UART_RX:uart|RX_data_temp[4]                   ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data_temp[5]                   ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data_temp[1]                   ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.557      ;
; 0.373 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.572      ;
; 0.374 ; present_State.IDLE_State                       ; present_State.start_State                      ; present_State.IDLE_State ; clock       ; 0.000        ; 2.180      ; 2.898      ;
; 0.378 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.577      ;
; 0.378 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.577      ;
; 0.411 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 0.939      ;
; 0.423 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 0.951      ;
; 0.425 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|present_State.bit_read_prep_State ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.624      ;
; 0.431 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 0.959      ;
; 0.431 ; UART_RX:uart|RX_data_temp[0]                   ; UART_RX:uart|RX_data[0]                        ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.630      ;
; 0.436 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 0.964      ;
; 0.442 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.641      ;
; 0.443 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 0.971      ;
; 0.450 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data_temp[3]                   ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data_temp[6]                   ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.650      ;
; 0.452 ; present_State.ok_State                         ; present_State.start_State                      ; present_State.ok_State   ; clock       ; 0.000        ; 2.180      ; 2.976      ;
; 0.460 ; UART_RX:uart|COUNTER:freq_count|count[15]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.672      ;
; 0.484 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.696      ;
; 0.495 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.Rx_State            ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.695      ;
; 0.498 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.710      ;
; 0.498 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.710      ;
; 0.499 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.028      ;
; 0.500 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.712      ;
; 0.502 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|reset_counter                     ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.715      ;
; 0.503 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.715      ;
; 0.503 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data[1]                        ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.716      ;
; 0.504 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.716      ;
; 0.512 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.040      ;
; 0.513 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; present_State.S_State                          ; present_State.C_State                          ; clock                    ; clock       ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.728      ;
; 0.519 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.start_State         ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.048      ;
; 0.522 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_State      ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.721      ;
; 0.527 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.055      ;
; 0.538 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.737      ;
; 0.539 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.067      ;
; 0.540 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.739      ;
; 0.540 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.739      ;
; 0.551 ; UART_RX:uart|present_State.Rx_State            ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.750      ;
; 0.583 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.782      ;
; 0.591 ; present_State.C_State                          ; present_State.D_State                          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.790      ;
; 0.594 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.bit_read_prep_State ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.793      ;
; 0.596 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.124      ;
; 0.603 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.131      ;
; 0.608 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.136      ;
; 0.615 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.143      ;
; 0.616 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data_temp[0]                   ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.815      ;
; 0.616 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.144      ;
; 0.618 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data[2]                        ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.817      ;
; 0.623 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.151      ;
; 0.628 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.827      ;
; 0.628 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.156      ;
; 0.632 ; UART_RX:uart|X2                                ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.161      ;
; 0.635 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.163      ;
; 0.640 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data[3]                        ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.839      ;
; 0.649 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.861      ;
; 0.660 ; present_State.D_State                          ; present_State.U_State                          ; clock                    ; clock       ; 0.000        ; 0.056      ; 0.860      ;
; 0.660 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.859      ;
; 0.683 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|present_State.IDLE_State          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.882      ;
; 0.699 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.227      ;
; 0.702 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.901      ;
; 0.711 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.239      ;
; 0.712 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.240      ;
; 0.719 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.247      ;
; 0.724 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.252      ;
; 0.725 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.924      ;
; 0.731 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.384      ; 1.259      ;
; 0.732 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.931      ;
; 0.732 ; UART_RX:uart|RX_data[6]                        ; present_State.D_State                          ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.931      ;
; 0.733 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|RX_data_valid                     ; clock                    ; clock       ; 0.000        ; 0.061      ; 0.938      ;
; 0.733 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.945      ;
; 0.742 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.954      ;
; 0.743 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.955      ;
; 0.745 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.055      ; 0.944      ;
; 0.747 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.959      ;
; 0.752 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 0.000        ; 0.068      ; 0.964      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'reset_n'                                                                                      ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; 0.563 ; UART_RX:uart|RX_data[3] ; freq_out[3]$latch ; clock        ; reset_n     ; -0.500       ; 1.698      ; 1.801      ;
; 0.734 ; UART_RX:uart|RX_data[2] ; freq_out[2]$latch ; clock        ; reset_n     ; -0.500       ; 1.528      ; 1.802      ;
; 0.740 ; UART_RX:uart|RX_data[1] ; freq_out[1]$latch ; clock        ; reset_n     ; -0.500       ; 1.529      ; 1.809      ;
; 0.740 ; UART_RX:uart|RX_data[4] ; freq_out[4]$latch ; clock        ; reset_n     ; -0.500       ; 1.530      ; 1.810      ;
; 0.770 ; UART_RX:uart|RX_data[7] ; freq_out[7]$latch ; clock        ; reset_n     ; -0.500       ; 1.530      ; 1.840      ;
; 0.772 ; UART_RX:uart|RX_data[6] ; freq_out[6]$latch ; clock        ; reset_n     ; -0.500       ; 1.529      ; 1.841      ;
; 0.782 ; UART_RX:uart|RX_data[0] ; freq_out[0]$latch ; clock        ; reset_n     ; -0.500       ; 1.465      ; 1.787      ;
; 0.801 ; UART_RX:uart|RX_data[5] ; freq_out[5]$latch ; clock        ; reset_n     ; -0.500       ; 1.526      ; 1.867      ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'present_State.IDLE_State'                                                                                  ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; 1.625 ; present_State.start_State ; reset_n_UART_RX ; clock        ; present_State.IDLE_State ; 0.000        ; -1.118     ; 0.527      ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                                                                                                                 ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.151 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 0.500        ; 1.908      ; 3.534      ;
; -1.151 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 0.500        ; 1.908      ; 3.534      ;
; -1.151 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 0.500        ; 1.908      ; 3.534      ;
; -1.151 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 0.500        ; 1.908      ; 3.534      ;
; -1.135 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 0.500        ; 1.907      ; 3.517      ;
; -1.135 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 0.500        ; 1.907      ; 3.517      ;
; -0.962 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 0.500        ; 2.097      ; 3.534      ;
; -0.601 ; reset_n_UART_RX            ; UART_RX:uart|present_State.reset_State         ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.518      ;
; -0.601 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_State      ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.518      ;
; -0.601 ; reset_n_UART_RX            ; UART_RX:uart|present_State.stop_State          ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.518      ;
; -0.601 ; reset_n_UART_RX            ; UART_RX:uart|present_State.Rx_State            ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.518      ;
; -0.601 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_prep_State ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.518      ;
; -0.562 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 1.000        ; 1.908      ; 3.445      ;
; -0.562 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 1.000        ; 1.908      ; 3.445      ;
; -0.562 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 1.000        ; 1.908      ; 3.445      ;
; -0.562 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 1.000        ; 1.908      ; 3.445      ;
; -0.550 ; reset_n_UART_RX            ; UART_RX:uart|reset_counter                     ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.467      ;
; -0.532 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 1.000        ; 1.907      ; 3.414      ;
; -0.532 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 1.000        ; 1.907      ; 3.414      ;
; -0.527 ; reset_n_UART_RX            ; UART_RX:uart|present_State.IDLE_State          ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.444      ;
; -0.527 ; reset_n_UART_RX            ; UART_RX:uart|reset_start_bit                   ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.444      ;
; -0.527 ; reset_n_UART_RX            ; UART_RX:uart|present_State.start_State         ; present_State.IDLE_State ; clock       ; 1.000        ; 0.922      ; 2.444      ;
; -0.488 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[0]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.928      ; 2.411      ;
; -0.479 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[5]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.928      ; 2.402      ;
; -0.479 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[3]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.928      ; 2.402      ;
; -0.479 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[4]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.928      ; 2.402      ;
; -0.479 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[6]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.928      ; 2.402      ;
; -0.479 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[2]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.928      ; 2.402      ;
; -0.479 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[7]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.928      ; 2.402      ;
; -0.479 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[1]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.928      ; 2.402      ;
; -0.373 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 1.000        ; 2.097      ; 3.445      ;
; -0.356 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 1.000        ; -0.054     ; 1.297      ;
; -0.356 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 1.000        ; -0.054     ; 1.297      ;
; -0.356 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 1.000        ; -0.054     ; 1.297      ;
; -0.356 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 1.000        ; -0.054     ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; -0.040 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 1.000        ; 0.262      ; 1.297      ;
; 0.094  ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 1.000        ; 0.261      ; 1.162      ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'present_State.IDLE_State'                                                               ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; -1.141 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 0.500        ; 0.915      ; 1.625      ;
; -0.521 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 1.000        ; 0.915      ; 1.505      ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'rx_in'                                                                                               ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.483 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; rx_in       ; 0.500        ; 0.146      ; 1.114      ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'present_State.ok_State'                                                          ;
+--------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; -0.392 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 0.500        ; 0.952      ; 1.093      ;
; 0.016  ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 1.000        ; 0.952      ; 1.185      ;
+--------+-----------+------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'present_State.ok_State'                                                          ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; 0.106 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 0.000        ; 1.035      ; 1.161      ;
; 0.511 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; -0.500       ; 1.035      ; 1.066      ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'present_State.IDLE_State'                                                               ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; 0.419 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 0.000        ; 0.979      ; 1.418      ;
; 1.009 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; -0.500       ; 0.979      ; 1.508      ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                                                                                                                 ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.515 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.044      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.665 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.385      ; 1.194      ;
; 0.918 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 0.000        ; 2.180      ; 3.282      ;
; 0.994 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 0.000        ; 0.056      ; 1.194      ;
; 0.994 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 0.000        ; 0.056      ; 1.194      ;
; 0.994 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.056      ; 1.194      ;
; 0.994 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 0.000        ; 0.056      ; 1.194      ;
; 1.001 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[5]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.066      ; 2.231      ;
; 1.001 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[3]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.066      ; 2.231      ;
; 1.001 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[4]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.066      ; 2.231      ;
; 1.001 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[6]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.066      ; 2.231      ;
; 1.001 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[2]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.066      ; 2.231      ;
; 1.001 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[7]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.066      ; 2.231      ;
; 1.001 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[1]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.066      ; 2.231      ;
; 1.005 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[0]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 1.066      ; 2.235      ;
; 1.058 ; reset_n_UART_RX            ; UART_RX:uart|present_State.IDLE_State          ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.282      ;
; 1.058 ; reset_n_UART_RX            ; UART_RX:uart|reset_start_bit                   ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.282      ;
; 1.058 ; reset_n_UART_RX            ; UART_RX:uart|present_State.start_State         ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.282      ;
; 1.076 ; reset_n_UART_RX            ; UART_RX:uart|reset_counter                     ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.300      ;
; 1.088 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 0.000        ; 1.981      ; 3.253      ;
; 1.088 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 0.000        ; 1.981      ; 3.253      ;
; 1.116 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 0.000        ; 1.982      ; 3.282      ;
; 1.116 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 0.000        ; 1.982      ; 3.282      ;
; 1.116 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 0.000        ; 1.982      ; 3.282      ;
; 1.116 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 0.000        ; 1.982      ; 3.282      ;
; 1.140 ; reset_n_UART_RX            ; UART_RX:uart|present_State.reset_State         ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.364      ;
; 1.140 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_State      ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.364      ;
; 1.140 ; reset_n_UART_RX            ; UART_RX:uart|present_State.stop_State          ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.364      ;
; 1.140 ; reset_n_UART_RX            ; UART_RX:uart|present_State.Rx_State            ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.364      ;
; 1.140 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_prep_State ; present_State.IDLE_State ; clock       ; 0.000        ; 1.060      ; 2.364      ;
; 1.518 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; -0.500       ; 2.180      ; 3.382      ;
; 1.700 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; -0.500       ; 1.981      ; 3.365      ;
; 1.700 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; -0.500       ; 1.981      ; 3.365      ;
; 1.716 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; -0.500       ; 1.982      ; 3.382      ;
; 1.716 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; -0.500       ; 1.982      ; 3.382      ;
; 1.716 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; -0.500       ; 1.982      ; 3.382      ;
; 1.716 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; -0.500       ; 1.982      ; 3.382      ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'rx_in'                                                                                               ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 1.026 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; rx_in       ; -0.500       ; 0.303      ; 1.003      ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -0.842 ; -5.955        ;
; present_State.IDLE_State ; -0.801 ; -0.801        ;
; reset_n                  ; -0.541 ; -0.996        ;
; present_State.ok_State   ; 0.145  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; present_State.ok_State   ; -0.115 ; -0.115        ;
; reset_n                  ; 0.146  ; 0.000         ;
; clock                    ; 0.160  ; 0.000         ;
; present_State.IDLE_State ; 1.039  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -0.968 ; -7.744        ;
; present_State.IDLE_State ; -0.802 ; -0.802        ;
; present_State.ok_State   ; 0.034  ; 0.000         ;
; rx_in                    ; 0.160  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary             ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; present_State.IDLE_State ; 0.156 ; 0.000         ;
; present_State.ok_State   ; 0.299 ; 0.000         ;
; clock                    ; 0.314 ; 0.000         ;
; rx_in                    ; 0.500 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -3.000 ; -61.293       ;
; rx_in                    ; -3.000 ; -4.172        ;
; reset_n                  ; -3.000 ; -3.000        ;
; present_State.ok_State   ; 0.417  ; 0.000         ;
; present_State.IDLE_State ; 0.442  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.842 ; rx_in                                     ; UART_RX:uart|RX_data_temp[7]              ; rx_in                    ; clock       ; 0.500        ; 1.189      ; 2.508      ;
; -0.397 ; UART_RX:uart|start_bit                    ; UART_RX:uart|present_State.start_State    ; rx_in                    ; clock       ; 0.500        ; -0.496     ; 0.378      ;
; -0.393 ; UART_RX:uart|start_bit                    ; UART_RX:uart|present_State.IDLE_State     ; rx_in                    ; clock       ; 0.500        ; -0.496     ; 0.374      ;
; -0.311 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[0]              ; clock                    ; clock       ; 1.000        ; -0.032     ; 1.266      ;
; -0.311 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[1]              ; clock                    ; clock       ; 1.000        ; -0.032     ; 1.266      ;
; -0.311 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[2]              ; clock                    ; clock       ; 1.000        ; -0.032     ; 1.266      ;
; -0.311 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[3]              ; clock                    ; clock       ; 1.000        ; -0.032     ; 1.266      ;
; -0.311 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[4]              ; clock                    ; clock       ; 1.000        ; -0.032     ; 1.266      ;
; -0.311 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[5]              ; clock                    ; clock       ; 1.000        ; -0.032     ; 1.266      ;
; -0.311 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[6]              ; clock                    ; clock       ; 1.000        ; -0.032     ; 1.266      ;
; -0.311 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|RX_data_temp[7]              ; clock                    ; clock       ; 1.000        ; -0.032     ; 1.266      ;
; -0.284 ; present_State.ok_State                    ; present_State.start_State                 ; present_State.ok_State   ; clock       ; 0.500        ; 1.344      ; 2.220      ;
; -0.258 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; -0.045     ; 1.200      ;
; -0.247 ; UART_RX:uart|RX_data_valid                ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 1.198      ;
; -0.233 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.176      ;
; -0.231 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; -0.045     ; 1.173      ;
; -0.229 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.172      ;
; -0.219 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; -0.045     ; 1.161      ;
; -0.212 ; UART_RX:uart|RX_data[1]                   ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 1.163      ;
; -0.211 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.154      ;
; -0.197 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; 0.154      ; 1.338      ;
; -0.176 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.119      ;
; -0.173 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.116      ;
; -0.172 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.115      ;
; -0.171 ; present_State.IDLE_State                  ; present_State.start_State                 ; present_State.IDLE_State ; clock       ; 0.500        ; 1.344      ; 2.107      ;
; -0.168 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; -0.045     ; 1.110      ;
; -0.165 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.108      ;
; -0.161 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.104      ;
; -0.152 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock                    ; clock       ; 1.000        ; -0.235     ; 0.904      ;
; -0.148 ; present_State.start_State                 ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; -0.057     ; 1.078      ;
; -0.143 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.086      ;
; -0.130 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock                    ; clock       ; 1.000        ; -0.235     ; 0.882      ;
; -0.124 ; UART_RX:uart|RX_data[2]                   ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 1.075      ;
; -0.124 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; -0.045     ; 1.066      ;
; -0.119 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; 0.154      ; 1.260      ;
; -0.117 ; UART_RX:uart|RX_data_valid                ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.208      ;
; -0.108 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.051      ;
; -0.105 ; UART_RX:uart|RX_data[7]                   ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 1.056      ;
; -0.105 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.048      ;
; -0.104 ; UART_RX:uart|RX_data[6]                   ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.047      ;
; -0.101 ; present_State.D_State                     ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.192      ;
; -0.098 ; present_State.C_State                     ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.189      ;
; -0.097 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.040      ;
; -0.096 ; present_State.start_State                 ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.211     ; 0.872      ;
; -0.095 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock                    ; clock       ; 1.000        ; -0.235     ; 0.847      ;
; -0.093 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.036      ;
; -0.093 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock                    ; clock       ; 1.000        ; 0.155      ; 1.235      ;
; -0.089 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock                    ; clock       ; 1.000        ; 0.155      ; 1.231      ;
; -0.088 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; -0.045     ; 1.030      ;
; -0.087 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.030      ;
; -0.084 ; UART_RX:uart|RX_data[4]                   ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 1.035      ;
; -0.080 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock                    ; clock       ; 1.000        ; -0.235     ; 0.832      ;
; -0.079 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock                    ; clock       ; 1.000        ; 0.155      ; 1.221      ;
; -0.077 ; UART_RX:uart|RX_data[4]                   ; present_State.U_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 1.028      ;
; -0.076 ; UART_RX:uart|COUNTER:freq_count|count[10] ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; -0.045     ; 1.018      ;
; -0.076 ; UART_RX:uart|RX_data_valid                ; present_State.U_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 1.027      ;
; -0.075 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock                    ; clock       ; 1.000        ; -0.044     ; 1.018      ;
; -0.070 ; UART_RX:uart|RX_data[1]                   ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.161      ;
; -0.066 ; UART_RX:uart|RX_data[3]                   ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.157      ;
; -0.057 ; present_State.S_State                     ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.148      ;
; -0.055 ; UART_RX:uart|RX_data[4]                   ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.146      ;
; -0.048 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.991      ;
; -0.041 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock                    ; clock       ; 1.000        ; 0.155      ; 1.183      ;
; -0.040 ; present_State.C_State                     ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.991      ;
; -0.040 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.983      ;
; -0.037 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.980      ;
; -0.036 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.979      ;
; -0.033 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.976      ;
; -0.029 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.972      ;
; -0.029 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.972      ;
; -0.025 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.968      ;
; -0.025 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock                    ; clock       ; 1.000        ; 0.155      ; 1.167      ;
; -0.024 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock                    ; clock       ; 1.000        ; -0.235     ; 0.776      ;
; -0.021 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock                    ; clock       ; 1.000        ; 0.155      ; 1.163      ;
; -0.019 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.962      ;
; -0.019 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.962      ;
; -0.017 ; UART_RX:uart|RX_data[5]                   ; present_State.U_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.968      ;
; -0.016 ; UART_RX:uart|reset_counter                ; UART_RX:uart|reset_counter                ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.967      ;
; -0.012 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.963      ;
; -0.011 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock                    ; clock       ; 1.000        ; 0.155      ; 1.153      ;
; -0.007 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.950      ;
; -0.006 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock                    ; clock       ; 1.000        ; -0.235     ; 0.758      ;
; -0.005 ; UART_RX:uart|read_data_signal             ; UART_RX:uart|present_State.start_State    ; clock                    ; clock       ; 1.000        ; -0.236     ; 0.756      ;
; -0.005 ; UART_RX:uart|RX_data[3]                   ; present_State.U_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.956      ;
; 0.000  ; UART_RX:uart|RX_data[2]                   ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.091      ;
; 0.002  ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.949      ;
; 0.005  ; UART_RX:uart|COUNTER:freq_count|count[11] ; UART_RX:uart|read_data_signal             ; clock                    ; clock       ; 1.000        ; -0.045     ; 0.937      ;
; 0.005  ; UART_RX:uart|RX_data[5]                   ; present_State.start_State                 ; clock                    ; clock       ; 1.000        ; 0.104      ; 1.086      ;
; 0.008  ; UART_RX:uart|RX_data[5]                   ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.943      ;
; 0.019  ; UART_RX:uart|RX_data[4]                   ; present_State.D_State                     ; clock                    ; clock       ; 1.000        ; -0.037     ; 0.931      ;
; 0.019  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.924      ;
; 0.020  ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.923      ;
; 0.020  ; UART_RX:uart|RX_data_valid                ; present_State.D_State                     ; clock                    ; clock       ; 1.000        ; -0.037     ; 0.930      ;
; 0.024  ; present_State.S_State                     ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.927      ;
; 0.025  ; UART_RX:uart|RX_data[0]                   ; present_State.S_State                     ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.926      ;
; 0.027  ; UART_RX:uart|RX_data[3]                   ; present_State.C_State                     ; clock                    ; clock       ; 1.000        ; -0.037     ; 0.923      ;
; 0.027  ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock                    ; clock       ; 1.000        ; 0.155      ; 1.115      ;
; 0.028  ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.915      ;
; 0.031  ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock                    ; clock       ; 1.000        ; -0.044     ; 0.912      ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'present_State.IDLE_State'                                                                                  ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; -0.801 ; present_State.start_State ; reset_n_UART_RX ; clock        ; present_State.IDLE_State ; 1.000        ; -0.849     ; 0.359      ;
+--------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'reset_n'                                                                                      ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -0.541 ; UART_RX:uart|RX_data[3] ; freq_out[3]$latch ; clock        ; reset_n     ; 0.500        ; 1.280      ; 1.275      ;
; -0.103 ; UART_RX:uart|RX_data[5] ; freq_out[5]$latch ; clock        ; reset_n     ; 0.500        ; 1.179      ; 1.320      ;
; -0.094 ; UART_RX:uart|RX_data[7] ; freq_out[7]$latch ; clock        ; reset_n     ; 0.500        ; 1.183      ; 1.315      ;
; -0.072 ; UART_RX:uart|RX_data[6] ; freq_out[6]$latch ; clock        ; reset_n     ; 0.500        ; 1.182      ; 1.293      ;
; -0.065 ; UART_RX:uart|RX_data[0] ; freq_out[0]$latch ; clock        ; reset_n     ; 0.500        ; 1.142      ; 1.245      ;
; -0.044 ; UART_RX:uart|RX_data[4] ; freq_out[4]$latch ; clock        ; reset_n     ; 0.500        ; 1.183      ; 1.266      ;
; -0.042 ; UART_RX:uart|RX_data[2] ; freq_out[2]$latch ; clock        ; reset_n     ; 0.500        ; 1.181      ; 1.262      ;
; -0.035 ; UART_RX:uart|RX_data[1] ; freq_out[1]$latch ; clock        ; reset_n     ; 0.500        ; 1.182      ; 1.255      ;
+--------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'present_State.ok_State'                                                                                   ;
+-------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node    ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; 0.145 ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 0.500        ; 0.587      ; 0.595      ;
; 0.569 ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 1.000        ; 0.587      ; 0.671      ;
+-------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'present_State.ok_State'                                                                                     ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node    ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+
; -0.115 ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; 0.000        ; 0.641      ; 0.631      ;
; 0.324  ; present_State.ok_State ; data_valid ; present_State.ok_State ; present_State.ok_State ; -0.500       ; 0.641      ; 0.570      ;
+--------+------------------------+------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'reset_n'                                                                                      ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; UART_RX:uart|RX_data[3] ; freq_out[3]$latch ; clock        ; reset_n     ; -0.500       ; 1.413      ; 1.099      ;
; 0.229 ; UART_RX:uart|RX_data[1] ; freq_out[1]$latch ; clock        ; reset_n     ; -0.500       ; 1.308      ; 1.077      ;
; 0.239 ; UART_RX:uart|RX_data[2] ; freq_out[2]$latch ; clock        ; reset_n     ; -0.500       ; 1.307      ; 1.086      ;
; 0.239 ; UART_RX:uart|RX_data[4] ; freq_out[4]$latch ; clock        ; reset_n     ; -0.500       ; 1.309      ; 1.088      ;
; 0.263 ; UART_RX:uart|RX_data[0] ; freq_out[0]$latch ; clock        ; reset_n     ; -0.500       ; 1.267      ; 1.070      ;
; 0.270 ; UART_RX:uart|RX_data[6] ; freq_out[6]$latch ; clock        ; reset_n     ; -0.500       ; 1.308      ; 1.118      ;
; 0.286 ; UART_RX:uart|RX_data[7] ; freq_out[7]$latch ; clock        ; reset_n     ; -0.500       ; 1.309      ; 1.135      ;
; 0.292 ; UART_RX:uart|RX_data[5] ; freq_out[5]$latch ; clock        ; reset_n     ; -0.500       ; 1.306      ; 1.138      ;
+-------+-------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.160 ; present_State.IDLE_State                       ; present_State.start_State                      ; present_State.IDLE_State ; clock       ; 0.000        ; 1.401      ; 1.770      ;
; 0.186 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.start_State         ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|X2                                ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.IDLE_State          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|RX_data_valid                     ; UART_RX:uart|RX_data_valid                     ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|n_data_bits[1]                    ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; present_State.S_State                          ; present_State.S_State                          ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; present_State.U_State                          ; present_State.ok_State                         ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.313      ;
; 0.204 ; UART_RX:uart|RX_data_temp[5]                   ; UART_RX:uart|RX_data_temp[4]                   ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data_temp[5]                   ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data_temp[2]                   ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data_temp[1]                   ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.327      ;
; 0.212 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|present_State.reset_State         ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.336      ;
; 0.215 ; present_State.ok_State                         ; present_State.start_State                      ; present_State.ok_State   ; clock       ; 0.000        ; 1.401      ; 1.825      ;
; 0.220 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.342      ;
; 0.244 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.563      ;
; 0.252 ; UART_RX:uart|RX_data_temp[0]                   ; UART_RX:uart|RX_data[0]                        ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|present_State.bit_read_prep_State ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.575      ;
; 0.256 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.575      ;
; 0.260 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.381      ;
; 0.264 ; UART_RX:uart|COUNTER:freq_count|count[15]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.392      ;
; 0.264 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data_temp[3]                   ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data_temp[6]                   ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.585      ;
; 0.269 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.588      ;
; 0.275 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.Rx_State            ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.397      ;
; 0.280 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|reset_counter                     ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data[1]                        ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.402      ;
; 0.287 ; present_State.S_State                          ; present_State.C_State                          ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.415      ;
; 0.294 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.428      ;
; 0.305 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.626      ;
; 0.308 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.436      ;
; 0.309 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.start_State         ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_State      ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.432      ;
; 0.319 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.638      ;
; 0.319 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.638      ;
; 0.322 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.641      ;
; 0.325 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[0]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[3]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.447      ;
; 0.327 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; UART_RX:uart|present_State.Rx_State            ; UART_RX:uart|X2                                ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.449      ;
; 0.335 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.654      ;
; 0.338 ; present_State.C_State                          ; present_State.D_State                          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.459      ;
; 0.345 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data_temp[0]                   ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.466      ;
; 0.345 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data[2]                        ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.466      ;
; 0.348 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.469      ;
; 0.357 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data[3]                        ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.478      ;
; 0.358 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.479      ;
; 0.360 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.bit_read_prep_State ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.481      ;
; 0.364 ; UART_RX:uart|X2                                ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.236      ; 0.684      ;
; 0.373 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.692      ;
; 0.373 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.501      ;
; 0.376 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.695      ;
; 0.381 ; present_State.D_State                          ; present_State.U_State                          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.502      ;
; 0.382 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[1]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.503      ;
; 0.385 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.704      ;
; 0.385 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.704      ;
; 0.388 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.707      ;
; 0.388 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.707      ;
; 0.396 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|present_State.IDLE_State          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.517      ;
; 0.398 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.717      ;
; 0.401 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.720      ;
; 0.414 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.535      ;
; 0.421 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|present_State.stop_State          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.542      ;
; 0.425 ; UART_RX:uart|RX_data[6]                        ; present_State.D_State                          ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.546      ;
; 0.428 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|RX_data_valid                     ; clock                    ; clock       ; 0.000        ; 0.042      ; 0.554      ;
; 0.429 ; UART_RX:uart|RX_data_temp[5]                   ; UART_RX:uart|RX_data[5]                        ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.550      ;
; 0.429 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|n_data_bits[2]                    ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.550      ;
; 0.437 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|reset_start_bit                   ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.558      ;
; 0.437 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data[6]                        ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.558      ;
; 0.440 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data[7]                        ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.561      ;
; 0.442 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.761      ;
; 0.445 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.044      ; 0.575      ;
; 0.451 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.770      ;
; 0.452 ; UART_RX:uart|present_State.Rx_State            ; UART_RX:uart|present_State.bit_read_prep_State ; clock                    ; clock       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.572      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'present_State.IDLE_State'                                                                                  ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+
; 1.039 ; present_State.start_State ; reset_n_UART_RX ; clock        ; present_State.IDLE_State ; 0.000        ; -0.748     ; 0.311      ;
+-------+---------------------------+-----------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                                                                                                                 ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.968 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 0.500        ; 1.190      ; 2.625      ;
; -0.968 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 0.500        ; 1.190      ; 2.625      ;
; -0.968 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 0.500        ; 1.190      ; 2.625      ;
; -0.968 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 0.500        ; 1.190      ; 2.625      ;
; -0.953 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 0.500        ; 1.189      ; 2.609      ;
; -0.953 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 0.500        ; 1.189      ; 2.609      ;
; -0.814 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 0.500        ; 1.344      ; 2.625      ;
; -0.129 ; reset_n_UART_RX            ; UART_RX:uart|present_State.reset_State         ; present_State.IDLE_State ; clock       ; 1.000        ; 0.588      ; 1.704      ;
; -0.129 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_State      ; present_State.IDLE_State ; clock       ; 1.000        ; 0.588      ; 1.704      ;
; -0.129 ; reset_n_UART_RX            ; UART_RX:uart|present_State.stop_State          ; present_State.IDLE_State ; clock       ; 1.000        ; 0.588      ; 1.704      ;
; -0.129 ; reset_n_UART_RX            ; UART_RX:uart|present_State.Rx_State            ; present_State.IDLE_State ; clock       ; 1.000        ; 0.588      ; 1.704      ;
; -0.129 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_prep_State ; present_State.IDLE_State ; clock       ; 1.000        ; 0.588      ; 1.704      ;
; -0.084 ; reset_n_UART_RX            ; UART_RX:uart|present_State.IDLE_State          ; present_State.IDLE_State ; clock       ; 1.000        ; 0.588      ; 1.659      ;
; -0.084 ; reset_n_UART_RX            ; UART_RX:uart|reset_start_bit                   ; present_State.IDLE_State ; clock       ; 1.000        ; 0.588      ; 1.659      ;
; -0.084 ; reset_n_UART_RX            ; UART_RX:uart|present_State.start_State         ; present_State.IDLE_State ; clock       ; 1.000        ; 0.588      ; 1.659      ;
; -0.083 ; reset_n_UART_RX            ; UART_RX:uart|reset_counter                     ; present_State.IDLE_State ; clock       ; 1.000        ; 0.589      ; 1.659      ;
; -0.025 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[0]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.593      ; 1.605      ;
; -0.021 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[5]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.593      ; 1.601      ;
; -0.021 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[3]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.593      ; 1.601      ;
; -0.021 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[4]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.593      ; 1.601      ;
; -0.021 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[6]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.593      ; 1.601      ;
; -0.021 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[2]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.593      ; 1.601      ;
; -0.021 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[7]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.593      ; 1.601      ;
; -0.021 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[1]                        ; present_State.IDLE_State ; clock       ; 1.000        ; 0.593      ; 1.601      ;
; 0.081  ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 1.000        ; 1.190      ; 2.076      ;
; 0.081  ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 1.000        ; 1.190      ; 2.076      ;
; 0.081  ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 1.000        ; 1.190      ; 2.076      ;
; 0.081  ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 1.000        ; 1.190      ; 2.076      ;
; 0.095  ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 1.000        ; 1.189      ; 2.061      ;
; 0.095  ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 1.000        ; 1.189      ; 2.061      ;
; 0.127  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.824      ;
; 0.127  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.824      ;
; 0.127  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.824      ;
; 0.127  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 1.000        ; -0.036     ; 0.824      ;
; 0.235  ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 1.000        ; 1.344      ; 2.076      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.318  ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 1.000        ; 0.155      ; 0.824      ;
; 0.406  ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 1.000        ; 0.154      ; 0.735      ;
+--------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'present_State.IDLE_State'                                                               ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; -0.802 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 0.500        ; 0.552      ; 1.261      ;
; 0.131  ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 1.000        ; 0.552      ; 0.828      ;
+--------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'present_State.ok_State'                                                         ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; 0.034 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 0.500        ; 0.587      ; 0.581      ;
; 0.139 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 1.000        ; 0.587      ; 0.976      ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'rx_in'                                                                                              ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.160 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; rx_in       ; 0.500        ; 0.387      ; 0.704      ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'present_State.IDLE_State'                                                               ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+
; 0.156 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; 0.000        ; 0.596      ; 0.772      ;
; 1.069 ; reset_n   ; reset_n_UART_RX ; reset_n      ; present_State.IDLE_State ; -0.500       ; 0.596      ; 1.185      ;
+-------+-----------+-----------------+--------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'present_State.ok_State'                                                          ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+
; 0.299 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; 0.000        ; 0.641      ; 0.960      ;
; 0.402 ; reset_n   ; data_valid ; reset_n      ; present_State.ok_State ; -0.500       ; 0.641      ; 0.563      ;
+-------+-----------+------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                                                                                                                 ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.314 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal                  ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.633      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.391 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock                    ; clock       ; 0.000        ; 0.235      ; 0.710      ;
; 0.443 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; 0.000        ; 1.401      ; 1.968      ;
; 0.564 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[5]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 0.688      ; 1.356      ;
; 0.564 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[3]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 0.688      ; 1.356      ;
; 0.564 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[4]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 0.688      ; 1.356      ;
; 0.564 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[6]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 0.688      ; 1.356      ;
; 0.564 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[2]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 0.688      ; 1.356      ;
; 0.564 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[7]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 0.688      ; 1.356      ;
; 0.564 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[1]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 0.688      ; 1.356      ;
; 0.567 ; reset_n_UART_RX            ; UART_RX:uart|RX_data[0]                        ; present_State.IDLE_State ; clock       ; 0.000        ; 0.688      ; 1.359      ;
; 0.589 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; 0.000        ; 1.240      ; 1.953      ;
; 0.589 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; 0.000        ; 1.240      ; 1.953      ;
; 0.590 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock                    ; clock       ; 0.000        ; 0.036      ; 0.710      ;
; 0.604 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; 0.000        ; 1.240      ; 1.968      ;
; 0.604 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; 0.000        ; 1.240      ; 1.968      ;
; 0.604 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; 0.000        ; 1.240      ; 1.968      ;
; 0.604 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; 0.000        ; 1.240      ; 1.968      ;
; 0.618 ; reset_n_UART_RX            ; UART_RX:uart|present_State.IDLE_State          ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.405      ;
; 0.618 ; reset_n_UART_RX            ; UART_RX:uart|reset_start_bit                   ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.405      ;
; 0.618 ; reset_n_UART_RX            ; UART_RX:uart|present_State.start_State         ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.405      ;
; 0.626 ; reset_n_UART_RX            ; UART_RX:uart|reset_counter                     ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.413      ;
; 0.650 ; reset_n_UART_RX            ; UART_RX:uart|present_State.reset_State         ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.437      ;
; 0.650 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_State      ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.437      ;
; 0.650 ; reset_n_UART_RX            ; UART_RX:uart|present_State.stop_State          ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.437      ;
; 0.650 ; reset_n_UART_RX            ; UART_RX:uart|present_State.Rx_State            ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.437      ;
; 0.650 ; reset_n_UART_RX            ; UART_RX:uart|present_State.bit_read_prep_State ; present_State.IDLE_State ; clock       ; 0.000        ; 0.683      ; 1.437      ;
; 1.492 ; reset_n                    ; present_State.start_State                      ; reset_n                  ; clock       ; -0.500       ; 1.401      ; 2.517      ;
; 1.637 ; reset_n                    ; present_State.C_State                          ; reset_n                  ; clock       ; -0.500       ; 1.240      ; 2.501      ;
; 1.637 ; reset_n                    ; present_State.D_State                          ; reset_n                  ; clock       ; -0.500       ; 1.240      ; 2.501      ;
; 1.653 ; reset_n                    ; present_State.S_State                          ; reset_n                  ; clock       ; -0.500       ; 1.240      ; 2.517      ;
; 1.653 ; reset_n                    ; present_State.U_State                          ; reset_n                  ; clock       ; -0.500       ; 1.240      ; 2.517      ;
; 1.653 ; reset_n                    ; present_State.ok_State                         ; reset_n                  ; clock       ; -0.500       ; 1.240      ; 2.517      ;
; 1.653 ; reset_n                    ; present_State.IDLE_State                       ; reset_n                  ; clock       ; -0.500       ; 1.240      ; 2.517      ;
+-------+----------------------------+------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'rx_in'                                                                                               ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.500 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; rx_in       ; -0.500       ; 0.496      ; 0.610      ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+---------------------------+---------+--------+----------+---------+---------------------+
; Clock                     ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack          ; -2.073  ; -0.235 ; -1.375   ; 0.089   ; -3.000              ;
;  clock                    ; -1.292  ; 0.160  ; -1.375   ; 0.314   ; -3.000              ;
;  present_State.IDLE_State ; -2.073  ; 1.039  ; -1.325   ; 0.156   ; 0.417               ;
;  present_State.ok_State   ; -0.174  ; -0.235 ; -0.428   ; 0.089   ; 0.370               ;
;  reset_n                  ; -1.680  ; 0.146  ; N/A      ; N/A     ; -3.000              ;
;  rx_in                    ; N/A     ; N/A    ; -0.619   ; 0.500   ; -3.000              ;
; Design-wide TNS           ; -51.618 ; -0.235 ; -27.469  ; 0.0     ; -68.465             ;
;  clock                    ; -41.252 ; 0.000  ; -25.097  ; 0.000   ; -61.293             ;
;  present_State.IDLE_State ; -2.073  ; 0.000  ; -1.325   ; 0.000   ; 0.000               ;
;  present_State.ok_State   ; -0.174  ; -0.235 ; -0.428   ; 0.000   ; 0.000               ;
;  reset_n                  ; -8.119  ; 0.000  ; N/A      ; N/A     ; -3.000              ;
;  rx_in                    ; N/A     ; N/A    ; -0.619   ; 0.000   ; -4.172              ;
+---------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_valid_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_in                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_valid_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; freq_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_valid_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; freq_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; freq_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; freq_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_valid_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; freq_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; freq_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; freq_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clock                    ; clock                    ; 316      ; 0        ; 0        ; 0        ;
; present_State.IDLE_State ; clock                    ; 15       ; 1        ; 0        ; 0        ;
; present_State.ok_State   ; clock                    ; 1        ; 1        ; 0        ; 0        ;
; rx_in                    ; clock                    ; 1        ; 3        ; 0        ; 0        ;
; clock                    ; present_State.IDLE_State ; 1        ; 0        ; 0        ; 0        ;
; present_State.ok_State   ; present_State.ok_State   ; 0        ; 0        ; 1        ; 1        ;
; clock                    ; reset_n                  ; 0        ; 0        ; 8        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clock                    ; clock                    ; 316      ; 0        ; 0        ; 0        ;
; present_State.IDLE_State ; clock                    ; 15       ; 1        ; 0        ; 0        ;
; present_State.ok_State   ; clock                    ; 1        ; 1        ; 0        ; 0        ;
; rx_in                    ; clock                    ; 1        ; 3        ; 0        ; 0        ;
; clock                    ; present_State.IDLE_State ; 1        ; 0        ; 0        ; 0        ;
; present_State.ok_State   ; present_State.ok_State   ; 0        ; 0        ; 1        ; 1        ;
; clock                    ; reset_n                  ; 0        ; 0        ; 8        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                              ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clock                    ; clock                    ; 17       ; 0        ; 0        ; 0        ;
; present_State.IDLE_State ; clock                    ; 17       ; 0        ; 0        ; 0        ;
; reset_n                  ; clock                    ; 7        ; 7        ; 0        ; 0        ;
; reset_n                  ; present_State.IDLE_State ; 1        ; 1        ; 0        ; 0        ;
; reset_n                  ; present_State.ok_State   ; 0        ; 0        ; 1        ; 1        ;
; clock                    ; rx_in                    ; 0        ; 0        ; 1        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                               ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clock                    ; clock                    ; 17       ; 0        ; 0        ; 0        ;
; present_State.IDLE_State ; clock                    ; 17       ; 0        ; 0        ; 0        ;
; reset_n                  ; clock                    ; 7        ; 7        ; 0        ; 0        ;
; reset_n                  ; present_State.IDLE_State ; 1        ; 1        ; 0        ; 0        ;
; reset_n                  ; present_State.ok_State   ; 0        ; 0        ; 1        ; 1        ;
; clock                    ; rx_in                    ; 0        ; 0        ; 1        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------+
; Clock Status Summary                                                     ;
+--------------------------+--------------------------+------+-------------+
; Target                   ; Clock                    ; Type ; Status      ;
+--------------------------+--------------------------+------+-------------+
; clock                    ; clock                    ; Base ; Constrained ;
; present_State.IDLE_State ; present_State.IDLE_State ; Base ; Constrained ;
; present_State.ok_State   ; present_State.ok_State   ; Base ; Constrained ;
; reset_n                  ; reset_n                  ; Base ; Constrained ;
; rx_in                    ; rx_in                    ; Base ; Constrained ;
+--------------------------+--------------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; data_valid_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; data_valid_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 16 17:04:51 2020
Info: Command: quartus_sta dev_fonctions_barreFranche -c DFBF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DFBF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name rx_in rx_in
    Info (332105): create_clock -period 1.000 -name reset_n reset_n
    Info (332105): create_clock -period 1.000 -name present_State.IDLE_State present_State.IDLE_State
    Info (332105): create_clock -period 1.000 -name present_State.ok_State present_State.ok_State
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.073
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.073              -2.073 present_State.IDLE_State 
    Info (332119):    -1.680              -8.119 reset_n 
    Info (332119):    -1.292             -41.252 clock 
    Info (332119):    -0.174              -0.174 present_State.ok_State 
Info (332146): Worst-case hold slack is -0.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.235              -0.235 present_State.ok_State 
    Info (332119):     0.358               0.000 clock 
    Info (332119):     0.483               0.000 reset_n 
    Info (332119):     1.764               0.000 present_State.IDLE_State 
Info (332146): Worst-case recovery slack is -1.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.375             -25.097 clock 
    Info (332119):    -1.325              -1.325 present_State.IDLE_State 
    Info (332119):    -0.619              -0.619 rx_in 
    Info (332119):    -0.428              -0.428 present_State.ok_State 
Info (332146): Worst-case removal slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 present_State.ok_State 
    Info (332119):     0.402               0.000 present_State.IDLE_State 
    Info (332119):     0.570               0.000 clock 
    Info (332119):     1.101               0.000 rx_in 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -58.000 clock 
    Info (332119):    -3.000              -4.000 rx_in 
    Info (332119):    -3.000              -3.000 reset_n 
    Info (332119):     0.370               0.000 present_State.ok_State 
    Info (332119):     0.417               0.000 present_State.IDLE_State 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.782              -1.782 present_State.IDLE_State 
    Info (332119):    -1.496              -7.062 reset_n 
    Info (332119):    -1.087             -31.618 clock 
    Info (332119):    -0.127              -0.127 present_State.ok_State 
Info (332146): Worst-case hold slack is -0.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.215              -0.215 present_State.ok_State 
    Info (332119):     0.312               0.000 clock 
    Info (332119):     0.563               0.000 reset_n 
    Info (332119):     1.625               0.000 present_State.IDLE_State 
Info (332146): Worst-case recovery slack is -1.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.151             -18.717 clock 
    Info (332119):    -1.141              -1.141 present_State.IDLE_State 
    Info (332119):    -0.483              -0.483 rx_in 
    Info (332119):    -0.392              -0.392 present_State.ok_State 
Info (332146): Worst-case removal slack is 0.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.106               0.000 present_State.ok_State 
    Info (332119):     0.419               0.000 present_State.IDLE_State 
    Info (332119):     0.515               0.000 clock 
    Info (332119):     1.026               0.000 rx_in 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -58.000 clock 
    Info (332119):    -3.000              -4.000 rx_in 
    Info (332119):    -3.000              -3.000 reset_n 
    Info (332119):     0.395               0.000 present_State.ok_State 
    Info (332119):     0.430               0.000 present_State.IDLE_State 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.842              -5.955 clock 
    Info (332119):    -0.801              -0.801 present_State.IDLE_State 
    Info (332119):    -0.541              -0.996 reset_n 
    Info (332119):     0.145               0.000 present_State.ok_State 
Info (332146): Worst-case hold slack is -0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.115              -0.115 present_State.ok_State 
    Info (332119):     0.146               0.000 reset_n 
    Info (332119):     0.160               0.000 clock 
    Info (332119):     1.039               0.000 present_State.IDLE_State 
Info (332146): Worst-case recovery slack is -0.968
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.968              -7.744 clock 
    Info (332119):    -0.802              -0.802 present_State.IDLE_State 
    Info (332119):     0.034               0.000 present_State.ok_State 
    Info (332119):     0.160               0.000 rx_in 
Info (332146): Worst-case removal slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 present_State.IDLE_State 
    Info (332119):     0.299               0.000 present_State.ok_State 
    Info (332119):     0.314               0.000 clock 
    Info (332119):     0.500               0.000 rx_in 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -61.293 clock 
    Info (332119):    -3.000              -4.172 rx_in 
    Info (332119):    -3.000              -3.000 reset_n 
    Info (332119):     0.417               0.000 present_State.ok_State 
    Info (332119):     0.442               0.000 present_State.IDLE_State 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4751 megabytes
    Info: Processing ended: Wed Dec 16 17:04:55 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


