<stg><name>maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:9 %store_ln139 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_140_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_140_2:0 %j_1 = load i6 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_140_2:1 %icmp_ln139 = icmp_eq  i6 %j_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_140_2:2 %add_ln139 = add i6 %j_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_2:3 %br_ln139 = br i1 %icmp_ln139, void %VITIS_LOOP_140_2.split, void %for.inc46.exitStub

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_140_2.split:0 %zext_ln139 = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_140_2.split:1 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:2 %speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln139"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_140_2.split:3 %specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:4 %buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:5 %buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:6 %buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:7 %buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:8 %buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="buf_4_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:9 %buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="buf_5_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:10 %buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="buf_6_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_2.split:11 %buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="buf_7_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_140_2.split:12 %store_ln143 = store i32 0, i5 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_140_2.split:13 %store_ln143 = store i32 0, i5 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_140_2.split:14 %store_ln143 = store i32 0, i5 %buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_140_2.split:15 %store_ln143 = store i32 0, i5 %buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_140_2.split:16 %store_ln143 = store i32 0, i5 %buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_140_2.split:17 %store_ln143 = store i32 0, i5 %buf_5_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_140_2.split:18 %store_ln143 = store i32 0, i5 %buf_6_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_140_2.split:19 %store_ln143 = store i32 0, i5 %buf_7_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_140_2.split:20 %store_ln139 = store i6 %add_ln139, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_140_2.split:21 %br_ln139 = br void %VITIS_LOOP_140_2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.inc46.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="buf_7" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="buf_6" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="buf_5" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="buf_4" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="buf_3" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="buf_2" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="buf_1" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="buf_r" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="StgValue_56" to="j" fromId="56" toId="4">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="5">
</dataflow>
<dataflow id="60" from="buf_r" to="specmemcore_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="5">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="5">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="68" from="buf_1" to="specmemcore_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="73" from="buf_2" to="specmemcore_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="78" from="buf_3" to="specmemcore_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="83" from="buf_4" to="specmemcore_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="88" from="buf_5" to="specmemcore_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="93" from="buf_6" to="specmemcore_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="98" from="buf_7" to="specmemcore_ln0" fromId="48" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln139" fromId="102" toId="13">
</dataflow>
<dataflow id="104" from="j" to="store_ln139" fromId="4" toId="13">
</dataflow>
<dataflow id="105" from="j" to="j_1" fromId="4" toId="15">
</dataflow>
<dataflow id="106" from="j_1" to="icmp_ln139" fromId="15" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_107" to="icmp_ln139" fromId="107" toId="16">
</dataflow>
<dataflow id="109" from="j_1" to="add_ln139" fromId="15" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln139" fromId="110" toId="17">
</dataflow>
<dataflow id="112" from="icmp_ln139" to="br_ln139" fromId="16" toId="18">
</dataflow>
<dataflow id="113" from="j_1" to="zext_ln139" fromId="15" toId="19">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecPipeline" to="specpipeline_ln139" fromId="114" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specpipeline_ln139" fromId="116" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specpipeline_ln139" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specpipeline_ln139" fromId="118" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_118" to="specpipeline_ln139" fromId="118" toId="20">
</dataflow>
<dataflow id="123" from="empty_4" to="specpipeline_ln139" fromId="122" toId="20">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln139" fromId="124" toId="21">
</dataflow>
<dataflow id="127" from="StgValue_126" to="speclooptripcount_ln139" fromId="126" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_126" to="speclooptripcount_ln139" fromId="126" toId="21">
</dataflow>
<dataflow id="129" from="StgValue_126" to="speclooptripcount_ln139" fromId="126" toId="21">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopName" to="specloopname_ln139" fromId="130" toId="22">
</dataflow>
<dataflow id="133" from="empty_9" to="specloopname_ln139" fromId="132" toId="22">
</dataflow>
<dataflow id="134" from="buf_r" to="buf_addr" fromId="55" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_135" to="buf_addr" fromId="135" toId="23">
</dataflow>
<dataflow id="137" from="zext_ln139" to="buf_addr" fromId="19" toId="23">
</dataflow>
<dataflow id="138" from="buf_1" to="buf_1_addr" fromId="54" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_135" to="buf_1_addr" fromId="135" toId="24">
</dataflow>
<dataflow id="140" from="zext_ln139" to="buf_1_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="141" from="buf_2" to="buf_2_addr" fromId="53" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_135" to="buf_2_addr" fromId="135" toId="25">
</dataflow>
<dataflow id="143" from="zext_ln139" to="buf_2_addr" fromId="19" toId="25">
</dataflow>
<dataflow id="144" from="buf_3" to="buf_3_addr" fromId="52" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_135" to="buf_3_addr" fromId="135" toId="26">
</dataflow>
<dataflow id="146" from="zext_ln139" to="buf_3_addr" fromId="19" toId="26">
</dataflow>
<dataflow id="147" from="buf_4" to="buf_4_addr" fromId="51" toId="27">
</dataflow>
<dataflow id="148" from="StgValue_135" to="buf_4_addr" fromId="135" toId="27">
</dataflow>
<dataflow id="149" from="zext_ln139" to="buf_4_addr" fromId="19" toId="27">
</dataflow>
<dataflow id="150" from="buf_5" to="buf_5_addr" fromId="50" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_135" to="buf_5_addr" fromId="135" toId="28">
</dataflow>
<dataflow id="152" from="zext_ln139" to="buf_5_addr" fromId="19" toId="28">
</dataflow>
<dataflow id="153" from="buf_6" to="buf_6_addr" fromId="49" toId="29">
</dataflow>
<dataflow id="154" from="StgValue_135" to="buf_6_addr" fromId="135" toId="29">
</dataflow>
<dataflow id="155" from="zext_ln139" to="buf_6_addr" fromId="19" toId="29">
</dataflow>
<dataflow id="156" from="buf_7" to="buf_7_addr" fromId="48" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_135" to="buf_7_addr" fromId="135" toId="30">
</dataflow>
<dataflow id="158" from="zext_ln139" to="buf_7_addr" fromId="19" toId="30">
</dataflow>
<dataflow id="159" from="StgValue_118" to="store_ln143" fromId="118" toId="31">
</dataflow>
<dataflow id="160" from="buf_addr" to="store_ln143" fromId="23" toId="31">
</dataflow>
<dataflow id="161" from="StgValue_118" to="store_ln143" fromId="118" toId="32">
</dataflow>
<dataflow id="162" from="buf_1_addr" to="store_ln143" fromId="24" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_118" to="store_ln143" fromId="118" toId="33">
</dataflow>
<dataflow id="164" from="buf_2_addr" to="store_ln143" fromId="25" toId="33">
</dataflow>
<dataflow id="165" from="StgValue_118" to="store_ln143" fromId="118" toId="34">
</dataflow>
<dataflow id="166" from="buf_3_addr" to="store_ln143" fromId="26" toId="34">
</dataflow>
<dataflow id="167" from="StgValue_118" to="store_ln143" fromId="118" toId="35">
</dataflow>
<dataflow id="168" from="buf_4_addr" to="store_ln143" fromId="27" toId="35">
</dataflow>
<dataflow id="169" from="StgValue_118" to="store_ln143" fromId="118" toId="36">
</dataflow>
<dataflow id="170" from="buf_5_addr" to="store_ln143" fromId="28" toId="36">
</dataflow>
<dataflow id="171" from="StgValue_118" to="store_ln143" fromId="118" toId="37">
</dataflow>
<dataflow id="172" from="buf_6_addr" to="store_ln143" fromId="29" toId="37">
</dataflow>
<dataflow id="173" from="StgValue_118" to="store_ln143" fromId="118" toId="38">
</dataflow>
<dataflow id="174" from="buf_7_addr" to="store_ln143" fromId="30" toId="38">
</dataflow>
<dataflow id="175" from="add_ln139" to="store_ln139" fromId="17" toId="39">
</dataflow>
<dataflow id="176" from="j" to="store_ln139" fromId="4" toId="39">
</dataflow>
<dataflow id="177" from="icmp_ln139" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
