--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml large_multiplier_wrapper.twx large_multiplier_wrapper.ncd
-o large_multiplier_wrapper.twr large_multiplier_wrapper.pcf -ucf
MultiplierWithAdder.ucf

Design file:              large_multiplier_wrapper.ncd
Physical constraint file: large_multiplier_wrapper.pcf
Device,package,speed:     xc6vlx75t,ff784,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53619241 paths analyzed, 2244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.453ns.
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_95 (SLICE_X26Y64.CIN), 1224369 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_95 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.186ns (Levels of Logic = 13)
  Clock Path Skew:      -0.232ns (1.123 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X41Y48.D6      net (fanout=128)      1.173   lut5766_6
    SLICE_X41Y48.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp225<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult225/LUT6_3
    SLICE_X39Y51.B3      net (fanout=3)        0.686   mult_comp_inst/mult_lut6_akak_inst/pp225<3>
    SLICE_X39Y51.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_55<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_55/LUT6_1
    SLICE_X37Y57.D6      net (fanout=3)        0.492   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_55<1>
    SLICE_X37Y57.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_103<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_103/LUT6_2
    SLICE_X30Y60.B3      net (fanout=3)        1.045   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_103<2>
    SLICE_X30Y60.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd55
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_37/LUT6_1
    SLICE_X26Y57.C1      net (fanout=3)        0.771   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_37<1>
    SLICE_X26Y57.COUT    Topcyc                0.259   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>58
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X26Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X26Y64.CLK     Tcinck                0.061   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_95
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (1.191ns logic, 4.995ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_95 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.183ns (Levels of Logic = 20)
  Clock Path Skew:      -0.232ns (1.123 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X23Y37.C6      net (fanout=128)      0.866   lut5766_6
    SLICE_X23Y37.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp129<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult129/LUT6_2
    SLICE_X22Y39.C5      net (fanout=3)        0.358   mult_comp_inst/mult_lut6_akak_inst/pp129<2>
    SLICE_X22Y39.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_30/LUT6_2
    SLICE_X18Y44.B1      net (fanout=3)        0.815   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
    SLICE_X18Y44.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_79<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_79/LUT6_1
    SLICE_X19Y49.A2      net (fanout=3)        0.683   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_79<1>
    SLICE_X19Y49.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd30
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_12/LUT6_0
    SLICE_X26Y50.D2      net (fanout=3)        1.036   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_12<0>
    SLICE_X26Y50.COUT    Topcyd                0.245   mult_comp_inst/pp0A<41>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>31
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_30
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>31
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<45>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_34
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>35
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<49>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_38
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>39
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X26Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X26Y64.CLK     Tcinck                0.061   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_95
    -------------------------------------------------  ---------------------------
    Total                                      6.183ns (1.597ns logic, 4.586ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_95 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.178ns (Levels of Logic = 20)
  Clock Path Skew:      -0.232ns (1.123 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X23Y37.C6      net (fanout=128)      0.866   lut5766_6
    SLICE_X23Y37.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp129<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult129/LUT6_2
    SLICE_X22Y39.B5      net (fanout=3)        0.362   mult_comp_inst/mult_lut6_akak_inst/pp129<2>
    SLICE_X22Y39.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_30/LUT6_1
    SLICE_X18Y46.B2      net (fanout=3)        0.814   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<1>
    SLICE_X18Y46.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_78<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_78/LUT6_0
    SLICE_X18Y49.B1      net (fanout=3)        0.756   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_78<0>
    SLICE_X18Y49.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd28
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_10/LUT6_1
    SLICE_X26Y50.D3      net (fanout=3)        0.955   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_10<1>
    SLICE_X26Y50.COUT    Topcyd                0.245   mult_comp_inst/pp0A<41>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>31
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_30
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>31
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<45>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_34
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>35
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<49>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_38
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>39
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X26Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X26Y64.CLK     Tcinck                0.061   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_95
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.597ns logic, 4.581ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_93 (SLICE_X26Y63.CIN), 1218295 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_93 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.155ns (Levels of Logic = 12)
  Clock Path Skew:      -0.234ns (1.121 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X41Y48.D6      net (fanout=128)      1.173   lut5766_6
    SLICE_X41Y48.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp225<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult225/LUT6_3
    SLICE_X39Y51.B3      net (fanout=3)        0.686   mult_comp_inst/mult_lut6_akak_inst/pp225<3>
    SLICE_X39Y51.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_55<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_55/LUT6_1
    SLICE_X37Y57.D6      net (fanout=3)        0.492   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_55<1>
    SLICE_X37Y57.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_103<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_103/LUT6_2
    SLICE_X30Y60.B3      net (fanout=3)        1.045   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_103<2>
    SLICE_X30Y60.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd55
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_37/LUT6_1
    SLICE_X26Y57.C1      net (fanout=3)        0.771   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_37<1>
    SLICE_X26Y57.COUT    Topcyc                0.259   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>58
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.CLK     Tcinck                0.090   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
                                                       mult_comp_inst/pp0A_93
    -------------------------------------------------  ---------------------------
    Total                                      6.155ns (1.160ns logic, 4.995ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_93 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.152ns (Levels of Logic = 19)
  Clock Path Skew:      -0.234ns (1.121 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X23Y37.C6      net (fanout=128)      0.866   lut5766_6
    SLICE_X23Y37.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp129<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult129/LUT6_2
    SLICE_X22Y39.C5      net (fanout=3)        0.358   mult_comp_inst/mult_lut6_akak_inst/pp129<2>
    SLICE_X22Y39.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_30/LUT6_2
    SLICE_X18Y44.B1      net (fanout=3)        0.815   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
    SLICE_X18Y44.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_79<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_79/LUT6_1
    SLICE_X19Y49.A2      net (fanout=3)        0.683   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_79<1>
    SLICE_X19Y49.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd30
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_12/LUT6_0
    SLICE_X26Y50.D2      net (fanout=3)        1.036   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_12<0>
    SLICE_X26Y50.COUT    Topcyd                0.245   mult_comp_inst/pp0A<41>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>31
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_30
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>31
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<45>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_34
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>35
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<49>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_38
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>39
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.CLK     Tcinck                0.090   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
                                                       mult_comp_inst/pp0A_93
    -------------------------------------------------  ---------------------------
    Total                                      6.152ns (1.566ns logic, 4.586ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_93 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.147ns (Levels of Logic = 19)
  Clock Path Skew:      -0.234ns (1.121 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X23Y37.C6      net (fanout=128)      0.866   lut5766_6
    SLICE_X23Y37.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp129<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult129/LUT6_2
    SLICE_X22Y39.B5      net (fanout=3)        0.362   mult_comp_inst/mult_lut6_akak_inst/pp129<2>
    SLICE_X22Y39.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_30/LUT6_1
    SLICE_X18Y46.B2      net (fanout=3)        0.814   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<1>
    SLICE_X18Y46.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_78<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_78/LUT6_0
    SLICE_X18Y49.B1      net (fanout=3)        0.756   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_78<0>
    SLICE_X18Y49.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd28
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_10/LUT6_1
    SLICE_X26Y50.D3      net (fanout=3)        0.955   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_10<1>
    SLICE_X26Y50.COUT    Topcyd                0.245   mult_comp_inst/pp0A<41>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>31
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_30
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>31
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<45>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_34
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>35
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<49>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_38
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>39
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.CLK     Tcinck                0.090   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
                                                       mult_comp_inst/pp0A_93
    -------------------------------------------------  ---------------------------
    Total                                      6.147ns (1.566ns logic, 4.581ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_94 (SLICE_X26Y64.CIN), 1224369 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_94 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.145ns (Levels of Logic = 13)
  Clock Path Skew:      -0.232ns (1.123 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X41Y48.D6      net (fanout=128)      1.173   lut5766_6
    SLICE_X41Y48.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp225<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult225/LUT6_3
    SLICE_X39Y51.B3      net (fanout=3)        0.686   mult_comp_inst/mult_lut6_akak_inst/pp225<3>
    SLICE_X39Y51.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_55<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_55/LUT6_1
    SLICE_X37Y57.D6      net (fanout=3)        0.492   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_55<1>
    SLICE_X37Y57.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_103<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_103/LUT6_2
    SLICE_X30Y60.B3      net (fanout=3)        1.045   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_103<2>
    SLICE_X30Y60.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd55
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_37/LUT6_1
    SLICE_X26Y57.C1      net (fanout=3)        0.771   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_37<1>
    SLICE_X26Y57.COUT    Topcyc                0.259   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>58
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X26Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X26Y64.CLK     Tcinck                0.020   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_94
    -------------------------------------------------  ---------------------------
    Total                                      6.145ns (1.150ns logic, 4.995ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_94 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.142ns (Levels of Logic = 20)
  Clock Path Skew:      -0.232ns (1.123 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X23Y37.C6      net (fanout=128)      0.866   lut5766_6
    SLICE_X23Y37.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp129<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult129/LUT6_2
    SLICE_X22Y39.C5      net (fanout=3)        0.358   mult_comp_inst/mult_lut6_akak_inst/pp129<2>
    SLICE_X22Y39.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_30/LUT6_2
    SLICE_X18Y44.B1      net (fanout=3)        0.815   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
    SLICE_X18Y44.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_79<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_79/LUT6_1
    SLICE_X19Y49.A2      net (fanout=3)        0.683   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_79<1>
    SLICE_X19Y49.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd30
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_12/LUT6_0
    SLICE_X26Y50.D2      net (fanout=3)        1.036   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_12<0>
    SLICE_X26Y50.COUT    Topcyd                0.245   mult_comp_inst/pp0A<41>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>31
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_30
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>31
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<45>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_34
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>35
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<49>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_38
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>39
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X26Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X26Y64.CLK     Tcinck                0.020   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_94
    -------------------------------------------------  ---------------------------
    Total                                      6.142ns (1.556ns logic, 4.586ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_38 (FF)
  Destination:          mult_comp_inst/pp0A_94 (FF)
  Requirement:          6.500ns
  Data Path Delay:      6.137ns (Levels of Logic = 20)
  Clock Path Skew:      -0.232ns (1.123 - 1.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_38 to mult_comp_inst/pp0A_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.246   in0_reg<39>
                                                       in0_reg_38
    SLICE_X32Y38.D5      net (fanout=1)        0.806   in0_reg<38>
    SLICE_X32Y38.D       Tilo                  0.053   lut5766_6
                                                       lut5766_6
    SLICE_X23Y37.C6      net (fanout=128)      0.866   lut5766_6
    SLICE_X23Y37.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp129<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult129/LUT6_2
    SLICE_X22Y39.B5      net (fanout=3)        0.362   mult_comp_inst/mult_lut6_akak_inst/pp129<2>
    SLICE_X22Y39.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_30/LUT6_1
    SLICE_X18Y46.B2      net (fanout=3)        0.814   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_30<1>
    SLICE_X18Y46.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_78<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_78/LUT6_0
    SLICE_X18Y49.B1      net (fanout=3)        0.756   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_78<0>
    SLICE_X18Y49.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd28
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_10/LUT6_1
    SLICE_X26Y50.D3      net (fanout=3)        0.955   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_10<1>
    SLICE_X26Y50.COUT    Topcyd                0.245   mult_comp_inst/pp0A<41>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>31
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_30
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>31
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<45>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_34
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>35
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<49>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_38
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>39
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X26Y59.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X26Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X26Y60.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X26Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X26Y61.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X26Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X26Y62.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X26Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X26Y63.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X26Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X26Y64.CLK     Tcinck                0.020   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_94
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (1.556ns logic, 4.581ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 6.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/sum_7 (SLICE_X27Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_7 (FF)
  Destination:          mult_comp_inst/sum_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.063 - 0.051)
  Source Clock:         clk_BUFGP rising at 6.500ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_7 to mult_comp_inst/sum_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.BQ      Tcko                  0.098   mult_comp_inst/pp0A<7>
                                                       mult_comp_inst/pp0A_7
    SLICE_X27Y30.DX      net (fanout=1)        0.137   mult_comp_inst/pp0A<7>
    SLICE_X27Y30.CLK     Tckdi       (-Th)     0.076   mult_comp_inst/sum<7>
                                                       mult_comp_inst/sum_7
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.022ns logic, 0.137ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/sum_16 (SLICE_X27Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_16 (FF)
  Destination:          mult_comp_inst/sum_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.654 - 0.564)
  Source Clock:         clk_BUFGP rising at 6.500ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_16 to mult_comp_inst/sum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.CQ      Tcko                  0.115   mult_comp_inst/pp0A<17>
                                                       mult_comp_inst/pp0A_16
    SLICE_X27Y39.AX      net (fanout=1)        0.200   mult_comp_inst/pp0A<16>
    SLICE_X27Y39.CLK     Tckdi       (-Th)     0.076   mult_comp_inst/sum<19>
                                                       mult_comp_inst/sum_16
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.039ns logic, 0.200ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/sum_19 (SLICE_X27Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_19 (FF)
  Destination:          mult_comp_inst/sum_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.654 - 0.564)
  Source Clock:         clk_BUFGP rising at 6.500ns
  Destination Clock:    clk_BUFGP rising at 6.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_19 to mult_comp_inst/sum_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.BQ      Tcko                  0.115   mult_comp_inst/pp0A<21>
                                                       mult_comp_inst/pp0A_19
    SLICE_X27Y39.DX      net (fanout=1)        0.200   mult_comp_inst/pp0A<19>
    SLICE_X27Y39.CLK     Tckdi       (-Th)     0.076   mult_comp_inst/sum<19>
                                                       mult_comp_inst/sum_19
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.039ns logic, 0.200ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 6.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.250ns (period - min period limit)
  Period: 6.500ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 5.668ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.500ns
  High pulse: 3.250ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: in0_reg<48>/SR
  Logical resource: in0_reg_16/SR
  Location pin: SLICE_X27Y55.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 5.668ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.500ns
  High pulse: 3.250ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: in0_reg<8>/SR
  Logical resource: in0_reg_40/SR
  Location pin: SLICE_X34Y44.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.453|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 53619241 paths, 0 nets, and 16757 connections

Design statistics:
   Minimum period:   6.453ns{1}   (Maximum frequency: 154.967MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 14 02:00:43 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 462 MB



