set_device -family {PolarFireSoC} -die {MPFS025T} -speed {-1}
read_verilog -mode system_verilog -lib CORECORDIC_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v}
read_verilog -mode system_verilog -lib CORECORDIC_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v}
read_verilog -mode system_verilog -lib CORECORDIC_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v}
read_verilog -mode system_verilog -lib CORECORDIC_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIR_PF_LIB {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd}
read_vhdl -mode vhdl_2008 {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/symmap.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v}
read_verilog -mode system_verilog {/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v}
set_top_level {my_design}
map_netlist
check_constraints {/home/jessica/Desktop/github__echocore_jessica/qam_16/constraint/synthesis_sdc_errors.log}
write_fdc {/home/jessica/Desktop/github__echocore_jessica/qam_16/designer/my_design/synthesis.fdc}
