// Seed: 3022494025
module module_0;
  wire id_1;
  assign id_2 = id_1;
  reg id_3 = 1, id_4;
  always begin
    id_3 <= 1 !== id_3;
  end
endmodule
module module_1;
  reg id_1;
  assign id_1 = 1 - 1 - 1;
  module_0();
  assign #1 id_1 = id_1;
  tri1 id_2, id_3, id_4, id_5;
  assign id_4 = id_4;
  assign id_4 = 1;
  always id_1 <= #1 1;
endmodule
module module_2 (
    output wand id_0,
    output wand id_1
);
  module_0();
endmodule
