Fitter report for pinball
Sat Oct 12 22:41:43 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Routing Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Oct 12 22:41:43 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; pinball                                     ;
; Top-level Entity Name              ; top_pinball                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 706 / 22,320 ( 3 % )                        ;
;     Total combinational functions  ; 629 / 22,320 ( 3 % )                        ;
;     Dedicated logic registers      ; 458 / 22,320 ( 2 % )                        ;
; Total registers                    ; 458                                         ;
; Total pins                         ; 7 / 154 ( 5 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.5%      ;
;     Processor 3            ;   1.3%      ;
;     Processor 4            ;   1.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1112 ) ; 0.00 % ( 0 / 1112 )        ; 0.00 % ( 0 / 1112 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1112 ) ; 0.00 % ( 0 / 1112 )        ; 0.00 % ( 0 / 1112 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1102 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/output_files/pinball.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 706 / 22,320 ( 3 % ) ;
;     -- Combinational with no register       ; 248                  ;
;     -- Register only                        ; 77                   ;
;     -- Combinational with a register        ; 381                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 361                  ;
;     -- 3 input functions                    ; 73                   ;
;     -- <=2 input functions                  ; 195                  ;
;     -- Register only                        ; 77                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 582                  ;
;     -- arithmetic mode                      ; 47                   ;
;                                             ;                      ;
; Total registers*                            ; 458 / 23,018 ( 2 % ) ;
;     -- Dedicated logic registers            ; 458 / 22,320 ( 2 % ) ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 52 / 1,395 ( 4 % )   ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 7 / 154 ( 5 % )      ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; M9Ks                                        ; 0 / 66 ( 0 % )       ;
; Total block memory bits                     ; 0 / 608,256 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 608,256 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ;
; PLLs                                        ; 0 / 4 ( 0 % )        ;
; Global signals                              ; 1                    ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 0.5% / 0.5% / 0.4%   ;
; Peak interconnect usage (total/H/V)         ; 4.1% / 3.8% / 4.6%   ;
; Maximum fan-out                             ; 458                  ;
; Highest non-global fan-out                  ; 458                  ;
; Total fan-out                               ; 3884                 ;
; Average fan-out                             ; 3.27                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 706 / 22320 ( 3 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 248                 ; 0                              ;
;     -- Register only                        ; 77                  ; 0                              ;
;     -- Combinational with a register        ; 381                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 361                 ; 0                              ;
;     -- 3 input functions                    ; 73                  ; 0                              ;
;     -- <=2 input functions                  ; 195                 ; 0                              ;
;     -- Register only                        ; 77                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 582                 ; 0                              ;
;     -- arithmetic mode                      ; 47                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 458                 ; 0                              ;
;     -- Dedicated logic registers            ; 458 / 22320 ( 2 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 52 / 1395 ( 4 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 7                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; Clock control block                         ; 1 / 24 ( 4 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3879                ; 5                              ;
;     -- Registered Connections               ; 1756                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 0                              ;
;     -- Output Ports                         ; 4                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clock_i   ; R8    ; 3        ; 27           ; 0            ; 21           ; 458                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; reset_n   ; J15   ; 5        ; 53           ; 14           ; 0            ; 458                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rx_uart_i ; D3    ; 8        ; 1            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; debug_rx_uart_o ; A3    ; 8        ; 7            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; debug_tx_uart_o ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_uart_o       ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ws2812_data_0_o ; B12   ; 7        ; 43           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; reset_n                 ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11          ; Use as regular IO        ; debug_tx_uart_o         ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 7        ; 1 / 24 ( 4 % )  ; 2.5V          ; --           ;
; 8        ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; debug_rx_uart_o                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; debug_tx_uart_o                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; ws2812_data_0_o                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; tx_uart_o                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; rx_uart_i                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; reset_n                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clock_i                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; tx_uart_o       ; Incomplete set of assignments ;
; ws2812_data_0_o ; Incomplete set of assignments ;
; debug_rx_uart_o ; Incomplete set of assignments ;
; debug_tx_uart_o ; Incomplete set of assignments ;
; rx_uart_i       ; Incomplete set of assignments ;
; clock_i         ; Incomplete set of assignments ;
; reset_n         ; Incomplete set of assignments ;
+-----------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                    ; Entity Name ; Library Name ;
+--------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------+-------------+--------------+
; |top_pinball                         ; 706 (2)     ; 458 (2)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 7    ; 0            ; 248 (0)      ; 77 (1)            ; 381 (0)          ; |top_pinball                                                           ; top_pinball ; work         ;
;    |reg_ctrl:reg_ctrl_inst|          ; 85 (85)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 23 (23)           ; 49 (49)          ; |top_pinball|reg_ctrl:reg_ctrl_inst                                    ; reg_ctrl    ; work         ;
;    |uart_ctrl:uart_ctrl_inst|        ; 230 (0)     ; 157 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (0)       ; 27 (0)            ; 132 (0)          ; |top_pinball|uart_ctrl:uart_ctrl_inst                                  ; uart_ctrl   ; work         ;
;       |rx_uart:rx_uart_inst|         ; 82 (82)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 1 (1)             ; 47 (47)          ; |top_pinball|uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst             ; rx_uart     ; work         ;
;       |tx_uart:tx_uart_inst|         ; 61 (61)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 4 (4)             ; 34 (34)          ; |top_pinball|uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst             ; tx_uart     ; work         ;
;       |uart_mngt:uart_mngt_inst|     ; 87 (87)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 22 (22)           ; 51 (51)          ; |top_pinball|uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst         ; uart_mngt   ; work         ;
;    |ws2812_ctrl:ws2812_ctrl_inst|    ; 391 (0)     ; 227 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 164 (0)      ; 26 (0)            ; 201 (0)          ; |top_pinball|ws2812_ctrl:ws2812_ctrl_inst                              ; ws2812_ctrl ; work         ;
;       |WS2812:ws2812_inst|           ; 66 (66)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 14 (14)           ; 30 (30)          ; |top_pinball|ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst           ; WS2812      ; work         ;
;       |config_leds:config_leds_inst| ; 137 (137)   ; 83 (83)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 12 (12)           ; 71 (71)          ; |top_pinball|ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst ; config_leds ; work         ;
;       |ws2812_mngt:ws2812_mngt_inst| ; 188 (188)   ; 100 (100)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 0 (0)             ; 100 (100)        ; |top_pinball|ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst ; ws2812_mngt ; work         ;
+--------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; tx_uart_o       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ws2812_data_0_o ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; debug_rx_uart_o ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; debug_tx_uart_o ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_uart_i       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clock_i         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset_n         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                           ;
+--------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------+-------------------+---------+
; rx_uart_i                                                                                  ;                   ;         ;
;      - rx_uart_i_s                                                                         ; 0                 ; 6       ;
;      - debug_rx_uart_o~output                                                              ; 0                 ; 6       ;
; clock_i                                                                                    ;                   ;         ;
; reset_n                                                                                    ;                   ;         ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[0]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[1]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[2]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[3]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[4]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[5]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[6]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[7]                          ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|d_out_s                             ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|setup_config_done_s       ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[23]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[22]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[21]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[20]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[19]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[18]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[17]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[16]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[15]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[14]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[13]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[12]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[11]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[10]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[9]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[8]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[7]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[6]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[5]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[4]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[3]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[2]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[1]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[0]         ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[2]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[3]                           ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[4]                          ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[1]                          ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[0]                          ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[2]                          ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[3]                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]                   ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[10]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[11]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[12]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[6]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[8]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[9]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[10]                      ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]                      ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[0]                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                                  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                           ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[4]                           ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[2]                           ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]                           ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                           ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|start_init_s                        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_r_edge                       ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|latch_done_s                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data                             ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[5]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[6]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[4]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[7]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[1]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[3]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|start_ws2812_o_s          ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|start_s                             ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[23]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[12]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[10]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[8]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[14]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[5]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[3]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[1]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[7]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[4]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[2]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[0]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[6]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[11]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[13]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[9]                     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[15]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[17]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[18]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[16]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[19]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[21]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[22]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[20]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_s                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[5]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[6]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[4]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[7]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[2]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[1]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[0]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[3]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_done_i_s                       ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|data_valid_o_s                                               ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|reg_data_valid_s                  ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][6]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][4]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][3]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][1]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0]                  ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[6]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[1][0]                                              ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|start_leds_i_s            ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|frame_ws2812_done_s       ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][17] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][23] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]              ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][21] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[7][23] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][21] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][8]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[5][12] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][12] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[7][12] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][12] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][12] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][12] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][9]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][15] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][10] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][14] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][10] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][8]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][8]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[4][8]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][8]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[4][11] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][14] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][11] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][9]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][14] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][7]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][5]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][5]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][1]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][6]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[5][3]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][6]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][7]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][0]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][4]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][4]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][4]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][0]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[5][0]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][0]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][0]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][13] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][13] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][13] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][13] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][9]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][9]  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][17] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][18] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][18] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][17] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][18] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][22] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][16] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][16] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][20] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][16] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][16] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][20] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[7][19] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][19] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][21] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][22] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][20] ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[7][20] ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|check_done_s                                                 ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[4][5]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[2][5]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                                         ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[1][5]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                         ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[0][5]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[3][5]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                                         ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                                   ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|data_valid_o_ss                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[7]                                         ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[6]                                         ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[5]                                         ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[4]                                         ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[3]                                         ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rx_done_i_s                       ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[4][6]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[1][6]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[2][6]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[3][6]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[4][4]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[1][4]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[2][4]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[3][4]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[4][7]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[2][7]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[1][7]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[0][7]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[3][7]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[4][2]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[1][2]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[2][2]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[3][2]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[4][1]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[2][1]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[1][1]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[3][1]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[4][0]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[2][0]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[0][0]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[3][0]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[4][3]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[2][3]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[1][3]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[0][3]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|array_reg[3][3]                                              ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[0]                                             ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][17]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][23]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][21]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[7][23]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][21]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][8]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[5][12]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][12]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[7][12]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][12]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[6][12]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][12]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][9]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][15]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][10]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][14]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][10]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[6][8]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][8]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[4][8]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][8]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[4][11]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][14]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][11]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][9]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[3][14]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][7]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][5]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][5]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][1]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][6]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[5][3]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][6]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][7]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[3][0]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[3][4]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][4]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][4]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][0]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[5][0]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][0]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][0]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][13]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[6][13]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][13]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[3][13]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[6][9]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][9]      ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[3][17]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][18]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][18]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][17]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][18]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][22]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[3][16]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][16]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][20]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][16]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][16]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][20]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[7][19]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[2][19]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[3][21]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][22]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][20]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[3][20]     ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[7][20]     ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[5]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                            ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[1]                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[0]                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[2]                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[7]                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[6]                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[5]                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[4]                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[3]                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.STOP                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; 1                 ; 6       ;
;      - rx_uart_i_ss                                                                        ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                             ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                                             ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                                             ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]                    ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[0]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[2]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[3]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[4]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[7]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[6]        ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[5]        ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; 1                 ; 6       ;
;      - reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][1]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][2]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][7]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][5]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_old                                ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.IDLE                           ; 1                 ; 6       ;
;      - rx_uart_i_s                                                                         ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[6]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[7]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]                    ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0]                  ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[0]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[1]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[2]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[3]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[4]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[7]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]         ; 1                 ; 6       ;
;      - ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[5]         ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][7]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1]                  ; 1                 ; 6       ;
;      - uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3]                  ; 1                 ; 6       ;
+--------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clock_i                                                                              ; PIN_R8             ; 458     ; Clock        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; reg_ctrl:reg_ctrl_inst|array_reg[0][7]~10                                            ; LCCOMB_X40_Y17_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reg_ctrl:reg_ctrl_inst|array_reg[1][7]~9                                             ; LCCOMB_X40_Y17_N2  ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reg_ctrl:reg_ctrl_inst|array_reg[2][7]~7                                             ; LCCOMB_X40_Y17_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reg_ctrl:reg_ctrl_inst|array_reg[3][7]~11                                            ; LCCOMB_X40_Y17_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reg_ctrl:reg_ctrl_inst|array_reg[4][7]~5                                             ; LCCOMB_X38_Y17_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[7]~1                                        ; LCCOMB_X43_Y17_N8  ; 17      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]~3                                            ; LCCOMB_X39_Y17_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                             ; FF_X43_Y17_N11     ; 19      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                              ; PIN_J15            ; 458     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]~23                         ; LCCOMB_X43_Y12_N10 ; 13      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]~22                          ; LCCOMB_X44_Y12_N30 ; 13      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]~1                          ; LCCOMB_X43_Y13_N26 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]~20                    ; LCCOMB_X43_Y12_N4  ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]~19                     ; LCCOMB_X40_Y12_N2  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                      ; FF_X41_Y12_N21     ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|Selector5~0                            ; LCCOMB_X39_Y16_N20 ; 5       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[11]~38                ; LCCOMB_X41_Y16_N4  ; 13      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[3]~12                         ; LCCOMB_X39_Y16_N30 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                    ; FF_X38_Y16_N9      ; 17      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2]~1                 ; LCCOMB_X40_Y13_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4]~9                 ; LCCOMB_X40_Y13_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1]~10                ; LCCOMB_X41_Y13_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx~2                      ; LCCOMB_X41_Y14_N20 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[7]~1               ; LCCOMB_X40_Y13_N16 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[7]~4                   ; LCCOMB_X39_Y14_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s~4                      ; LCCOMB_X41_Y14_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                   ; FF_X41_Y14_N5      ; 43      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]~3                            ; LCCOMB_X49_Y17_N0  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]~1                          ; LCCOMB_X51_Y17_N24 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]~8                         ; LCCOMB_X49_Y17_N26 ; 6       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|p_inputs_latch~0                     ; LCCOMB_X48_Y18_N8  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[3]~1             ; LCCOMB_X48_Y18_N24 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][0]~1 ; LCCOMB_X44_Y18_N4  ; 67      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s~0           ; LCCOMB_X48_Y18_N20 ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s               ; FF_X44_Y18_N9      ; 101     ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                               ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clock_i ; PIN_R8   ; 458     ; 20                                   ; Global Clock         ; GCLK18           ; --                        ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 785 / 71,559 ( 1 % )   ;
; C16 interconnects     ; 3 / 2,597 ( < 1 % )    ;
; C4 interconnects      ; 213 / 46,848 ( < 1 % ) ;
; Direct links          ; 220 / 71,559 ( < 1 % ) ;
; Global clocks         ; 1 / 20 ( 5 % )         ;
; Local interconnects   ; 402 / 24,624 ( 2 % )   ;
; R24 interconnects     ; 5 / 2,496 ( < 1 % )    ;
; R4 interconnects      ; 314 / 62,424 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.58) ; Number of LABs  (Total = 52) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 4                            ;
; 11                                          ; 3                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 5                            ;
; 16                                          ; 30                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.73) ; Number of LABs  (Total = 52) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 52                           ;
; 1 Clock                            ; 52                           ;
; 1 Clock enable                     ; 21                           ;
; 1 Sync. clear                      ; 10                           ;
; 2 Clock enables                    ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 22.33) ; Number of LABs  (Total = 52) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 3                            ;
; 20                                           ; 4                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 5                            ;
; 24                                           ; 2                            ;
; 25                                           ; 2                            ;
; 26                                           ; 2                            ;
; 27                                           ; 3                            ;
; 28                                           ; 6                            ;
; 29                                           ; 5                            ;
; 30                                           ; 3                            ;
; 31                                           ; 1                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.06) ; Number of LABs  (Total = 52) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 0                            ;
; 2                                               ; 3                            ;
; 3                                               ; 2                            ;
; 4                                               ; 4                            ;
; 5                                               ; 3                            ;
; 6                                               ; 7                            ;
; 7                                               ; 7                            ;
; 8                                               ; 5                            ;
; 9                                               ; 3                            ;
; 10                                              ; 3                            ;
; 11                                              ; 5                            ;
; 12                                              ; 4                            ;
; 13                                              ; 2                            ;
; 14                                              ; 2                            ;
; 15                                              ; 1                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.44) ; Number of LABs  (Total = 52) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 10                           ;
; 8                                            ; 1                            ;
; 9                                            ; 2                            ;
; 10                                           ; 1                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 2                            ;
; 14                                           ; 3                            ;
; 15                                           ; 3                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 4                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 4                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 7         ; 0            ; 7         ; 0            ; 0            ; 7         ; 7         ; 0            ; 7         ; 7         ; 0            ; 4            ; 0            ; 0            ; 3            ; 0            ; 4            ; 3            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 7         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 7            ; 0         ; 7            ; 7            ; 0         ; 0         ; 7            ; 0         ; 0         ; 7            ; 3            ; 7            ; 7            ; 4            ; 7            ; 3            ; 4            ; 7            ; 7            ; 7            ; 3            ; 7            ; 7            ; 7            ; 7            ; 7            ; 0         ; 7            ; 7            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; tx_uart_o          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ws2812_data_0_o    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; debug_rx_uart_o    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; debug_tx_uart_o    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_uart_i          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock_i            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "pinball"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pinball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock_i~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd Line: 39
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.43 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/output_files/pinball.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5467 megabytes
    Info: Processing ended: Sat Oct 12 22:41:44 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/output_files/pinball.fit.smsg.


