20
/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/sim_FT/sim_out/cycle_id_stage-hello_world-20-1.txt
1609262503

0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
5 1
5 1
10 2
10 2
15 3
15 3
20 4
20 4
25 5
25 5
30 6
35 7
35 7
40 8
40 8
45 9
45 9
50 10
50 10
55 11
55 11
60 12
65 13
65 13
70 14
70 14
70 14
75 15
80 16
85 17
85 17
90 18
90 18
95 19
100 20
