

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_4_x0'
================================================================
* Date:           Sun Sep 18 20:11:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16386|    16386|  54.615 us|  54.615 us|  16386|  16386|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                            Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2  |    16384|    16384|        65|         64|         64|   256|       yes|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       57|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      395|     -|
|Register             |        -|      -|      984|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      984|      452|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln890_fu_70_p2                  |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage57_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1429                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1435                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1441                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1447                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1453                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1459                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1465                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1471                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_fu_76_p2                 |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage57_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  57|          33|          27|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  292|         67|    1|         67|
    |ap_done                                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |    9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_63_p4          |    9|          2|    9|         18|
    |fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_blk_n  |    9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_din    |   49|          9|  128|       1152|
    |fifo_C_drain_PE_7_4_x0203_blk_n                 |    9|          2|    1|          2|
    |indvar_flatten_reg_59                           |    9|          2|    9|         18|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           |  395|         88|  151|       1263|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln890_reg_194                          |   9|   0|    9|          0|
    |ap_CS_fsm                                  |  66|   0|   66|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |fifo_C_drain_PE_7_4_x0203_read_10_reg_253  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_11_reg_258  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_12_reg_263  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_13_reg_268  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_14_reg_273  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_15_reg_278  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_16_reg_283  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_17_reg_288  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_18_reg_293  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_19_reg_298  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_1_reg_208   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_20_reg_303  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_21_reg_308  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_22_reg_313  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_23_reg_318  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_24_reg_323  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_25_reg_328  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_26_reg_333  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_27_reg_338  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_28_reg_343  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_29_reg_348  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_2_reg_213   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_30_reg_353  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_31_reg_358  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_32_reg_363  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_33_reg_368  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_34_reg_373  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_35_reg_378  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_36_reg_383  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_37_reg_388  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_38_reg_393  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_39_reg_398  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_3_reg_218   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_40_reg_403  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_41_reg_408  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_42_reg_413  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_43_reg_418  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_44_reg_423  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_45_reg_428  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_46_reg_433  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_47_reg_438  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_48_reg_443  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_49_reg_448  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_4_reg_223   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_50_reg_453  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_51_reg_458  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_52_reg_463  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_53_reg_468  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_54_reg_473  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_55_reg_478  |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_5_reg_228   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_6_reg_233   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_7_reg_238   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_8_reg_243   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_9_reg_248   |  16|   0|   16|          0|
    |fifo_C_drain_PE_7_4_x0203_read_reg_203     |  16|   0|   16|          0|
    |icmp_ln890_reg_199                         |   1|   0|    1|          0|
    |indvar_flatten_reg_59                      |   9|   0|    9|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 984|   0|  984|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   C_drain_IO_L1_out_boundary_wrapper_4_x0|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   C_drain_IO_L1_out_boundary_wrapper_4_x0|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   C_drain_IO_L1_out_boundary_wrapper_4_x0|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   C_drain_IO_L1_out_boundary_wrapper_4_x0|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   C_drain_IO_L1_out_boundary_wrapper_4_x0|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   C_drain_IO_L1_out_boundary_wrapper_4_x0|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   C_drain_IO_L1_out_boundary_wrapper_4_x0|  return value|
|fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_din     |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_4_7_x0267|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_4_7_x0267|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_write   |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_4_7_x0267|       pointer|
|fifo_C_drain_PE_7_4_x0203_dout                   |   in|   16|     ap_fifo|                 fifo_C_drain_PE_7_4_x0203|       pointer|
|fifo_C_drain_PE_7_4_x0203_empty_n                |   in|    1|     ap_fifo|                 fifo_C_drain_PE_7_4_x0203|       pointer|
|fifo_C_drain_PE_7_4_x0203_read                   |  out|    1|     ap_fifo|                 fifo_C_drain_PE_7_4_x0203|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

