<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			M2S010TQ144STD (Microsemi)

Click here to go to specific block report:
<a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_test_sd"><h5 align="center">Sigma_Delta_test_sd</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_test_sd.FCCC_C1"><h5 align="center">FCCC_C1</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#FCCC_C1.FCCC_C1_FCCC_C1_0_FCCC"><h5 align="center">FCCC_C1_FCCC_C1_0_FCCC</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_test_sd.LED_inverter_dimmer"><h5 align="center">LED_inverter_dimmer</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_test_sd.OSC_C1"><h5 align="center">OSC_C1</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#OSC_C1.OSC_C1_OSC_C1_0_OSC"><h5 align="center">OSC_C1_OSC_C1_0_OSC</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_test_sd.Pixelbar_Creator"><h5 align="center">Pixelbar_Creator</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_test_sd.Power_On_Reset_Delay"><h5 align="center">Power_On_Reset_Delay</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_test_sd.Sigma_Delta_system"><h5 align="center">Sigma_Delta_system</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_system.Averaging_Filter"><h5 align="center">Averaging_Filter</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_system.Sigma_Delta_LVDS_ADC"><h5 align="center">Sigma_Delta_LVDS_ADC</h5></a><br><a href="rpt_Sigma_Delta_test_sd_areasrr.htm#Sigma_Delta_LVDS_ADC.timer"><h5 align="center">timer</h5></a><br><a name=Sigma_Delta_test_sd>
-----------------------------------------------------------------------------------
########   Utilization report for  Top level view:   Sigma_Delta_test_sd   ########
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      109                100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Sigma_Delta_test_sd:	109 (45.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 100 %                
ARI1          45                 100 %                
BLACK BOX     3                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_test_sd:	87 (36.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     4                  100 %                
===================================================
Total GLOBAL BUFFERS in the block Sigma_Delta_test_sd:	4 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       14                 100 %                
=================================================
Total IO PADS in the block Sigma_Delta_test_sd:	14 (5.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_test_sd.FCCC_C1>
-------------------------------------------------------------
########   Utilization report for  cell:   FCCC_C1   ########
Instance path:   Sigma_Delta_test_sd.FCCC_C1                 
=============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  33.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_test_sd.FCCC_C1:	1 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  50 %                 
===================================================
Total GLOBAL BUFFERS in the block Sigma_Delta_test_sd.FCCC_C1:	2 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FCCC_C1.FCCC_C1_FCCC_C1_0_FCCC>
----------------------------------------------------------------------------
########   Utilization report for  cell:   FCCC_C1_FCCC_C1_0_FCCC   ########
Instance path:   FCCC_C1.FCCC_C1_FCCC_C1_0_FCCC                             
============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  33.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block FCCC_C1.FCCC_C1_FCCC_C1_0_FCCC:	1 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  50 %                 
===================================================
Total GLOBAL BUFFERS in the block FCCC_C1.FCCC_C1_FCCC_C1_0_FCCC:	2 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_test_sd.LED_inverter_dimmer>
-------------------------------------------------------------------------
########   Utilization report for  cell:   LED_inverter_dimmer   ########
Instance path:   Sigma_Delta_test_sd.LED_inverter_dimmer                 
=========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  20.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_test_sd.LED_inverter_dimmer:	8 (3.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_test_sd.OSC_C1>
------------------------------------------------------------
########   Utilization report for  cell:   OSC_C1   ########
Instance path:   Sigma_Delta_test_sd.OSC_C1                 
============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  33.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_test_sd.OSC_C1:	1 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OSC_C1.OSC_C1_OSC_C1_0_OSC>
-------------------------------------------------------------------------
########   Utilization report for  cell:   OSC_C1_OSC_C1_0_OSC   ########
Instance path:   OSC_C1.OSC_C1_OSC_C1_0_OSC                              
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  33.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block OSC_C1.OSC_C1_OSC_C1_0_OSC:	1 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_test_sd.Pixelbar_Creator>
----------------------------------------------------------------------
########   Utilization report for  cell:   Pixelbar_Creator   ########
Instance path:   Sigma_Delta_test_sd.Pixelbar_Creator                 
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  8.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Sigma_Delta_test_sd.Pixelbar_Creator:	9 (3.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 28.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_test_sd.Pixelbar_Creator:	11 (4.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_test_sd.Power_On_Reset_Delay>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Power_On_Reset_Delay   ########
Instance path:   Sigma_Delta_test_sd.Power_On_Reset_Delay                 
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 13.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Sigma_Delta_test_sd.Power_On_Reset_Delay:	15 (6.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  17.9 %               
ARI1     15                 33.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_test_sd.Power_On_Reset_Delay:	22 (9.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block Sigma_Delta_test_sd.Power_On_Reset_Delay:	1 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_test_sd.Sigma_Delta_system>
------------------------------------------------------------------------
########   Utilization report for  cell:   Sigma_Delta_system   ########
Instance path:   Sigma_Delta_test_sd.Sigma_Delta_system                 
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 78 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block Sigma_Delta_test_sd.Sigma_Delta_system:	85 (35.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 33.3 %               
ARI1     30                 66.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_test_sd.Sigma_Delta_system:	43 (17.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  7.14 %               
=================================================
Total IO PADS in the block Sigma_Delta_test_sd.Sigma_Delta_system:	1 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_system.Averaging_Filter>
----------------------------------------------------------------------
########   Utilization report for  cell:   Averaging_Filter   ########
Instance path:   Sigma_Delta_system.Averaging_Filter                  
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      54                 49.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Sigma_Delta_system.Averaging_Filter:	54 (22.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  10.3 %               
ARI1     11                 24.4 %               
=================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_system.Averaging_Filter:	15 (6.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_system.Sigma_Delta_LVDS_ADC>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Sigma_Delta_LVDS_ADC   ########
Instance path:   Sigma_Delta_system.Sigma_Delta_LVDS_ADC                  
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 28.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Sigma_Delta_system.Sigma_Delta_LVDS_ADC:	31 (12.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  23.1 %               
ARI1     19                 42.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_system.Sigma_Delta_LVDS_ADC:	28 (11.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sigma_Delta_LVDS_ADC.timer>
-----------------------------------------------------------
########   Utilization report for  cell:   timer   ########
Instance path:   Sigma_Delta_LVDS_ADC.timer                
===========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  2.75 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Sigma_Delta_LVDS_ADC.timer:	3 (1.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  5.13 %               
=================================================
Total COMBINATIONAL LOGIC in the block Sigma_Delta_LVDS_ADC.timer:	2 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
