<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xA;command 'ap_source' returned error code&#xA;    while executing&#xA;&quot;source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/cosim.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/cosim.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;&#xA;" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:14:58.257+0900"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:14:58.181+0900"/>
        <logs message="ERROR: [COSIM 212-119] Cannot find VCS. Make sure it is added to the path variable." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:14:58.180+0900"/>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xA;command 'ap_source' returned error code&#xA;    while executing&#xA;&quot;source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/cosim.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/cosim.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;&#xA;" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:14:34.111+0900"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:14:34.035+0900"/>
        <logs message="ERROR: [COSIM 212-104] Cannot find Mentor Graphics ModelSim. Make sure it is accessible through the PATH variable." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:14:34.033+0900"/>
      </simLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:14:04.261+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set conv_out_group [add_wave_group conv_out(fifo) -into $coutputgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/conv_out_V_write -into $conv_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/conv_out_V_full_n -into $conv_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/conv_out_V_din -into $conv_out_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set data_in_group [add_wave_group data_in(fifo) -into $cinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/data_in_V_read -into $data_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/data_in_V_empty_n -into $data_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/data_in_V_dout -into $data_in_group -radix hex&#xA;## set weight_in_group [add_wave_group weight_in(fifo) -into $cinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/weight_in_V_read -into $weight_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/weight_in_V_empty_n -into $weight_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/weight_in_V_dout -into $weight_in_group -radix hex&#xA;## set bias_in_group [add_wave_group bias_in(fifo) -into $cinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/bias_in_V_read -into $bias_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/bias_in_V_empty_n -into $bias_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/bias_in_V_dout -into $bias_in_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/ap_ready -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/ap_rst -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AESL_inst_Conv_sysarr_dbbuf/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/LENGTH_bias_in_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/LENGTH_weight_in_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/LENGTH_data_in_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/LENGTH_conv_out_V -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_conv_out_group [add_wave_group conv_out(fifo) -into $tbcoutputgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/conv_out_V_write -into $tb_conv_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/conv_out_V_full_n -into $tb_conv_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/conv_out_V_din -into $tb_conv_out_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_data_in_group [add_wave_group data_in(fifo) -into $tbcinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/data_in_V_read -into $tb_data_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/data_in_V_empty_n -into $tb_data_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/data_in_V_dout -into $tb_data_in_group -radix hex&#xA;## set tb_weight_in_group [add_wave_group weight_in(fifo) -into $tbcinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/weight_in_V_read -into $tb_weight_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/weight_in_V_empty_n -into $tb_weight_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/weight_in_V_dout -into $tb_weight_in_group -radix hex&#xA;## set tb_bias_in_group [add_wave_group bias_in(fifo) -into $tbcinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/bias_in_V_read -into $tb_bias_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/bias_in_V_empty_n -into $tb_bias_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_dbbuf_top/bias_in_V_dout -into $tb_bias_in_group -radix hex&#xA;## save_wave_config Conv_sysarr_dbbuf.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 4 [0.00%] @ &quot;1125000&quot;&#xA;// RTL Simulation : 1 / 4 [100.00%] @ &quot;63725000&quot;&#xA;// RTL Simulation : 2 / 4 [100.00%] @ &quot;126315000&quot;&#xA;// RTL Simulation : 3 / 4 [100.00%] @ &quot;188905000&quot;&#xA;// RTL Simulation : 4 / 4 [100.00%] @ &quot;251495000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 251545 ns : File &quot;/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.autotb.v&quot; Line 390&#xA;## quit" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:08:31.396+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/df_process_interface.sv:4]&#xA;Starting static elaboration&#xA;Pass Through NonSizing Optimizer&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_output_l1_0_ra...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_output_l1_0(Da...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_weight_l2_0_ra...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_weight_l2_0(Da...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_data_l2_0_ram&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_data_l2_0(Data...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_in_lo...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mux_432_8_1_1(...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mux_42_8_1_1(I...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mux_42_1_1_1(I...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_11s...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_11s_11...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_runWeight2Reg&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_10s_10s_10...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_32ns_32ns_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_9s_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_runL2toL1&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_32s_32s_32...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_9s_9s_9_1_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_8s_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_runSysArr&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w11_d2_S_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w11_d2_S&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w9_d2_S_s...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w9_d2_S&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w10_d2_S_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w10_d2_S&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w32_d2_S_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w32_d2_S&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w32_d3_S_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w32_d3_S&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w8_d2_S_s...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w8_d2_S&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_in_lo...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_paren...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_30ns_34ns_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_30ns_30ns_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mux_42_32_1_1(...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_10s...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...&#xA;Compiling module xil_defaultlib.Conv_sysarr_dbbuf&#xA;Compiling module xil_defaultlib.AESL_autofifo_bias_in_V&#xA;Compiling module xil_defaultlib.AESL_autofifo_weight_in_V&#xA;Compiling module xil_defaultlib.AESL_autofifo_data_in_V&#xA;Compiling module xil_defaultlib.AESL_autofifo_conv_out_V&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit_1&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_Conv_sysarr_dbbuf_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot Conv_sysarr_dbbuf&#xA;&#xA;&#xA;****** Webtalk v2020.1 (64-bit)&#xA;  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020&#xA;  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020&#xA;    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/xsim.dir/Conv_sysarr_dbbuf/webtalk/xsim_webtalk.tcl -notrace" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:08:22.290+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:08:14.887+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-14T19:08:14.885+0900" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
