  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg
WARNING: [HLS 200-1921] Skipping unknown config ini [hls] entry 'ldflags=-lstdc++' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.file=defs.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/defs.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=aes.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=sha3.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vole.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(24)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vole.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(25)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=commit.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(26)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/commit.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=commit.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(27)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/commit.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=gatebygate.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(28)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/gatebygate.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=gatebygate.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(29)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/gatebygate.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fiat_shamir.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(30)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/fiat_shamir.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fiat_shamir.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(31)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/fiat_shamir.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=endtoend.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(32)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/endtoend.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=endtoend.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(33)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/endtoend.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./tb_vole.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(34)
INFO: [HLS 200-10] Adding test bench file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/tb_vole.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=GenerateProof' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(35)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcu250-figd2104-2LV-e' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2LV-e'
INFO: [HLS 200-1465] Applying config ini 'clock=5ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=0ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(8)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.59 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.08 seconds; current allocated memory: 482.031 MB.
INFO: [HLS 200-10] Analyzing design file 'endtoend.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fiat_shamir.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:427:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:759:9)
INFO: [HLS 200-10] Analyzing design file 'gatebygate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'commit.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:427:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:759:9)
INFO: [HLS 200-10] Analyzing design file 'vole.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'shake.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:427:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:759:9)
INFO: [HLS 200-10] Analyzing design file 'ggm_tree.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:427:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:759:9)
INFO: [HLS 200-10] Analyzing design file 'PRG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'encrypt.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:59:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (./aes.hpp:60:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:60:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (./aes.hpp:60:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:128:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:305:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:431:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:525:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (./aes.hpp:533:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:533:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (./aes.hpp:533:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:626:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:788:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:937:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.29 seconds. CPU system time: 2.82 seconds. Elapsed time: 18.12 seconds; current allocated memory: 489.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 134,548 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 4,596,888 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,919,667 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,699,235 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,699,213 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,870,001 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,869,736 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,869,737 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,869,760 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,870,358 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,869,285 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,849,068 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,849,135 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,848,526 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,849,103 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 2,534,416 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (./aes.hpp:388:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'encrypt(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (encrypt.cpp:5:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTL<64u>(ap_uint<64u>, unsigned int)' into 'xf::security::internal::KECCAK_f(ap_uint<64>*)' (./sha3.hpp:154:33)
INFO: [HLS 214-131] Inlining function 'h0(ap_uint<128>&, ap_uint<128>&, ap_uint<128>&, ap_uint<128>&)' into 'seed_gen(ap_uint<128>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (ggm_tree.cpp:56:9)
INFO: [HLS 214-131] Inlining function 'H(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<256>, 0>&)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [511], ap_uint<128> (*) [256], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:215:5)
INFO: [HLS 214-131] Inlining function 'H_COM(hls::stream<ap_uint<256>, 0>&, ap_uint<256>&)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [511], ap_uint<128> (*) [256], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:216:5)
INFO: [HLS 214-131] Inlining function 'gf128_reduce(ap_uint<256>)' into 'gf128_multiply(ap_uint<128>, ap_uint<128>)' (gatebygate.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'gf128_reduce(ap_uint<256>)' into 'ToField(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<256>, 0>&)' (gatebygate.cpp:145:26)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:762:12)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:435:12)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (./aes.hpp:390:9)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:436:9)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:763:9)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (encrypt.cpp:5:28)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stateArray' (./sha3.hpp:435:12)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stateArray' (./sha3.hpp:762:12)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_1' is marked as complete unroll implied by the pipeline pragma (gatebygate.cpp:10:22)
INFO: [HLS 214-291] Loop 'INIT_V' is marked as complete unroll implied by the pipeline pragma (vole.cpp:57:10)
INFO: [HLS 214-291] Loop 'READ_LEAVES' is marked as complete unroll implied by the pipeline pragma (vole.cpp:62:26)
INFO: [HLS 214-291] Loop 'BUILD_LEVELS' is marked as complete unroll implied by the pipeline pragma (vole.cpp:67:27)
INFO: [HLS 214-291] Loop 'PROCESS_NODES' is marked as complete unroll implied by the pipeline pragma (vole.cpp:70:32)
INFO: [HLS 214-291] Loop 'WRITE_V' is marked as complete unroll implied by the pipeline pragma (vole.cpp:76:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (vole.cpp:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_1' is marked as complete unroll implied by the pipeline pragma (PRG.cpp:8:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_441_1' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:441:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_443_2' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:443:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_471_3' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:471:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_478_4' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:478:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_1' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:398:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_765_1' (./sha3.hpp:765:20) in function 'xf::security::shake_extensible' completely with a factor of 25 (./sha3.hpp:740:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_839_6' (./sha3.hpp:839:35) in function 'xf::security::shake_extensible' completely with a factor of 16 (./sha3.hpp:740:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (gatebygate.cpp:10:22) in function 'gf128_clmul' completely with a factor of 128 (gatebygate.cpp:5:0)
INFO: [HLS 214-188] Unrolling loop 'UNPACK_U' (vole.cpp:103:12) in function 'mem_transfer' partially with a factor of 2 (vole.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'READ_V' (vole.cpp:112:9) in function 'mem_transfer' completely with a factor of 16 (vole.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_2' (vole.cpp:114:20) in function 'mem_transfer' completely with a factor of 8 (vole.cpp:93:0)
INFO: [HLS 214-188] Unrolling loop 'WRITE_V' (vole.cpp:119:18) in function 'mem_transfer' partially with a factor of 2 (vole.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_3' (vole.cpp:122:31) in function 'mem_transfer' completely with a factor of 16 (vole.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_4' (vole.cpp:124:20) in function 'mem_transfer' completely with a factor of 8 (vole.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_V' (vole.cpp:57:10) in function 'build_VOLE' completely with a factor of 8 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'READ_LEAVES' (vole.cpp:62:26) in function 'build_VOLE' completely with a factor of 256 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'BUILD_LEVELS' (vole.cpp:67:27) in function 'build_VOLE' completely with a factor of 8 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:70:32) in function 'build_VOLE' completely with a factor of 1 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:70:32) in function 'build_VOLE' completely with a factor of 2 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:70:32) in function 'build_VOLE' completely with a factor of 4 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:70:32) in function 'build_VOLE' completely with a factor of 8 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:70:32) in function 'build_VOLE' completely with a factor of 16 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:70:32) in function 'build_VOLE' completely with a factor of 32 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:70:32) in function 'build_VOLE' completely with a factor of 64 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:70:32) in function 'build_VOLE' completely with a factor of 128 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_V' (vole.cpp:76:22) in function 'build_VOLE' completely with a factor of 8 (vole.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (vole.cpp:26:19) in function 'expand_seed' completely with a factor of 256 (vole.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (fiat_shamir.cpp:41:22) in function 'chal1' completely with a factor of 16 (fiat_shamir.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_INIT_STATE_ARRAYS' (./sha3.hpp:438:9) in function 'xf::security::internal::shakeXOF<32u>' completely with a factor of 25 (./sha3.hpp:409:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA3_EMIT' (./sha3.hpp:544:9) in function 'xf::security::internal::shakeXOF<32u>' completely with a factor of 4 (./sha3.hpp:409:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_THETA_1' (./sha3.hpp:110:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_THETA_2' (./sha3.hpp:117:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CALCULATE_THETA' (./sha3.hpp:121:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CHI' (./sha3.hpp:186:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CALCULATE_CHI' (./sha3.hpp:196:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_INIT_STATEREG' (./sha3.hpp:191:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (PRG.cpp:8:18) in function 'PRG' completely with a factor of 2 (PRG.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_441_1' (./aes.hpp:441:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (./aes.hpp:431:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_478_4' (./aes.hpp:478:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (./aes.hpp:431:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_471_3' (./aes.hpp:471:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (./aes.hpp:431:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_443_2' (./aes.hpp:443:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (./aes.hpp:431:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_1' (./aes.hpp:398:27) in function 'xf::security::aesEnc<128>::updateKey' completely with a factor of 10 (./aes.hpp:393:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_398_1' (./aes.hpp:398:27) in function 'xf::security::aesEnc<128>::updateKey' has been removed because the loop is unrolled completely (./aes.hpp:393:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&) (.7)' into 'seed_gen(ap_uint<128>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (ggm_tree.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'expand_roots(ap_uint<128>&, ap_uint<128>&, hls::stream<ap_uint<128>, 0>&)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [511], ap_uint<128> (*) [256], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'ggm_build(hls::stream<ap_uint<128>, 0>&, ap_uint<128>&, ap_uint<128> (*) [511], ap_uint<128> (*) [256], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [511], ap_uint<128> (*) [256], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&) (.7)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [511], ap_uint<128> (*) [256], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' into 'chal1(ap_uint<256>&, ap_uint<128>&, ap_uint<8>*, ap_uint<128>&)' (fiat_shamir.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'VC_Open(ap_uint<8>*, ap_uint<128> (*) [511], ap_uint<128> (*) [256], hls::stream<ap_uint<128>, 0>&)' into 'ggm_top(ap_uint<128>&, ap_uint<128>&, hls::stream<ap_uint<128>, 0>&, ap_uint<256>&, hls::stream<ap_uint<128>, 0>&, ap_uint<128>&)' (ggm_tree.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'ggm_top(ap_uint<128>&, ap_uint<128>&, hls::stream<ap_uint<128>, 0>&, ap_uint<256>&, hls::stream<ap_uint<128>, 0>&, ap_uint<128>&)' into 'VOLECommit(ap_uint<128>&, ap_uint<128>&, ap_uint<256>&, ap_uint<1>*, ap_uint<128>*, hls::stream<ap_uint<128>, 0>&, ap_uint<128>&)' (commit.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1': Complete partitioning on dimension 1. (encrypt.cpp:5:28)
INFO: [HLS 214-248] Applying array_partition to 'stateArray': Complete partitioning on dimension 1. (./sha3.hpp:435:12)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (vole.cpp:53:26)
INFO: [HLS 214-248] Applying array_partition to 'r_strm': Complete partitioning on dimension 1. (vole.cpp:149:31)
INFO: [HLS 214-248] Applying array_partition to 'v_strm': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (vole.cpp:153:31)
INFO: [HLS 214-248] Applying array_partition to 'ggm_keys.i': Complete partitioning on dimension 1. (ggm_tree.cpp:256:18)
INFO: [HLS 214-248] Applying array_partition to 'coms.i': Complete partitioning on dimension 1. (ggm_tree.cpp:257:18)
INFO: [HLS 214-248] Applying array_partition to 'chal.i': Complete partitioning on dimension 1. (ggm_tree.cpp:263:13)
INFO: [HLS 214-248] Applying array_partition to 'stateArray': Complete partitioning on dimension 1. (./sha3.hpp:762:12)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (./sha3.hpp:825:33)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (./sha3.hpp:833:35)
INFO: [HLS 214-248] Applying array_partition to 'u': Cyclic partitioning with factor 2 on dimension 1. (endtoend.cpp:17:16)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (gatebygate.cpp:126:33)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (gatebygate.cpp:126:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'circuit' with compact=bit mode in 58-bits (endtoend.cpp:14:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_70_2> at fiat_shamir.cpp:70:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WRITE_V> at vole.cpp:119:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< UNPACK_U> at vole.cpp:103:12 
INFO: [HLS 214-376] automatically set the pipeline for Loop< READ_SEEDS> at vole.cpp:19:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_76_1> at ggm_tree.cpp:76:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_67_1> at ggm_tree.cpp:67:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LOOP_5_STEP_MAPPING> at ./sha3.hpp:104:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LOOP_GEN_LAST_BLK> at ./sha3.hpp:465:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_ENDMSGLEN> at shake.cpp:41:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< TRANSFER_STREAM> at endtoend.cpp:35:22 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'V' due to pipeline pragma (endtoend.cpp:18:18)
INFO: [HLS 214-248] Applying array_partition to 'V': Cyclic partitioning with factor 2 on dimension 1. (endtoend.cpp:18:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (gatebygate.cpp:126:57)
WARNING: [HLS 214-440] Multiple stream pragmas on variable 'com_strm' have different depth. Choose the maximum value 4
WARNING: [HLS 214-475] Merging processes 'EvalCircuit' and 'compute_mask' in function 'ProverCircuitEval' due to read and write on argument 'u_0' (gatebygate.cpp:197:0)
WARNING: [HLS 214-373] Impl=auto in bind_op is deprecated. Consider using a different operation implementation. (./sha3.hpp:427:9)
WARNING: [HLS 214-373] Impl=auto in bind_op is deprecated. Consider using a different operation implementation. (./sha3.hpp:759:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 91.37 seconds. CPU system time: 0.61 seconds. Elapsed time: 82.48 seconds; current allocated memory: 497.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 50.02 seconds. CPU system time: 0.34 seconds. Elapsed time: 50.36 seconds; current allocated memory: 972.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] vole.cpp:107: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 18.4 seconds. CPU system time: 0.23 seconds. Elapsed time: 18.64 seconds; current allocated memory: 1.314 GB.
