Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 22 16:46:20 2019
| Host         : CISS31247 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HS_SAMPLER_OVERLAY_wrapper_control_sets_placed.rpt
| Design       : HS_SAMPLER_OVERLAY_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    56 |
|    Minimum number of control sets                        |    56 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    56 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     9 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             576 |          148 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             241 |           73 |
| Yes          | No                    | No                     |             454 |          103 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             290 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                               Enable Signal                                                                              |                                                                         Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1             |                                                                                                                                                                          |                                                                                                                                                                 |                1 |              1 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                 |                1 |              2 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                           |                1 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                           |                2 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                1 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                             |                1 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              4 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0          | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                         | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                |                2 |              5 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             11 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]       |                                                                                                                                                                 |                6 |             12 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                 |                2 |             12 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                 |                2 |             12 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                 |                5 |             12 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                 |                4 |             13 |
|  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1             | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[13]_i_1_n_0                                                                                                          | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1_n_0                                                                                                 |                2 |             14 |
|  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1             | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[27]_i_1_n_0                                                                                                          | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1_n_0                                                                                                 |                4 |             14 |
|  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1             | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[69]_i_1_n_0                                                                                                          | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1_n_0                                                                                                 |                3 |             14 |
|  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1             | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[41]_i_1_n_0                                                                                                          | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[55]_i_1_n_0                                                                                                 |                3 |             14 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                 |                2 |             14 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                 |                2 |             14 |
|  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1             | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_2_n_0                                                                                                          | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1_n_0                                                                                                 |                2 |             14 |
|  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1             | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[55]_i_2_n_0                                                                                                          | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[55]_i_1_n_0                                                                                                 |                3 |             14 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                 |                5 |             15 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                 |                3 |             16 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             19 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Read_Reg_Rst                                                                                                           |                5 |             20 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                        | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                           |                3 |             20 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                         |                                                                                                                                                                 |                8 |             21 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0          |                                                                                                                                                                 |                8 |             21 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                           |                3 |             21 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                      | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                7 |             32 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                       | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                5 |             32 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                5 |             32 |
|  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1             |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/clear                                                                                                                 |                8 |             32 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                 |                9 |             34 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                 |                9 |             35 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                           |               11 |             37 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |               15 |             47 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                 |                7 |             47 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                 |                8 |             47 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                                                 |               10 |             48 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                 |               10 |             48 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                 |               10 |             48 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 | HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                 |                9 |             48 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                               |               19 |             64 |
|  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          |                                                                                                                                                                 |              148 |            576 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


