
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017205                       # Number of seconds simulated
sim_ticks                                 17204547975                       # Number of ticks simulated
final_tick                                17204547975                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71990                       # Simulator instruction rate (inst/s)
host_op_rate                                   118330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               99968201                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   172.10                       # Real time elapsed on the host
sim_insts                                    12389443                       # Number of instructions simulated
sim_ops                                      20364675                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69376                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19100                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4032422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67018558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71050980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4032422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4032422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4032422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67018558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             71050980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38496                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19100                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19100                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17204444590                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19100                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    722.518343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   529.857156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.075492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          203     12.01%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          143      8.46%     20.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97      5.74%     26.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      3.67%     29.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           53      3.14%     33.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           53      3.14%     36.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          163      9.64%     45.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      2.43%     48.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          875     51.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1690                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4032422.130520984530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67018558.213529579341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35787062                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    527124313                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33013.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29258.68                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    204786375                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               562911375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10721.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29471.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        71.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17403                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     900756.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6197520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3286470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66644760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         99571680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            128959080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5328480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       404871000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        30978720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3832063380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4577901090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            266.086682                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          16907819577                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5409341                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      42120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15939319119                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     80669143                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     249149513                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    887880859                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5919060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3127080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69729240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105103440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            134087370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       441531690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24060960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3811663620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4601383260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            267.451564                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          16894324497                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6953286                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15863523100                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     62651517                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     258651517                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    968308555                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2355590                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2355590                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8328                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2337657                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2156                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                416                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2337657                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294340                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43317                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4639                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      192408                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212919                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41096                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      172370                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           157                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25793926                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             202341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12671527                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2355590                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296496                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25519844                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16800                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           416                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    172308                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2427                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25731226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.811987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.362437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22904388     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8509      0.03%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3811      0.01%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70629      0.27%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   262690      1.02%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69794      0.27%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10177      0.04%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5222      0.02%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2396006      9.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25731226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.091323                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.491260                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   904371                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22191088                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    726985                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1900382                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8400                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20804516                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8400                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1343389                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6861269                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2440                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2170731                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15344997                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20763424                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1877                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  57580                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    185                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14845046                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30047990                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51372439                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28126002                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4392312                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547072                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   500918                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 93                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9344585                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204357                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217727                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               970                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              193                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20694482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 136                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20592635                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2454                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          329942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       464903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             92                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25731226                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.800297                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.808462                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20444171     79.45%     79.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              864922      3.36%     82.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1009962      3.93%     86.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              223997      0.87%     87.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              646895      2.51%     90.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1074039      4.17%     94.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1254080      4.87%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              151737      0.59%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61423      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25731226                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   48566     18.07%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78043     29.04%     47.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78072     29.05%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62482     23.25%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    990      0.37%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   511      0.19%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                27      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3898      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16671686     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1253      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1221      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 349      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500505      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126112      0.61%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126267      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750699      3.65%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                379      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69333      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213385     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127091      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            451      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20592635                       # Type of FU issued
system.cpu.iq.rate                           0.798352                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      268730                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013050                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           62954995                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19009451                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18554036                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232685                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2015155                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006216                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18631840                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225627                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2375                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42976                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9148                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8400                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  352320                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6433058                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20694618                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               372                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204357                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217727                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 80                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    961                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6431846                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             49                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2239                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8550                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10789                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20573805                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                192335                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18830                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405249                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306598                       # Number of branches executed
system.cpu.iew.exec_stores                    2212914                       # Number of stores executed
system.cpu.iew.exec_rate                     0.797622                       # Inst execution rate
system.cpu.iew.wb_sent                       20565806                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20560252                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11852647                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17984095                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.797097                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.659063                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          330889                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8365                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25681848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.792960                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.867659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20431522     79.56%     79.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       798520      3.11%     82.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1003701      3.91%     86.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1046596      4.08%     90.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37832      0.15%     90.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1534464      5.97%     96.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18556      0.07%     96.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1275      0.00%     96.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       809382      3.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25681848                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389443                       # Number of instructions committed
system.cpu.commit.committedOps               20364675                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369960                       # Number of memory references committed
system.cpu.commit.loads                        161381                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486083                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488742     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35571      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208195     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364675                       # Class of committed instruction
system.cpu.commit.bw_lim_events                809382                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45568030                       # The number of ROB reads
system.cpu.rob.rob_writes                    41441059                       # The number of ROB writes
system.cpu.timesIdled                             666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           62700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389443                       # Number of Instructions Simulated
system.cpu.committedOps                      20364675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.081928                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.081928                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.480324                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.480324                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27787872                       # number of integer regfile reads
system.cpu.int_regfile_writes                14039083                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384626                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005364                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11550852                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13740403                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7039575                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           957.290714                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2337879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            780215                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.996455                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   957.290714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.934854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          959                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          899                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.936523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19953591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19953591                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       111274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111274                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1446390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1446390                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1557664                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1557664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1557664                       # number of overall hits
system.cpu.dcache.overall_hits::total         1557664                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76819                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76819                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       762189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762189                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       839008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         839008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       839008                       # number of overall misses
system.cpu.dcache.overall_misses::total        839008                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1936179606                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1936179606                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14563186620                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14563186620                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16499366226                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16499366226                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16499366226                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16499366226                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2396672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2396672                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2396672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2396672                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.408410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.408410                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345104                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.350072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.350072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.350072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.350072                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25204.436481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25204.436481                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19107.054313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19107.054313                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19665.326464                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19665.326464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19665.326464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19665.326464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10447                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1596                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.590698                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    99.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       777226                       # number of writebacks
system.cpu.dcache.writebacks::total            777226                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58786                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58793                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58793                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18033                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18033                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       762182                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       762182                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       780215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       780215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       780215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780215                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    432224671                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    432224671                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13546097663                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13546097663                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13978322334                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13978322334                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13978322334                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13978322334                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.325541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.325541                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.325541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.325541                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23968.539400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23968.539400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17772.786110                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17772.786110                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17915.987688                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17915.987688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17915.987688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17915.987688                       # average overall mshr miss latency
system.cpu.dcache.replacements                 389628                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           755.506421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1098                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.598361                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   755.506421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.737799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.737799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          625                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            345714                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           345714                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170847                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170847                       # number of overall hits
system.cpu.icache.overall_hits::total          170847                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1461                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1461                       # number of overall misses
system.cpu.icache.overall_misses::total          1461                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126842722                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126842722                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    126842722                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126842722                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126842722                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126842722                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       172308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       172308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       172308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172308                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008479                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008479                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008479                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008479                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008479                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008479                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86819.111567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86819.111567                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86819.111567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86819.111567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86819.111567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86819.111567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          535                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu.icache.writebacks::total               250                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          363                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          363                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          363                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1098                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1098                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1098                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1098                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1098                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1098                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97301292                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97301292                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97301292                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97301292                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97301292                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97301292                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006372                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006372                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006372                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006372                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88616.841530                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88616.841530                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88616.841530                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88616.841530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88616.841530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88616.841530                       # average overall mshr miss latency
system.cpu.icache.replacements                    250                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17707.320333                       # Cycle average of tags in use
system.l2.tags.total_refs                     1560809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19100                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.717749                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       857.322868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16849.997465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.514221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.540385                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18857                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582886                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12505572                       # Number of tag accesses
system.l2.tags.data_accesses                 12505572                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       777226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           777226                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          249                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              249                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            746111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                746111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16088                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               762199                       # number of demand (read+write) hits
system.l2.demand_hits::total                   762213                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data              762199                       # number of overall hits
system.l2.overall_hits::total                  762213                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16071                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1084                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1945                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18016                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1084                       # number of overall misses
system.l2.overall_misses::.cpu.data             18016                       # number of overall misses
system.l2.overall_misses::total                 19100                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1339864931                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1339864931                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94885419                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94885419                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    170690636                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    170690636                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     94885419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1510555567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1605440986                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94885419                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1510555567                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1605440986                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       777226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       777226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          249                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          249                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        762182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            762182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           780215                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781313                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          780215                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781313                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021086                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987250                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107858                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.987250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024446                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024446                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83371.596727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83371.596727                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87532.674354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87532.674354                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87758.681748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87758.681748                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87532.674354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83845.224634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84054.501885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87532.674354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83845.224634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84054.501885                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16071                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1084                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1945                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19100                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1125477791                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1125477791                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80424859                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80424859                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    144744336                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    144744336                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     80424859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1270222127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1350646986                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80424859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1270222127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1350646986                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107858                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024446                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024446                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70031.596727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70031.596727                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74192.674354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74192.674354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74418.681748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74418.681748                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74192.674354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70505.224634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70714.501885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74192.674354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70505.224634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70714.501885                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3029                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16071                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3029                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19100                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12739700                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           74503411                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1560819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       779508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17204547975                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       777226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          250                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           762182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          762182                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1098                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18033                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2339686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2342132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99676224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99762496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           781313                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 781301    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             781313                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2078219257                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2197764                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1561210215                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
