# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do D_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {D.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module D
# 
# Top level modules:
# 	D
# 
# vlog -vlog01compat -work work +incdir+C:/altera/Experiment2/D/simulation/qsim {C:/altera/Experiment2/D/simulation/qsim/D.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module D_vlg_vec_tst
# ** Error: C:/altera/Experiment2/D/simulation/qsim/D.vt(67): near "end": syntax error, unexpected end, expecting ';'
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./D_run_msim_gate_verilog.do line 10
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/altera/Experiment2/D/simulation/qsim {C:/altera/Experiment2/D/simulation/qsim/D.vt}"
