#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May  5 13:28:55 2019
# Process ID: 1908
# Current directory: C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution3/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/foo/xsim_script.tcl}
# Log file: C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution3/sim/verilog/xsim.log
# Journal file: C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution3/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/foo/xsim_script.tcl
# xsim {foo} -autoloadwcfg -tclbatch {foo.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source foo.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set a_group [add_wave_group a(memory) -into $coutputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/a_d1 -into $a_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_we1 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_ce1 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_address1 -into $a_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_d0 -into $a_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_we0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_ce0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_address0 -into $a_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set c_group [add_wave_group c(memory) -into $cinputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/c_q1 -into $c_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_ce1 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_address1 -into $c_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_q0 -into $c_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_ce0 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_address0 -into $c_group -radix hex
## set b_group [add_wave_group b(memory) -into $cinputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/b_q1 -into $b_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_ce1 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_address1 -into $b_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_q0 -into $b_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_ce0 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_address0 -into $b_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_top/LENGTH_c -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_a_group [add_wave_group a(memory) -into $tbcoutputgroup]
## add_wave /apatb_foo_top/a_d1 -into $tb_a_group -radix hex
## add_wave /apatb_foo_top/a_we1 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/a_ce1 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/a_address1 -into $tb_a_group -radix hex
## add_wave /apatb_foo_top/a_d0 -into $tb_a_group -radix hex
## add_wave /apatb_foo_top/a_we0 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/a_ce0 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/a_address0 -into $tb_a_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_c_group [add_wave_group c(memory) -into $tbcinputgroup]
## add_wave /apatb_foo_top/c_q1 -into $tb_c_group -radix hex
## add_wave /apatb_foo_top/c_ce1 -into $tb_c_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/c_address1 -into $tb_c_group -radix hex
## add_wave /apatb_foo_top/c_q0 -into $tb_c_group -radix hex
## add_wave /apatb_foo_top/c_ce0 -into $tb_c_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/c_address0 -into $tb_c_group -radix hex
## set tb_b_group [add_wave_group b(memory) -into $tbcinputgroup]
## add_wave /apatb_foo_top/b_q1 -into $tb_b_group -radix hex
## add_wave /apatb_foo_top/b_ce1 -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/b_address1 -into $tb_b_group -radix hex
## add_wave /apatb_foo_top/b_q0 -into $tb_b_group -radix hex
## add_wave /apatb_foo_top/b_ce0 -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/b_address0 -into $tb_b_group -radix hex
## save_wave_config foo.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "275000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 315 ns : File "C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution3/sim/verilog/foo.autotb.v" Line 347
## quit
INFO: [Common 17-206] Exiting xsim at Sun May  5 13:29:02 2019...
