// Seed: 1704037511
module module_0 ();
  always @(1'b0 or posedge id_1 <= 1) begin
    id_1 = id_1;
    id_1 = #1 id_1;
  end
  always @(posedge 1) begin
    id_1 <= 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1'd0), .id_1(1), .id_2(1)
  ); module_0();
endmodule
