v 20201216 2
C -700 800 1 0 0 in-1.sym
{
T -700 1300 5 10 0 0 0 0 1
footprint=anchor
T -700 1100 5 10 0 0 0 0 1
device=INPUT
T -700 900 5 10 1 1 0 7 1
refdes=A6
}
C -700 600 1 0 0 in-1.sym
{
T -700 1100 5 10 0 0 0 0 1
footprint=anchor
T -700 900 5 10 0 0 0 0 1
device=INPUT
T -700 700 5 10 1 1 0 7 1
refdes=A7
}
N 700 700 900 700 4
{
T 950 700 5 10 1 1 0 1 1
netname=OE
}
C 2300 4900 1 0 0 in-1.sym
{
T 2300 5400 5 10 0 0 0 0 1
footprint=anchor
T 2300 5200 5 10 0 0 0 0 1
device=INPUT
T 2300 5000 5 10 1 1 0 7 1
refdes=A0#
}
C 2300 4500 1 0 0 in-1.sym
{
T 2300 5000 5 10 0 0 0 0 1
footprint=anchor
T 2300 4800 5 10 0 0 0 0 1
device=INPUT
T 2300 4600 5 10 1 1 0 7 1
refdes=A1#
}
C 2300 4100 1 0 0 in-1.sym
{
T 2300 4600 5 10 0 0 0 0 1
footprint=anchor
T 2300 4400 5 10 0 0 0 0 1
device=INPUT
T 2300 4200 5 10 1 1 0 7 1
refdes=A2#
}
C 2300 5100 1 0 0 in-1.sym
{
T 2300 5600 5 10 0 0 0 0 1
footprint=anchor
T 2300 5400 5 10 0 0 0 0 1
device=INPUT
T 2300 5200 5 10 1 1 0 7 1
refdes=A0
}
C 2300 4700 1 0 0 in-1.sym
{
T 2300 5200 5 10 0 0 0 0 1
footprint=anchor
T 2300 5000 5 10 0 0 0 0 1
device=INPUT
T 2300 4800 5 10 1 1 0 7 1
refdes=A1
}
C 2300 4300 1 0 0 in-1.sym
{
T 2300 4800 5 10 0 0 0 0 1
footprint=anchor
T 2300 4600 5 10 0 0 0 0 1
device=INPUT
T 2300 4400 5 10 1 1 0 7 1
refdes=A2
}
C 2300 6400 1 0 0 gnd-1.sym
C 5800 6400 1 0 0 gnd-1.sym
C 8900 3100 1 0 0 gnd-1.sym
C 11100 3100 1 0 0 gnd-1.sym
C 13300 3100 1 0 0 gnd-1.sym
C 6700 -100 1 0 0 gnd-1.sym
C 8900 -100 1 0 0 gnd-1.sym
C 11100 -100 1 0 0 gnd-1.sym
N 5900 4400 6100 4400 4
{
T 5850 4400 5 10 1 1 0 7 1
netname=B0
}
C -700 400 1 0 0 in-1.sym
{
T -700 900 5 10 0 0 0 0 1
footprint=anchor
T -700 700 5 10 0 0 0 0 1
device=INPUT
T -700 500 5 10 1 1 0 7 1
refdes=MR#
}
C 7600 4400 1 90 0 out-1.sym
{
T 7100 4400 5 10 0 0 90 0 1
footprint=anchor
T 7300 4400 5 10 0 0 90 0 1
device=OUTPUT
T 7500 5000 5 10 1 1 0 3 1
refdes=Q0
}
C 9800 4400 1 90 0 out-1.sym
{
T 9300 4400 5 10 0 0 90 0 1
footprint=anchor
T 9500 4400 5 10 0 0 90 0 1
device=OUTPUT
T 9700 5000 5 10 1 1 0 3 1
refdes=Q1
}
C 12000 4400 1 90 0 out-1.sym
{
T 11500 4400 5 10 0 0 90 0 1
footprint=anchor
T 11700 4400 5 10 0 0 90 0 1
device=OUTPUT
T 11900 5000 5 10 1 1 0 3 1
refdes=Q2
}
C 14200 4400 1 90 0 out-1.sym
{
T 13700 4400 5 10 0 0 90 0 1
footprint=anchor
T 13900 4400 5 10 0 0 90 0 1
device=OUTPUT
T 14100 5000 5 10 1 1 0 3 1
refdes=Q3
}
C 9800 1200 1 90 0 out-1.sym
{
T 9300 1200 5 10 0 0 90 0 1
footprint=anchor
T 9500 1200 5 10 0 0 90 0 1
device=OUTPUT
T 9700 1800 5 10 1 1 0 3 1
refdes=Q5
}
C 7600 1200 1 90 0 out-1.sym
{
T 7100 1200 5 10 0 0 90 0 1
footprint=anchor
T 7300 1200 5 10 0 0 90 0 1
device=OUTPUT
T 7500 1800 5 10 1 1 0 3 1
refdes=Q4
}
C 12000 1200 1 90 0 out-1.sym
{
T 11500 1200 5 10 0 0 90 0 1
footprint=anchor
T 11700 1200 5 10 0 0 90 0 1
device=OUTPUT
T 11900 1800 5 10 1 1 0 3 1
refdes=Q6
}
C 14200 1200 1 90 0 out-1.sym
{
T 13700 1200 5 10 0 0 90 0 1
footprint=anchor
T 13900 1200 5 10 0 0 90 0 1
device=OUTPUT
T 14100 1800 5 10 1 1 0 3 1
refdes=Q7
}
C 2200 9800 1 0 0 vdd-1.sym
C 5700 9800 1 0 0 vdd-1.sym
C 6600 5300 1 0 0 vdd-1.sym
C 8800 5300 1 0 0 vdd-1.sym
C 11000 5300 1 0 0 vdd-1.sym
C 13200 5300 1 0 0 vdd-1.sym
C 6600 2100 1 0 0 vdd-1.sym
C 8800 2100 1 0 0 vdd-1.sym
C 11000 2100 1 0 0 vdd-1.sym
C 13200 2100 1 0 0 vdd-1.sym
C 6700 3100 1 0 0 gnd-1.sym
C 13300 -100 1 0 0 gnd-1.sym
C 5900 5900 1 270 0 in-1.sym
{
T 6400 5900 5 10 0 0 270 0 1
footprint=anchor
T 6200 5900 5 10 0 0 270 0 1
device=INPUT
T 6075 5900 5 10 1 1 0 3 1
refdes=D0
}
C 5700 5900 1 270 0 in-1.sym
{
T 6200 5900 5 10 0 0 270 0 1
footprint=anchor
T 6000 5900 5 10 0 0 270 0 1
device=INPUT
T 5775 5900 5 10 1 1 0 3 1
refdes=D0#
}
C 8100 5900 1 270 0 in-1.sym
{
T 8600 5900 5 10 0 0 270 0 1
footprint=anchor
T 8400 5900 5 10 0 0 270 0 1
device=INPUT
T 8275 5900 5 10 1 1 0 3 1
refdes=D1
}
C 7900 5900 1 270 0 in-1.sym
{
T 8400 5900 5 10 0 0 270 0 1
footprint=anchor
T 8200 5900 5 10 0 0 270 0 1
device=INPUT
T 7975 5900 5 10 1 1 0 3 1
refdes=D1#
}
C 10300 5900 1 270 0 in-1.sym
{
T 10800 5900 5 10 0 0 270 0 1
footprint=anchor
T 10600 5900 5 10 0 0 270 0 1
device=INPUT
T 10475 5900 5 10 1 1 0 3 1
refdes=D2
}
C 10100 5900 1 270 0 in-1.sym
{
T 10600 5900 5 10 0 0 270 0 1
footprint=anchor
T 10400 5900 5 10 0 0 270 0 1
device=INPUT
T 10175 5900 5 10 1 1 0 3 1
refdes=D2#
}
C 12500 5900 1 270 0 in-1.sym
{
T 13000 5900 5 10 0 0 270 0 1
footprint=anchor
T 12800 5900 5 10 0 0 270 0 1
device=INPUT
T 12675 5900 5 10 1 1 0 3 1
refdes=D3
}
C 12300 5900 1 270 0 in-1.sym
{
T 12800 5900 5 10 0 0 270 0 1
footprint=anchor
T 12600 5900 5 10 0 0 270 0 1
device=INPUT
T 12375 5900 5 10 1 1 0 3 1
refdes=D3#
}
C 5900 2700 1 270 0 in-1.sym
{
T 6400 2700 5 10 0 0 270 0 1
footprint=anchor
T 6200 2700 5 10 0 0 270 0 1
device=INPUT
T 6075 2700 5 10 1 1 0 3 1
refdes=D4
}
C 5700 2700 1 270 0 in-1.sym
{
T 6200 2700 5 10 0 0 270 0 1
footprint=anchor
T 6000 2700 5 10 0 0 270 0 1
device=INPUT
T 5775 2700 5 10 1 1 0 3 1
refdes=D4#
}
C 8100 2700 1 270 0 in-1.sym
{
T 8600 2700 5 10 0 0 270 0 1
footprint=anchor
T 8400 2700 5 10 0 0 270 0 1
device=INPUT
T 8275 2700 5 10 1 1 0 3 1
refdes=D5
}
C 7900 2700 1 270 0 in-1.sym
{
T 8400 2700 5 10 0 0 270 0 1
footprint=anchor
T 8200 2700 5 10 0 0 270 0 1
device=INPUT
T 7975 2700 5 10 1 1 0 3 1
refdes=D5#
}
C 10300 2700 1 270 0 in-1.sym
{
T 10800 2700 5 10 0 0 270 0 1
footprint=anchor
T 10600 2700 5 10 0 0 270 0 1
device=INPUT
T 10475 2700 5 10 1 1 0 3 1
refdes=D6
}
C 10100 2700 1 270 0 in-1.sym
{
T 10600 2700 5 10 0 0 270 0 1
footprint=anchor
T 10400 2700 5 10 0 0 270 0 1
device=INPUT
T 10175 2700 5 10 1 1 0 3 1
refdes=D6#
}
C 12500 2700 1 270 0 in-1.sym
{
T 13000 2700 5 10 0 0 270 0 1
footprint=anchor
T 12800 2700 5 10 0 0 270 0 1
device=INPUT
T 12675 2700 5 10 1 1 0 3 1
refdes=D7
}
C 12300 2700 1 270 0 in-1.sym
{
T 12800 2700 5 10 0 0 270 0 1
footprint=anchor
T 12600 2700 5 10 0 0 270 0 1
device=INPUT
T 12375 2700 5 10 1 1 0 3 1
refdes=D7#
}
C 0 1200 1 0 0 vdd-1.sym
C -700 7100 1 0 0 in-1.sym
{
T -700 7600 5 10 0 0 0 0 1
footprint=anchor
T -700 7400 5 10 0 0 0 0 1
device=INPUT
T -700 7200 5 10 1 1 0 7 1
refdes=GND
}
N 6000 5300 6000 5000 4
N 6000 5000 6100 5000 4
N 5800 5300 5800 4800 4
N 5800 4800 6100 4800 4
N 8200 5300 8200 5000 4
N 8200 5000 8300 5000 4
N 8000 5300 8000 4800 4
N 8000 4800 8300 4800 4
N 10400 5300 10400 5000 4
N 10400 5000 10500 5000 4
N 10200 5300 10200 4800 4
N 10200 4800 10500 4800 4
N 12600 5300 12600 5000 4
N 12600 5000 12700 5000 4
N 12400 5300 12400 4800 4
N 12400 4800 12700 4800 4
N 6000 2100 6000 1800 4
N 6000 1800 6100 1800 4
N 5800 2100 5800 1600 4
N 5800 1600 6100 1600 4
N 8200 2100 8200 1800 4
N 8200 1800 8300 1800 4
N 8000 2100 8000 1600 4
N 8000 1600 8300 1600 4
N 10400 2100 10400 1800 4
N 10400 1800 10500 1800 4
N 10200 2100 10200 1600 4
N 10200 1600 10500 1600 4
N 12600 2100 12600 1800 4
N 12600 1800 12700 1800 4
N 12400 2100 12400 1600 4
N 12400 1600 12700 1600 4
N 1600 9500 1400 9500 4
{
T 1350 9500 5 10 1 1 0 7 1
netname=B0
}
N 1600 9300 1400 9300 4
{
T 1350 9300 5 10 1 1 0 7 1
netname=B1
}
N 1600 9100 1400 9100 4
{
T 1350 9100 5 10 1 1 0 7 1
netname=B2
}
N 1600 8900 1400 8900 4
{
T 1350 8900 5 10 1 1 0 7 1
netname=B3
}
N 1600 8700 1400 8700 4
{
T 1350 8700 5 10 1 1 0 7 1
netname=B4
}
N 1600 8500 1400 8500 4
{
T 1350 8500 5 10 1 1 0 7 1
netname=B5
}
N 1600 8300 1400 8300 4
{
T 1350 8300 5 10 1 1 0 7 1
netname=B6
}
N 1600 8100 1400 8100 4
{
T 1350 8100 5 10 1 1 0 7 1
netname=B7
}
N 5100 9500 4900 9500 4
{
T 4850 9500 5 10 1 1 0 7 1
netname=B0
}
N 5100 9300 4900 9300 4
{
T 4850 9300 5 10 1 1 0 7 1
netname=B1
}
N 5100 9100 4900 9100 4
{
T 4850 9100 5 10 1 1 0 7 1
netname=B2
}
N 5100 8900 4900 8900 4
{
T 4850 8900 5 10 1 1 0 7 1
netname=B3
}
N 5100 8700 4900 8700 4
{
T 4850 8700 5 10 1 1 0 7 1
netname=B4
}
N 5100 8500 4900 8500 4
{
T 4850 8500 5 10 1 1 0 7 1
netname=B5
}
N 5100 8300 4900 8300 4
{
T 4850 8300 5 10 1 1 0 7 1
netname=B6
}
N 5100 8100 4900 8100 4
{
T 4850 8100 5 10 1 1 0 7 1
netname=B7
}
N 8100 4400 8300 4400 4
{
T 8050 4400 5 10 1 1 0 7 1
netname=B1
}
N 10300 4400 10500 4400 4
{
T 10250 4400 5 10 1 1 0 7 1
netname=B2
}
N 12500 4400 12700 4400 4
{
T 12450 4400 5 10 1 1 0 7 1
netname=B3
}
N 5900 1200 6100 1200 4
{
T 5850 1200 5 10 1 1 0 7 1
netname=B4
}
N 8100 1200 8300 1200 4
{
T 8050 1200 5 10 1 1 0 7 1
netname=B5
}
N 10300 1200 10500 1200 4
{
T 10250 1200 5 10 1 1 0 7 1
netname=B6
}
N 12500 1200 12700 1200 4
{
T 12450 1200 5 10 1 1 0 7 1
netname=B7
}
N 6100 3600 6100 3800 4
{
T 6100 3550 5 10 1 1 0 5 1
netname=WE#
}
N 8300 3600 8300 3800 4
{
T 8300 3550 5 10 1 1 0 5 1
netname=WE#
}
N 10500 3600 10500 3800 4
{
T 10500 3550 5 10 1 1 0 5 1
netname=WE#
}
N 12700 3600 12700 3800 4
{
T 12700 3550 5 10 1 1 0 5 1
netname=WE#
}
N 6100 400 6100 600 4
{
T 6100 350 5 10 1 1 0 5 1
netname=WE#
}
N 8300 400 8300 600 4
{
T 8300 350 5 10 1 1 0 5 1
netname=WE#
}
N 10500 400 10500 600 4
{
T 10500 350 5 10 1 1 0 5 1
netname=WE#
}
N 12700 400 12700 600 4
{
T 12700 350 5 10 1 1 0 5 1
netname=WE#
}
N 4700 2200 4500 2200 4
{
T 4750 2200 5 10 1 1 0 1 1
netname=H0
}
N 4700 2000 4500 2000 4
{
T 4750 2000 5 10 1 1 0 1 1
netname=H1
}
N 4700 1600 4500 1600 4
{
T 4750 1600 5 10 1 1 0 1 1
netname=H3
}
N 4700 1800 4500 1800 4
{
T 4750 1800 5 10 1 1 0 1 1
netname=H2
}
N 4700 5200 4500 5200 4
{
T 4750 5200 5 10 1 1 0 1 1
netname=L0#
}
N 4700 5000 4500 5000 4
{
T 4750 5000 5 10 1 1 0 1 1
netname=L1#
}
N 4700 4600 4500 4600 4
{
T 4750 4600 5 10 1 1 0 1 1
netname=L3#
}
N 4700 4800 4500 4800 4
{
T 4750 4800 5 10 1 1 0 1 1
netname=L2#
}
N 9700 600 9700 400 4
{
T 9700 350 5 10 1 1 0 5 1
netname=OE
}
N 7500 600 7500 400 4
{
T 7500 350 5 10 1 1 0 5 1
netname=OE
}
N 11900 600 11900 400 4
{
T 11900 350 5 10 1 1 0 5 1
netname=OE
}
N 14100 600 14100 400 4
{
T 14100 350 5 10 1 1 0 5 1
netname=OE
}
N 14100 3800 14100 3600 4
{
T 14100 3550 5 10 1 1 0 5 1
netname=OE
}
N 11900 3800 11900 3600 4
{
T 11900 3550 5 10 1 1 0 5 1
netname=OE
}
N 9700 3800 9700 3600 4
{
T 9700 3550 5 10 1 1 0 5 1
netname=OE
}
N 7500 3800 7500 3600 4
{
T 7500 3550 5 10 1 1 0 5 1
netname=OE
}
C 1600 6700 1 0 0 dram16byte.sym
{
T 2400 7875 5 8 1 1 0 4 1
source=dram16byte.sch
T 2400 8800 5 10 1 1 0 3 1
refdes=A
}
C 5100 6700 1 0 0 dram16byte.sym
{
T 5900 7875 5 8 1 1 0 4 1
source=dram16byte.sch
T 5900 8800 5 10 1 1 0 3 1
refdes=B
}
C 9300 6400 1 0 0 gnd-1.sym
C 12800 6400 1 0 0 gnd-1.sym
C 9200 9800 1 0 0 vdd-1.sym
C 12700 9800 1 0 0 vdd-1.sym
N 8600 9500 8400 9500 4
{
T 8350 9500 5 10 1 1 0 7 1
netname=B0
}
N 8600 9300 8400 9300 4
{
T 8350 9300 5 10 1 1 0 7 1
netname=B1
}
N 8600 9100 8400 9100 4
{
T 8350 9100 5 10 1 1 0 7 1
netname=B2
}
N 8600 8900 8400 8900 4
{
T 8350 8900 5 10 1 1 0 7 1
netname=B3
}
N 8600 8700 8400 8700 4
{
T 8350 8700 5 10 1 1 0 7 1
netname=B4
}
N 8600 8500 8400 8500 4
{
T 8350 8500 5 10 1 1 0 7 1
netname=B5
}
N 8600 8300 8400 8300 4
{
T 8350 8300 5 10 1 1 0 7 1
netname=B6
}
N 8600 8100 8400 8100 4
{
T 8350 8100 5 10 1 1 0 7 1
netname=B7
}
N 12100 9500 11900 9500 4
{
T 11850 9500 5 10 1 1 0 7 1
netname=B0
}
N 12100 9300 11900 9300 4
{
T 11850 9300 5 10 1 1 0 7 1
netname=B1
}
N 12100 9100 11900 9100 4
{
T 11850 9100 5 10 1 1 0 7 1
netname=B2
}
N 12100 8900 11900 8900 4
{
T 11850 8900 5 10 1 1 0 7 1
netname=B3
}
N 12100 8700 11900 8700 4
{
T 11850 8700 5 10 1 1 0 7 1
netname=B4
}
N 12100 8500 11900 8500 4
{
T 11850 8500 5 10 1 1 0 7 1
netname=B5
}
N 12100 8300 11900 8300 4
{
T 11850 8300 5 10 1 1 0 7 1
netname=B6
}
N 12100 8100 11900 8100 4
{
T 11850 8100 5 10 1 1 0 7 1
netname=B7
}
C 8600 6700 1 0 0 dram16byte.sym
{
T 9400 7875 5 8 1 1 0 4 1
source=dram16byte.sch
T 9400 8800 5 10 1 1 0 3 1
refdes=C
}
C 12100 6700 1 0 0 dram16byte.sym
{
T 12900 7875 5 8 1 1 0 4 1
source=dram16byte.sch
T 12900 8800 5 10 1 1 0 3 1
refdes=D
}
N 4700 1400 4500 1400 4
{
T 4750 1400 5 10 1 1 0 1 1
netname=H4
}
N 4700 1200 4500 1200 4
{
T 4750 1200 5 10 1 1 0 1 1
netname=H5
}
N 4700 4200 4500 4200 4
{
T 4750 4200 5 10 1 1 0 1 1
netname=L5#
}
N 4700 4400 4500 4400 4
{
T 4750 4400 5 10 1 1 0 1 1
netname=L4#
}
C -700 7700 1 0 0 in-1.sym
{
T -700 8200 5 10 0 0 0 0 1
footprint=anchor
T -700 8000 5 10 0 0 0 0 1
device=INPUT
T -700 7800 5 10 1 1 0 7 1
refdes=ϕ
}
C 100 7700 1 0 1 phi.sym
C 6100 3400 1 0 0 dramio.sym
{
T 6800 4600 5 10 1 1 0 4 1
source=dramio.sch
T 6800 4100 5 10 1 1 0 4 1
refdes=S0
}
C 8300 3400 1 0 0 dramio.sym
{
T 9000 4600 5 10 1 1 0 4 1
source=dramio.sch
T 9000 4100 5 10 1 1 0 4 1
refdes=S1
}
C 10500 3400 1 0 0 dramio.sym
{
T 11200 4600 5 10 1 1 0 4 1
source=dramio.sch
T 11200 4100 5 10 1 1 0 4 1
refdes=S2
}
C 12700 3400 1 0 0 dramio.sym
{
T 13400 4600 5 10 1 1 0 4 1
source=dramio.sch
T 13400 4100 5 10 1 1 0 4 1
refdes=S3
}
C 6100 200 1 0 0 dramio.sym
{
T 6800 1400 5 10 1 1 0 4 1
source=dramio.sch
T 6800 900 5 10 1 1 0 4 1
refdes=S4
}
C 8300 200 1 0 0 dramio.sym
{
T 9000 1400 5 10 1 1 0 4 1
source=dramio.sch
T 9000 900 5 10 1 1 0 4 1
refdes=S5
}
C 10500 200 1 0 0 dramio.sym
{
T 11200 1400 5 10 1 1 0 4 1
source=dramio.sch
T 11200 900 5 10 1 1 0 4 1
refdes=S6
}
C 12700 200 1 0 0 dramio.sym
{
T 13400 1400 5 10 1 1 0 4 1
source=dramio.sch
T 13400 900 5 10 1 1 0 4 1
refdes=S7
}
C 5900 3900 1 0 0 phi.sym
C 8100 3900 1 0 0 phi.sym
C 10300 3900 1 0 0 phi.sym
C 12500 3900 1 0 0 phi.sym
C 5900 700 1 0 0 phi.sym
C 8100 700 1 0 0 phi.sym
C 10300 700 1 0 0 phi.sym
C 12500 700 1 0 0 phi.sym
C -100 200 1 0 0 nor3.sym
{
T 300 700 5 10 1 1 0 4 1
refdes=U2
}
C 100 -100 1 0 0 gnd-1.sym
C -700 5700 1 0 0 in-1.sym
{
T -700 6200 5 10 0 0 0 0 1
footprint=anchor
T -700 6000 5 10 0 0 0 0 1
device=INPUT
T -700 5800 5 10 1 1 0 7 1
refdes=A6#
}
C -700 5500 1 0 0 in-1.sym
{
T -700 6000 5 10 0 0 0 0 1
footprint=anchor
T -700 5800 5 10 0 0 0 0 1
device=INPUT
T -700 5600 5 10 1 1 0 7 1
refdes=A7#
}
N 700 5600 900 5600 4
{
T 950 5600 5 10 1 1 0 1 1
netname=WE#
}
C -700 5300 1 0 0 in-1.sym
{
T -700 5800 5 10 0 0 0 0 1
footprint=anchor
T -700 5600 5 10 0 0 0 0 1
device=INPUT
T -700 5400 5 10 1 1 0 7 1
refdes=MW
}
C 0 6100 1 0 0 vdd-1.sym
C -700 8100 1 0 0 in-1.sym
{
T -700 8600 5 10 0 0 0 0 1
footprint=anchor
T -700 8400 5 10 0 0 0 0 1
device=INPUT
T -700 8200 5 10 1 1 0 7 1
refdes=Vdd
}
C 100 4800 1 0 0 gnd-1.sym
C -100 5100 1 0 0 nand3.sym
{
T 300 5600 5 10 1 1 0 4 1
refdes=U1
}
C -700 7500 1 0 0 in-1.sym
{
T -700 8000 5 10 0 0 0 0 1
footprint=anchor
T -700 7800 5 10 0 0 0 0 1
device=INPUT
T -700 7600 5 10 1 1 0 7 1
refdes=ϕ1
}
C 200 7700 1 180 0 phi1.sym
C 2900 3400 1 0 0 eightn.sym
{
T 3550 3725 5 10 1 1 0 4 1
source=eightn.sch
T 3700 4300 5 10 1 1 0 3 1
refdes=N
}
C 2900 600 1 0 0 eightp.sym
{
T 3550 925 5 10 1 1 0 4 1
source=eightp.sch
T 3700 1300 5 10 1 1 0 3 1
refdes=P
}
C 3600 2800 1 270 0 phi1.sym
C 3500 5500 1 0 0 vdd-1.sym
C 3600 3100 1 0 0 gnd-1.sym
N 4700 3800 4500 3800 4
{
T 4750 3800 5 10 1 1 0 1 1
netname=L7#
}
N 4700 4000 4500 4000 4
{
T 4750 4000 5 10 1 1 0 1 1
netname=L6#
}
N 4700 1000 4500 1000 4
{
T 4750 1000 5 10 1 1 0 1 1
netname=H6
}
N 4700 800 4500 800 4
{
T 4750 800 5 10 1 1 0 1 1
netname=H7
}
N 1400 7700 1600 7700 4
{
T 1350 7700 5 10 1 1 0 7 1
netname=H0
}
N 1400 7500 1600 7500 4
{
T 1350 7500 5 10 1 1 0 7 1
netname=H1
}
N 1400 7100 1600 7100 4
{
T 1350 7100 5 10 1 1 0 7 1
netname=H3
}
N 1400 7300 1600 7300 4
{
T 1350 7300 5 10 1 1 0 7 1
netname=H2
}
N 4900 7700 5100 7700 4
{
T 4850 7700 5 10 1 1 0 7 1
netname=H0
}
N 4900 7500 5100 7500 4
{
T 4850 7500 5 10 1 1 0 7 1
netname=H1
}
N 4900 7100 5100 7100 4
{
T 4850 7100 5 10 1 1 0 7 1
netname=H3
}
N 4900 7300 5100 7300 4
{
T 4850 7300 5 10 1 1 0 7 1
netname=H2
}
N 11900 7700 12100 7700 4
{
T 11850 7700 5 10 1 1 0 7 1
netname=H4
}
N 11900 7500 12100 7500 4
{
T 11850 7500 5 10 1 1 0 7 1
netname=H5
}
N 11900 7300 12100 7300 4
{
T 11850 7300 5 10 1 1 0 7 1
netname=H6
}
N 11900 7100 12100 7100 4
{
T 11850 7100 5 10 1 1 0 7 1
netname=H7
}
N 8400 7700 8600 7700 4
{
T 8350 7700 5 10 1 1 0 7 1
netname=H4
}
N 8400 7500 8600 7500 4
{
T 8350 7500 5 10 1 1 0 7 1
netname=H5
}
N 8400 7300 8600 7300 4
{
T 8350 7300 5 10 1 1 0 7 1
netname=H6
}
N 8400 7100 8600 7100 4
{
T 8350 7100 5 10 1 1 0 7 1
netname=H7
}
N 3400 7700 3200 7700 4
{
T 3450 7700 5 10 1 1 0 1 1
netname=L0#
}
N 3400 7500 3200 7500 4
{
T 3450 7500 5 10 1 1 0 1 1
netname=L1#
}
N 3400 7100 3200 7100 4
{
T 3450 7100 5 10 1 1 0 1 1
netname=L3#
}
N 3400 7300 3200 7300 4
{
T 3450 7300 5 10 1 1 0 1 1
netname=L2#
}
N 10400 7700 10200 7700 4
{
T 10450 7700 5 10 1 1 0 1 1
netname=L0#
}
N 10400 7500 10200 7500 4
{
T 10450 7500 5 10 1 1 0 1 1
netname=L1#
}
N 10400 7100 10200 7100 4
{
T 10450 7100 5 10 1 1 0 1 1
netname=L3#
}
N 10400 7300 10200 7300 4
{
T 10450 7300 5 10 1 1 0 1 1
netname=L2#
}
N 6900 7500 6700 7500 4
{
T 6950 7500 5 10 1 1 0 1 1
netname=L5#
}
N 6900 7700 6700 7700 4
{
T 6950 7700 5 10 1 1 0 1 1
netname=L4#
}
N 6900 7100 6700 7100 4
{
T 6950 7100 5 10 1 1 0 1 1
netname=L7#
}
N 6900 7300 6700 7300 4
{
T 6950 7300 5 10 1 1 0 1 1
netname=L6#
}
N 13900 7500 13700 7500 4
{
T 13950 7500 5 10 1 1 0 1 1
netname=L5#
}
N 13900 7700 13700 7700 4
{
T 13950 7700 5 10 1 1 0 1 1
netname=L4#
}
N 13900 7100 13700 7100 4
{
T 13950 7100 5 10 1 1 0 1 1
netname=L7#
}
N 13900 7300 13700 7300 4
{
T 13950 7300 5 10 1 1 0 1 1
netname=L6#
}
C 2300 1900 1 0 0 in-1.sym
{
T 2300 2400 5 10 0 0 0 0 1
footprint=anchor
T 2300 2200 5 10 0 0 0 0 1
device=INPUT
T 2300 2000 5 10 1 1 0 7 1
refdes=A3#
}
C 2300 2100 1 0 0 in-1.sym
{
T 2300 2600 5 10 0 0 0 0 1
footprint=anchor
T 2300 2400 5 10 0 0 0 0 1
device=INPUT
T 2300 2200 5 10 1 1 0 7 1
refdes=A3
}
C 2300 1700 1 0 0 in-1.sym
{
T 2300 2200 5 10 0 0 0 0 1
footprint=anchor
T 2300 2000 5 10 0 0 0 0 1
device=INPUT
T 2300 1800 5 10 1 1 0 7 1
refdes=A4
}
C 2300 1100 1 0 0 in-1.sym
{
T 2300 1600 5 10 0 0 0 0 1
footprint=anchor
T 2300 1400 5 10 0 0 0 0 1
device=INPUT
T 2300 1200 5 10 1 1 0 7 1
refdes=A5#
}
C 2300 1500 1 0 0 in-1.sym
{
T 2300 2000 5 10 0 0 0 0 1
footprint=anchor
T 2300 1800 5 10 0 0 0 0 1
device=INPUT
T 2300 1600 5 10 1 1 0 7 1
refdes=A4#
}
C 2300 1300 1 0 0 in-1.sym
{
T 2300 1800 5 10 0 0 0 0 1
footprint=anchor
T 2300 1600 5 10 0 0 0 0 1
device=INPUT
T 2300 1400 5 10 1 1 0 7 1
refdes=A5
}
C 3500 8200 1 180 0 phi1.sym
C 7000 8200 1 180 0 phi1.sym
C 10500 8200 1 180 0 phi1.sym
C 14000 8200 1 180 0 phi1.sym
C -1000 2900 1 0 0 nmos-switch.sym
{
T -775 3200 5 8 1 1 0 1 1
refdes=M1
T -900 3700 5 10 0 1 0 0 1
value=NMOS_switch
T -500 3500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 500 3500 5 10 0 1 0 0 1
device=NMOS
}
C -1000 2300 1 90 0 resistor-1.sym
{
T -1400 2600 5 10 0 0 90 0 1
device=RESISTOR
T -1300 2500 5 10 1 1 90 0 1
refdes=R2
T -1300 2800 5 10 1 1 90 0 1
value=2k
}
C -1000 3200 1 90 0 resistor-1.sym
{
T -1400 3500 5 10 0 0 90 0 1
device=RESISTOR
T -1300 3400 5 10 1 1 90 0 1
refdes=R1
T -1400 3700 5 10 1 1 0 0 1
value=1k
}
N -1100 3200 -1000 3200 4
C -800 3500 1 0 0 vdd-1.sym
N -600 3500 -600 3400 4
C -800 2900 1 270 0 capacitor.sym
{
T -100 2700 5 10 0 0 270 0 1
device=CAPACITOR
T -500 2500 5 10 1 1 270 0 1
refdes=C1
T 100 2700 5 10 0 0 270 0 1
symversion=0.1
T -800 2100 5 10 1 1 0 0 1
value=330p
}
N -600 2900 -600 3000 4
C -1200 2000 1 0 0 gnd-1.sym
C -700 2100 1 0 0 gnd-1.sym
C -1300 4100 1 0 0 vdd-1.sym
C 2000 2900 1 0 1 notp.sym
{
T 1650 3200 5 10 1 1 0 4 1
refdes=I4
}
N -600 2900 200 2900 4
{
T -200 2925 5 10 1 1 0 3 1
netname=Bias
}
C 0 3500 1 0 0 vdd-1.sym
C 1400 3500 1 0 0 vdd-1.sym
C 1500 2600 1 0 0 gnd-1.sym
C 2300 3300 1 180 0 phi1.sym
N 7000 5300 7000 5500 4
{
T 7000 5550 5 10 1 1 0 3 1
netname=Bias
}
N 9200 5300 9200 5500 4
{
T 9200 5550 5 10 1 1 0 3 1
netname=Bias
}
N 11400 5300 11400 5500 4
{
T 11400 5550 5 10 1 1 0 3 1
netname=Bias
}
N 13600 5300 13600 5500 4
{
T 13600 5550 5 10 1 1 0 3 1
netname=Bias
}
N 7000 2100 7000 2300 4
{
T 7000 2350 5 10 1 1 0 3 1
netname=Bias
}
N 9200 2100 9200 2300 4
{
T 9200 2350 5 10 1 1 0 3 1
netname=Bias
}
N 11400 2100 11400 2300 4
{
T 11400 2350 5 10 1 1 0 3 1
netname=Bias
}
N 13600 2100 13600 2300 4
{
T 13600 2350 5 10 1 1 0 3 1
netname=Bias
}
C 600 2900 1 0 1 pmos-switch.sym
{
T 375 3200 5 8 1 1 0 7 1
refdes=M2
T 500 3700 5 10 0 1 0 6 1
value=PMOS_switch
T 100 3500 5 10 0 1 0 6 1
footprint=sot23-pmos
T -900 3500 5 10 0 1 0 6 1
device=PMOS
}
N 200 3500 200 3400 4
N 200 3000 200 2900 4
C 300 2000 1 90 0 resistor-1.sym
{
T -100 2300 5 10 0 0 90 0 1
device=RESISTOR
T 0 2200 5 10 1 1 90 0 1
refdes=R3
T 0 2500 5 10 1 1 90 0 1
value=560
}
C 100 1700 1 0 0 gnd-1.sym
C 700 3200 1 270 0 capacitor.sym
{
T 1400 3000 5 10 0 0 270 0 1
device=CAPACITOR
T 1000 2800 5 10 1 1 270 0 1
refdes=C2
T 1600 3000 5 10 0 0 270 0 1
symversion=0.1
T 700 2400 5 10 1 1 0 0 1
value=330p
}
N 600 3200 1200 3200 4
C 800 2400 1 0 0 gnd-1.sym
C -300 8200 1 0 0 vdd-1.sym
C -200 6900 1 0 0 gnd-1.sym
