# ADC v3 with L4+ specific fields

_include:
  - adc_v3_l4.yaml

ADC?:
  SMPR1:
    SMPPLUS:
      KeepCycles: [ 0, "The sampling time remains set to 2.5 ADC clock cycles remains" ]
      Add1Cycle: [ 1, "2.5 ADC clock cycle sampling time becomes 3.5 ADC clock cycles for the ADC_SMPR1 and ADC_SMPR2 registers" ]
