{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1651483230818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651483230829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651483230829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tecnica2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"tecnica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651483231056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651483231102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651483231102 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1651483231211 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\|ram_block1a17 " "Atom \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1651483231257 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ram_block1a17"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1651483231257 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1651483231740 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1651483232676 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651483232679 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651483232995 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651483244576 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1651483244948 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1651483244948 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4887 global CLKCTRL_G4 " "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4887 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651483245292 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G5 " "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651483245292 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 371 global CLKCTRL_G6 " "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 371 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651483245292 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651483245292 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_system_tec2:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 3192 global CLKCTRL_G2 " "nios_system_tec2:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 with 3192 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1651483245293 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651483245293 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651483245293 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651483245294 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651483246986 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651483246986 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_tec2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system_tec2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651483247038 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.sdc " "Reading SDC File: 'nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651483247054 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651483247065 ""}
{ "Info" "ISTA_SDC_FOUND" "tecnica0.out.sdc " "Reading SDC File: 'tecnica0.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651483247190 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1651483247191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 144 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at tecnica0.out.sdc(144): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 144 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at tecnica0.out.sdc(144): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 144 Argument <from> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(144): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr*\}\]" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651483247197 ""}  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 144 Argument <to> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(144): Argument <to> is an empty collection" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 145 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at tecnica0.out.sdc(145): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 145 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 145 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at tecnica0.out.sdc(145): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 145 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 145 Argument <from> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(145): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651483247199 ""}  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 145 Argument <to> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(145): Argument <to> is an empty collection" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 146 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at tecnica0.out.sdc(146): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 146 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at tecnica0.out.sdc(146): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 146 Argument <from> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(146): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651483247200 ""}  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 146 Argument <to> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(146): Argument <to> is an empty collection" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 147 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at tecnica0.out.sdc(147): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 147 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 147 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at tecnica0.out.sdc(147): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 147 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 147 Argument <from> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(147): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651483247202 ""}  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 147 Argument <to> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(147): Argument <to> is an empty collection" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 148 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at tecnica0.out.sdc(148): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 148 Argument <from> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(148): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr*\}\]" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651483247203 ""}  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 148 Argument <to> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(148): Argument <to> is an empty collection" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 149 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk\|*jdo* keeper " "Ignored filter at tecnica0.out.sdc(149): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 149 Argument <from> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(149): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr*\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck\|*sr*\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk\|*jdo*\}\]" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651483247203 ""}  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 149 Argument <to> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(149): Argument <to> is an empty collection" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 150 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk\|ir* keeper " "Ignored filter at tecnica0.out.sdc(150): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 150 Argument <to> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(150): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper\|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk\|ir*\}\]" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651483247204 ""}  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tecnica0.out.sdc 151 *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_go keeper " "Ignored filter at tecnica0.out.sdc(151): *nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651483247205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tecnica0.out.sdc 151 Argument <to> is an empty collection " "Ignored set_false_path at tecnica0.out.sdc(151): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*nios_system_tec0_cpu_cpu:*\|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci\|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651483247205 ""}  } { { "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651483247205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651483247250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651483247250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651483247250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651483247250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651483247250 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651483247250 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1651483247377 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651483247380 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651483247380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651483247380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altera_reserved_tck " "   1.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651483247380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651483247380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651483247380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.666 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651483247380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651483247380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651483247380 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651483247380 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651483247635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651483247647 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651483247743 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651483247743 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1651483247743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651483247744 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651483247769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651483247773 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651483247786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651483249173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "74 Block RAM " "Packed 74 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651483249187 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "239 DSP block " "Packed 239 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651483249187 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651483249187 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651483249187 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "62 " "Created 62 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651483249187 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651483249187 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1651483249445 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1651483251098 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 665 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 665 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1651483259172 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1651483259179 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 916 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 916 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1651483262330 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1651483262331 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 552 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 552 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1651483268667 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1651483268675 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 163 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 163 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1651483271658 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:24 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:24" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1651483273765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651483274470 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651483274530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651483274530 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651483274551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651483277361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651483277384 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651483277384 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651483278277 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1651483278277 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:46 " "Fitter preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651483278278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651483284089 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651483287053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651483305784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651483326693 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651483343987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651483343987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651483348590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651483369640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651483369640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:44 " "Fitter routing operations ending: elapsed time is 00:00:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651483396245 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.97 " "Total time spent on timing analysis during the Fitter is 23.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651483406746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651483406961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651483410338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651483410343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651483413551 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651483429437 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651483430254 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "46 " "Following 46 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MTL2_TOUCH_I2C_SDA a permanently disabled " "Pin MTL2_TOUCH_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { MTL2_TOUCH_I2C_SDA } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_TOUCH_I2C_SDA" } } } } { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651483430390 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651483430390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica2.fit.smsg " "Generated suppressed messages file C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651483431001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 55 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7240 " "Peak virtual memory: 7240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651483434016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 11:23:54 2022 " "Processing ended: Mon May 02 11:23:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651483434016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:25 " "Elapsed time: 00:03:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651483434016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:42 " "Total CPU time (on all processors): 00:07:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651483434016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651483434016 ""}
