[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sun Jan 30 18:36:43 2022
[*]
[dumpfile] "(null)"
[savefile] "/home/thaid/Documents/uni/fall21/fpga/fpga-lb/hardcaml/test/res/balancer.gtkw"
[timestart] 0
[size] 1920 1023
[pos] -1 -1
*-6.000000 46 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 361
[signals_width] 334
[sst_expanded] 1
[sst_vpaned_height] 290
@28
inputs.clock
@200
-
@22
[color] 1
inputs.ip_rx_hdr_dst_ip[31:0]
[color] 1
inputs.ip_rx_hdr_src_ip[31:0]
@28
[color] 1
inputs.ip_rx_hdr_valid
[color] 1
outputs.ip_rx_hdr_ready
@22
inputs.ip_rx_flow_data[31:0]
@28
inputs.ip_rx_flow_last
inputs.ip_rx_flow_valid
outputs.ip_rx_flow_ready
@200
-
@22
[color] 1
outputs.ip_tx_hdr_dst_ip[31:0]
[color] 1
outputs.ip_tx_hdr_src_ip[31:0]
@28
[color] 1
outputs.ip_tx_hdr_valid
[color] 1
inputs.ip_tx_hdr_ready
@22
outputs.ip_tx_flow_data[31:0]
@28
outputs.ip_tx_flow_last
outputs.ip_tx_flow_valid
inputs.ip_tx_flow_ready
@200
-
@22
inputs.bus_address[2:0]
@28
inputs.bus_write
@22
inputs.bus_writedata[31:0]
outputs.bus_readdata[31:0]
@28
outputs.bus_waitrequest
@200
-
@28
various.hdr_in_ready
various.hdr_in_valid
various.query_resp1_ready
various.query_resp1_valid
various.query_resp2_ready
various.query_resp2_valid
various.query_resp_ready
various.query_resp_valid
[pattern_trace] 1
[pattern_trace] 0
