;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CE
CE__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
CE__0__MASK EQU 0x01
CE__0__PC EQU CYREG_PRT12_PC0
CE__0__PORT EQU 12
CE__0__SHIFT EQU 0
CE__AG EQU CYREG_PRT12_AG
CE__BIE EQU CYREG_PRT12_BIE
CE__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CE__BYP EQU CYREG_PRT12_BYP
CE__DM0 EQU CYREG_PRT12_DM0
CE__DM1 EQU CYREG_PRT12_DM1
CE__DM2 EQU CYREG_PRT12_DM2
CE__DR EQU CYREG_PRT12_DR
CE__INP_DIS EQU CYREG_PRT12_INP_DIS
CE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CE__MASK EQU 0x01
CE__PORT EQU 12
CE__PRT EQU CYREG_PRT12_PRT
CE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CE__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CE__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CE__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CE__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CE__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CE__PS EQU CYREG_PRT12_PS
CE__SHIFT EQU 0
CE__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CE__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CE__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CE__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CE__SLW EQU CYREG_PRT12_SLW

; N1
N1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
N1__0__MASK EQU 0x08
N1__0__PC EQU CYREG_PRT2_PC3
N1__0__PORT EQU 2
N1__0__SHIFT EQU 3
N1__AG EQU CYREG_PRT2_AG
N1__AMUX EQU CYREG_PRT2_AMUX
N1__BIE EQU CYREG_PRT2_BIE
N1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
N1__BYP EQU CYREG_PRT2_BYP
N1__CTL EQU CYREG_PRT2_CTL
N1__DM0 EQU CYREG_PRT2_DM0
N1__DM1 EQU CYREG_PRT2_DM1
N1__DM2 EQU CYREG_PRT2_DM2
N1__DR EQU CYREG_PRT2_DR
N1__INP_DIS EQU CYREG_PRT2_INP_DIS
N1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
N1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
N1__LCD_EN EQU CYREG_PRT2_LCD_EN
N1__MASK EQU 0x08
N1__PORT EQU 2
N1__PRT EQU CYREG_PRT2_PRT
N1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
N1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
N1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
N1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
N1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
N1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
N1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
N1__PS EQU CYREG_PRT2_PS
N1__SHIFT EQU 3
N1__SLW EQU CYREG_PRT2_SLW

; N2
N2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
N2__0__MASK EQU 0x20
N2__0__PC EQU CYREG_PRT2_PC5
N2__0__PORT EQU 2
N2__0__SHIFT EQU 5
N2__AG EQU CYREG_PRT2_AG
N2__AMUX EQU CYREG_PRT2_AMUX
N2__BIE EQU CYREG_PRT2_BIE
N2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
N2__BYP EQU CYREG_PRT2_BYP
N2__CTL EQU CYREG_PRT2_CTL
N2__DM0 EQU CYREG_PRT2_DM0
N2__DM1 EQU CYREG_PRT2_DM1
N2__DM2 EQU CYREG_PRT2_DM2
N2__DR EQU CYREG_PRT2_DR
N2__INP_DIS EQU CYREG_PRT2_INP_DIS
N2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
N2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
N2__LCD_EN EQU CYREG_PRT2_LCD_EN
N2__MASK EQU 0x20
N2__PORT EQU 2
N2__PRT EQU CYREG_PRT2_PRT
N2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
N2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
N2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
N2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
N2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
N2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
N2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
N2__PS EQU CYREG_PRT2_PS
N2__SHIFT EQU 5
N2__SLW EQU CYREG_PRT2_SLW

; P1
P1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
P1__0__MASK EQU 0x40
P1__0__PC EQU CYREG_PRT2_PC6
P1__0__PORT EQU 2
P1__0__SHIFT EQU 6
P1__AG EQU CYREG_PRT2_AG
P1__AMUX EQU CYREG_PRT2_AMUX
P1__BIE EQU CYREG_PRT2_BIE
P1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1__BYP EQU CYREG_PRT2_BYP
P1__CTL EQU CYREG_PRT2_CTL
P1__DM0 EQU CYREG_PRT2_DM0
P1__DM1 EQU CYREG_PRT2_DM1
P1__DM2 EQU CYREG_PRT2_DM2
P1__DR EQU CYREG_PRT2_DR
P1__INP_DIS EQU CYREG_PRT2_INP_DIS
P1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1__LCD_EN EQU CYREG_PRT2_LCD_EN
P1__MASK EQU 0x40
P1__PORT EQU 2
P1__PRT EQU CYREG_PRT2_PRT
P1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1__PS EQU CYREG_PRT2_PS
P1__SHIFT EQU 6
P1__SLW EQU CYREG_PRT2_SLW

; P2
P2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
P2__0__MASK EQU 0x10
P2__0__PC EQU CYREG_PRT2_PC4
P2__0__PORT EQU 2
P2__0__SHIFT EQU 4
P2__AG EQU CYREG_PRT2_AG
P2__AMUX EQU CYREG_PRT2_AMUX
P2__BIE EQU CYREG_PRT2_BIE
P2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2__BYP EQU CYREG_PRT2_BYP
P2__CTL EQU CYREG_PRT2_CTL
P2__DM0 EQU CYREG_PRT2_DM0
P2__DM1 EQU CYREG_PRT2_DM1
P2__DM2 EQU CYREG_PRT2_DM2
P2__DR EQU CYREG_PRT2_DR
P2__INP_DIS EQU CYREG_PRT2_INP_DIS
P2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2__LCD_EN EQU CYREG_PRT2_LCD_EN
P2__MASK EQU 0x10
P2__PORT EQU 2
P2__PRT EQU CYREG_PRT2_PRT
P2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2__PS EQU CYREG_PRT2_PS
P2__SHIFT EQU 4
P2__SLW EQU CYREG_PRT2_SLW

; Rx
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

; SS
SS__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SS__0__MASK EQU 0x20
SS__0__PC EQU CYREG_PRT12_PC5
SS__0__PORT EQU 12
SS__0__SHIFT EQU 5
SS__AG EQU CYREG_PRT12_AG
SS__BIE EQU CYREG_PRT12_BIE
SS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SS__BYP EQU CYREG_PRT12_BYP
SS__DM0 EQU CYREG_PRT12_DM0
SS__DM1 EQU CYREG_PRT12_DM1
SS__DM2 EQU CYREG_PRT12_DM2
SS__DR EQU CYREG_PRT12_DR
SS__INP_DIS EQU CYREG_PRT12_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SS__MASK EQU 0x20
SS__PORT EQU 12
SS__PRT EQU CYREG_PRT12_PRT
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SS__PS EQU CYREG_PRT12_PS
SS__SHIFT EQU 5
SS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SS__SLW EQU CYREG_PRT12_SLW

; Tx
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT12_PC7
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x80
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 7
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

; IRQ
IRQ__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
IRQ__0__MASK EQU 0x02
IRQ__0__PC EQU CYREG_PRT12_PC1
IRQ__0__PORT EQU 12
IRQ__0__SHIFT EQU 1
IRQ__AG EQU CYREG_PRT12_AG
IRQ__BIE EQU CYREG_PRT12_BIE
IRQ__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IRQ__BYP EQU CYREG_PRT12_BYP
IRQ__DM0 EQU CYREG_PRT12_DM0
IRQ__DM1 EQU CYREG_PRT12_DM1
IRQ__DM2 EQU CYREG_PRT12_DM2
IRQ__DR EQU CYREG_PRT12_DR
IRQ__INP_DIS EQU CYREG_PRT12_INP_DIS
IRQ__INTSTAT EQU CYREG_PICU12_INTSTAT
IRQ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IRQ__MASK EQU 0x02
IRQ__PORT EQU 12
IRQ__PRT EQU CYREG_PRT12_PRT
IRQ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IRQ__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IRQ__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IRQ__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IRQ__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IRQ__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IRQ__PS EQU CYREG_PRT12_PS
IRQ__SHIFT EQU 1
IRQ__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IRQ__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IRQ__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IRQ__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IRQ__SLW EQU CYREG_PRT12_SLW
IRQ__SNAP EQU CYREG_PICU12_SNAP

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; SPI
SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_BSPIM_RxStsReg__4__POS EQU 4
SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_BSPIM_RxStsReg__5__POS EQU 5
SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_BSPIM_RxStsReg__6__POS EQU 6
SPI_BSPIM_RxStsReg__MASK EQU 0x70
SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB07_A0
SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB07_A1
SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB07_D0
SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB07_D1
SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB07_F0
SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB07_F1
SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_BSPIM_TxStsReg__0__POS EQU 0
SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_BSPIM_TxStsReg__1__POS EQU 1
SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_BSPIM_TxStsReg__2__POS EQU 2
SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_BSPIM_TxStsReg__3__POS EQU 3
SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_BSPIM_TxStsReg__4__POS EQU 4
SPI_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_IntClock__INDEX EQU 0x00
SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_IntClock__PM_ACT_MSK EQU 0x01
SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_IntClock__PM_STBY_MSK EQU 0x01

; MISO
MISO__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
MISO__0__MASK EQU 0x04
MISO__0__PC EQU CYREG_PRT12_PC2
MISO__0__PORT EQU 12
MISO__0__SHIFT EQU 2
MISO__AG EQU CYREG_PRT12_AG
MISO__BIE EQU CYREG_PRT12_BIE
MISO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO__BYP EQU CYREG_PRT12_BYP
MISO__DM0 EQU CYREG_PRT12_DM0
MISO__DM1 EQU CYREG_PRT12_DM1
MISO__DM2 EQU CYREG_PRT12_DM2
MISO__DR EQU CYREG_PRT12_DR
MISO__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO__MASK EQU 0x04
MISO__PORT EQU 12
MISO__PRT EQU CYREG_PRT12_PRT
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO__PS EQU CYREG_PRT12_PS
MISO__SHIFT EQU 2
MISO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO__SLW EQU CYREG_PRT12_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOSI__0__MASK EQU 0x08
MOSI__0__PC EQU CYREG_PRT12_PC3
MOSI__0__PORT EQU 12
MOSI__0__SHIFT EQU 3
MOSI__AG EQU CYREG_PRT12_AG
MOSI__BIE EQU CYREG_PRT12_BIE
MOSI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI__BYP EQU CYREG_PRT12_BYP
MOSI__DM0 EQU CYREG_PRT12_DM0
MOSI__DM1 EQU CYREG_PRT12_DM1
MOSI__DM2 EQU CYREG_PRT12_DM2
MOSI__DR EQU CYREG_PRT12_DR
MOSI__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI__MASK EQU 0x08
MOSI__PORT EQU 12
MOSI__PRT EQU CYREG_PRT12_PRT
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI__PS EQU CYREG_PRT12_PS
MOSI__SHIFT EQU 3
MOSI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI__SLW EQU CYREG_PRT12_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCLK__0__MASK EQU 0x10
SCLK__0__PC EQU CYREG_PRT12_PC4
SCLK__0__PORT EQU 12
SCLK__0__SHIFT EQU 4
SCLK__AG EQU CYREG_PRT12_AG
SCLK__BIE EQU CYREG_PRT12_BIE
SCLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK__BYP EQU CYREG_PRT12_BYP
SCLK__DM0 EQU CYREG_PRT12_DM0
SCLK__DM1 EQU CYREG_PRT12_DM1
SCLK__DM2 EQU CYREG_PRT12_DM2
SCLK__DR EQU CYREG_PRT12_DR
SCLK__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK__MASK EQU 0x10
SCLK__PORT EQU 12
SCLK__PRT EQU CYREG_PRT12_PRT
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK__PS EQU CYREG_PRT12_PS
SCLK__SHIFT EQU 4
SCLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x04
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x10
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x10
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x03
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x08
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x08

; Timer
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x90
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

; PWMHBro
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWMHBro_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMHBro_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWMHBro_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
PWMHBro_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWMHBro_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMHBro_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWMHBro_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWMHBro_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
PWMHBro_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMHBro_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMHBro_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWMHBro_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWMHBro_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWMHBro_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWMHBro_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMHBro_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMHBro_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMHBro_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMHBro_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWMHBro_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWMHBro_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWMHBro_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWMHBro_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWMHBro_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
PWMHBro_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
PWMHBro_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWMHBro_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
PWMHBro_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
PWMHBro_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWMHBro_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWMHBro_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
PWMHBro_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1

; PWMSend
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWMSend_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMSend_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWMSend_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWMSend_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWMSend_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMSend_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWMSend_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWMSend_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWMSend_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMSend_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMSend_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWMSend_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWMSend_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMSend_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMSend_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMSend_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMSend_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMSend_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWMSend_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWMSend_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWMSend_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWMSend_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PWMSend_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PWMSend_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWMSend_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWMSend_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWMSend_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWMSend_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWMSend_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWMSend_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWMSend_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWMSend_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWMSend_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWMSend_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWMSend_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWMSend_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWMSend_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWMSend_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWMSend_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWMSend_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWMSend_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWMSend_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWMSend_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWMSend_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWMSend_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWMSend_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; isr_IRQ
isr_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_IRQ__INTC_MASK EQU 0x800
isr_IRQ__INTC_NUMBER EQU 11
isr_IRQ__INTC_PRIOR_NUM EQU 7
isr_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; speaker
speaker__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
speaker__0__MASK EQU 0x01
speaker__0__PC EQU CYREG_PRT3_PC0
speaker__0__PORT EQU 3
speaker__0__SHIFT EQU 0
speaker__AG EQU CYREG_PRT3_AG
speaker__AMUX EQU CYREG_PRT3_AMUX
speaker__BIE EQU CYREG_PRT3_BIE
speaker__BIT_MASK EQU CYREG_PRT3_BIT_MASK
speaker__BYP EQU CYREG_PRT3_BYP
speaker__CTL EQU CYREG_PRT3_CTL
speaker__DM0 EQU CYREG_PRT3_DM0
speaker__DM1 EQU CYREG_PRT3_DM1
speaker__DM2 EQU CYREG_PRT3_DM2
speaker__DR EQU CYREG_PRT3_DR
speaker__INP_DIS EQU CYREG_PRT3_INP_DIS
speaker__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
speaker__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
speaker__LCD_EN EQU CYREG_PRT3_LCD_EN
speaker__MASK EQU 0x01
speaker__PORT EQU 3
speaker__PRT EQU CYREG_PRT3_PRT
speaker__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
speaker__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
speaker__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
speaker__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
speaker__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
speaker__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
speaker__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
speaker__PS EQU CYREG_PRT3_PS
speaker__SHIFT EQU 0
speaker__SLW EQU CYREG_PRT3_SLW

; PWMServo
PWMServo_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMServo_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWMServo_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWMServo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWMServo_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMServo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWMServo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWMServo_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWMServo_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMServo_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMServo_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMServo_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMServo_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMServo_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMServo_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMServo_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWMServo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWMServo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWMServo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWMServo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWMServo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWMServo_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWMServo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWMServo_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWMServo_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWMServo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWMServo_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWMServo_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWMServo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWMServo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWMServo_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWMServo_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWMServo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWMServo_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWMServo_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWMServo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWMServo_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWMServo_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWMServo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWMServo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWMServo_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWMServo_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
PWMServo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWMServo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; ServoPWM
ServoPWM__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
ServoPWM__0__MASK EQU 0x01
ServoPWM__0__PC EQU CYREG_PRT2_PC0
ServoPWM__0__PORT EQU 2
ServoPWM__0__SHIFT EQU 0
ServoPWM__AG EQU CYREG_PRT2_AG
ServoPWM__AMUX EQU CYREG_PRT2_AMUX
ServoPWM__BIE EQU CYREG_PRT2_BIE
ServoPWM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ServoPWM__BYP EQU CYREG_PRT2_BYP
ServoPWM__CTL EQU CYREG_PRT2_CTL
ServoPWM__DM0 EQU CYREG_PRT2_DM0
ServoPWM__DM1 EQU CYREG_PRT2_DM1
ServoPWM__DM2 EQU CYREG_PRT2_DM2
ServoPWM__DR EQU CYREG_PRT2_DR
ServoPWM__INP_DIS EQU CYREG_PRT2_INP_DIS
ServoPWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ServoPWM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ServoPWM__LCD_EN EQU CYREG_PRT2_LCD_EN
ServoPWM__MASK EQU 0x01
ServoPWM__PORT EQU 2
ServoPWM__PRT EQU CYREG_PRT2_PRT
ServoPWM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ServoPWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ServoPWM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ServoPWM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ServoPWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ServoPWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ServoPWM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ServoPWM__PS EQU CYREG_PRT2_PS
ServoPWM__SHIFT EQU 0
ServoPWM__SLW EQU CYREG_PRT2_SLW

; isr_send
isr_send__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_send__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_send__INTC_MASK EQU 0x04
isr_send__INTC_NUMBER EQU 2
isr_send__INTC_PRIOR_NUM EQU 7
isr_send__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_send__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_send__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; HBroClock
HBroClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
HBroClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
HBroClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
HBroClock__CFG2_SRC_SEL_MASK EQU 0x07
HBroClock__INDEX EQU 0x01
HBroClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
HBroClock__PM_ACT_MSK EQU 0x02
HBroClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
HBroClock__PM_STBY_MSK EQU 0x02

; ServoClock
ServoClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ServoClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ServoClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ServoClock__CFG2_SRC_SEL_MASK EQU 0x07
ServoClock__INDEX EQU 0x02
ServoClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ServoClock__PM_ACT_MSK EQU 0x04
ServoClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ServoClock__PM_STBY_MSK EQU 0x04

; SteeringPin
SteeringPin__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
SteeringPin__0__MASK EQU 0x80
SteeringPin__0__PC EQU CYREG_PRT0_PC7
SteeringPin__0__PORT EQU 0
SteeringPin__0__SHIFT EQU 7
SteeringPin__AG EQU CYREG_PRT0_AG
SteeringPin__AMUX EQU CYREG_PRT0_AMUX
SteeringPin__BIE EQU CYREG_PRT0_BIE
SteeringPin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SteeringPin__BYP EQU CYREG_PRT0_BYP
SteeringPin__CTL EQU CYREG_PRT0_CTL
SteeringPin__DM0 EQU CYREG_PRT0_DM0
SteeringPin__DM1 EQU CYREG_PRT0_DM1
SteeringPin__DM2 EQU CYREG_PRT0_DM2
SteeringPin__DR EQU CYREG_PRT0_DR
SteeringPin__INP_DIS EQU CYREG_PRT0_INP_DIS
SteeringPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SteeringPin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SteeringPin__LCD_EN EQU CYREG_PRT0_LCD_EN
SteeringPin__MASK EQU 0x80
SteeringPin__PORT EQU 0
SteeringPin__PRT EQU CYREG_PRT0_PRT
SteeringPin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SteeringPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SteeringPin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SteeringPin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SteeringPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SteeringPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SteeringPin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SteeringPin__PS EQU CYREG_PRT0_PS
SteeringPin__SHIFT EQU 7
SteeringPin__SLW EQU CYREG_PRT0_SLW

; ThrottlePin
ThrottlePin__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
ThrottlePin__0__MASK EQU 0x80
ThrottlePin__0__PC EQU CYREG_PRT2_PC7
ThrottlePin__0__PORT EQU 2
ThrottlePin__0__SHIFT EQU 7
ThrottlePin__AG EQU CYREG_PRT2_AG
ThrottlePin__AMUX EQU CYREG_PRT2_AMUX
ThrottlePin__BIE EQU CYREG_PRT2_BIE
ThrottlePin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ThrottlePin__BYP EQU CYREG_PRT2_BYP
ThrottlePin__CTL EQU CYREG_PRT2_CTL
ThrottlePin__DM0 EQU CYREG_PRT2_DM0
ThrottlePin__DM1 EQU CYREG_PRT2_DM1
ThrottlePin__DM2 EQU CYREG_PRT2_DM2
ThrottlePin__DR EQU CYREG_PRT2_DR
ThrottlePin__INP_DIS EQU CYREG_PRT2_INP_DIS
ThrottlePin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ThrottlePin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ThrottlePin__LCD_EN EQU CYREG_PRT2_LCD_EN
ThrottlePin__MASK EQU 0x80
ThrottlePin__PORT EQU 2
ThrottlePin__PRT EQU CYREG_PRT2_PRT
ThrottlePin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ThrottlePin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ThrottlePin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ThrottlePin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ThrottlePin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ThrottlePin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ThrottlePin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ThrottlePin__PS EQU CYREG_PRT2_PS
ThrottlePin__SHIFT EQU 7
ThrottlePin__SLW EQU CYREG_PRT2_SLW

; SteeringTimer
SteeringTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SteeringTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SteeringTimer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
SteeringTimer_TimerUDB_rstSts_stsreg__1__POS EQU 1
SteeringTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SteeringTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SteeringTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SteeringTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SteeringTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SteeringTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SteeringTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
SteeringTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
SteeringTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SteeringTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SteeringTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SteeringTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
SteeringTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
SteeringTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x90
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SteeringTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SteeringTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SteeringTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SteeringTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SteeringTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SteeringTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SteeringTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SteeringTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SteeringTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SteeringTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SteeringTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SteeringTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
SteeringTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
SteeringTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SteeringTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
SteeringTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
SteeringTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SteeringTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SteeringTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
SteeringTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
SteeringTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SteeringTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; isr_steering_Fall
isr_steering_Fall__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_steering_Fall__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_steering_Fall__INTC_MASK EQU 0x08
isr_steering_Fall__INTC_NUMBER EQU 3
isr_steering_Fall__INTC_PRIOR_NUM EQU 7
isr_steering_Fall__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_steering_Fall__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_steering_Fall__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_throttle_Fall
isr_throttle_Fall__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_throttle_Fall__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_throttle_Fall__INTC_MASK EQU 0x10
isr_throttle_Fall__INTC_NUMBER EQU 4
isr_throttle_Fall__INTC_PRIOR_NUM EQU 7
isr_throttle_Fall__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_throttle_Fall__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_throttle_Fall__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
