{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.76903,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.769866,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00096991,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00058173,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000138407,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00058173,
	"finish__design__instance__count__class:fill_cell": 355,
	"finish__design__instance__area__class:fill_cell": 20.7765,
	"finish__design__instance__count__class:tap_cell": 58,
	"finish__design__instance__area__class:tap_cell": 1.69128,
	"finish__design__instance__count__class:tie_cell": 94,
	"finish__design__instance__area__class:tie_cell": 4.11156,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 0.45198,
	"finish__design__instance__count__class:timing_repair_buffer": 89,
	"finish__design__instance__area__class:timing_repair_buffer": 7.56702,
	"finish__design__instance__count__class:inverter": 63,
	"finish__design__instance__area__class:inverter": 2.81394,
	"finish__design__instance__count__class:sequential_cell": 19,
	"finish__design__instance__area__class:sequential_cell": 7.20252,
	"finish__design__instance__count__class:multi_input_combinational_cell": 152,
	"finish__design__instance__area__class:multi_input_combinational_cell": 18.8082,
	"finish__design__instance__count": 834,
	"finish__design__instance__area": 63.423,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 300.122,
	"finish__timing__hold__ws": 15.9262,
	"finish__timing__fmax__clock:core_clock": 2.7257e+09,
	"finish__timing__fmax": 2.7257e+09,
	"finish__clock__skew__setup": 17.8405,
	"finish__clock__skew__hold": 20.6337,
	"finish__timing__drv__max_slew_limit": 0.168902,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.908472,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 3.95703e-05,
	"finish__power__switching__total": 1.55357e-05,
	"finish__power__leakage__total": 4.06125e-08,
	"finish__power__total": 5.51466e-05,
	"finish__design__io": 111,
	"finish__design__die__area": 147.671,
	"finish__design__core__area": 63.423,
	"finish__design__instance__count": 479,
	"finish__design__instance__area": 42.6465,
	"finish__design__instance__count__stdcell": 479,
	"finish__design__instance__area__stdcell": 42.6465,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.672414,
	"finish__design__instance__utilization__stdcell": 0.672414,
	"finish__design__rows": 29,
	"finish__design__rows:asap7sc7p5t": 29,
	"finish__design__sites": 4350,
	"finish__design__sites:asap7sc7p5t": 4350,
	"finish__flow__warnings__count": 11,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__count:STA-1212": 1001,
	"finish__flow__warnings__type_count": 2
}