<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>BackGrRemoval_stream_v2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.304</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>5</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>3</DSP>
            <FF>12251</FF>
            <LUT>11365</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>BackGrRemoval_stream_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>BackGrRemoval_stream_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>BackGrRemoval_stream_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDEST</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TKEEP</name>
            <Object>in_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TSTRB</name>
            <Object>in_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TUSER</name>
            <Object>in_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TLAST</name>
            <Object>in_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TID</name>
            <Object>in_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDEST</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TKEEP</name>
            <Object>out_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TSTRB</name>
            <Object>out_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TUSER</name>
            <Object>out_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TLAST</name>
            <Object>out_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TID</name>
            <Object>out_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>BackGrRemoval_stream_v2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788</InstName>
                    <ModuleName>BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>788</ID>
                    <BindInstances>pix_2_fu_3459_p2 diff_fu_3859_p2 sub_ln46_fu_3887_p2 grp_fu_4015_p0 hue_2_fu_5685_p2 sub_ln44_fu_3896_p2 grp_fu_4052_p0 hue_1_fu_5694_p2 sub_ln42_fu_3908_p2 grp_fu_4089_p0 add_ln48_fu_6041_p2 sub_ln49_fu_6067_p2 sub_ln49_1_fu_6083_p2 add_ln111_fu_5060_p2 add_ln139_fu_3524_p2 count_4_fu_3728_p2 add_ln139_2_fu_3747_p2 count_7_fu_3766_p2 add_ln139_4_fu_3924_p2 count_10_fu_3947_p2 add_ln139_6_fu_4105_p2 count_13_fu_4121_p2 add_ln139_8_fu_4135_p2 count_16_fu_4167_p2 add_ln139_10_fu_4186_p2 count_19_fu_4221_p2 add_ln139_12_fu_4237_p2 count_22_fu_4260_p2 add_ln139_14_fu_4307_p2 count_25_fu_4326_p2 add_ln139_16_fu_4361_p2 count_28_fu_4378_p2 add_ln139_18_fu_4410_p2 count_31_fu_4426_p2 add_ln139_20_fu_4472_p2 count_34_fu_4489_p2 add_ln139_22_fu_4519_p2 count_37_fu_4536_p2 add_ln139_24_fu_4571_p2 count_40_fu_4588_p2 add_ln139_26_fu_4638_p2 count_43_fu_4655_p2 add_ln139_28_fu_4690_p2 count_46_fu_4711_p2 add_ln139_30_fu_4743_p2 count_49_fu_4759_p2 add_ln139_32_fu_4799_p2 count_52_fu_4816_p2 add_ln139_34_fu_4846_p2 count_55_fu_4863_p2 add_ln139_36_fu_4898_p2 count_58_fu_4915_p2 add_ln139_38_fu_4969_p2 count_61_fu_4986_p2 add_ln139_40_fu_5018_p2 count_64_fu_5034_p2 add_ln139_42_fu_5076_p2 count_67_fu_5093_p2 add_ln139_44_fu_5123_p2 count_70_fu_5140_p2 add_ln139_46_fu_5349_p2 count_73_fu_5366_p2 add_ln139_48_fu_5707_p2 count_76_fu_5723_p2 add_ln139_50_fu_6099_p2 count_79_fu_6110_p2 add_ln139_52_fu_6129_p2 count_82_fu_6140_p2 add_ln139_54_fu_6163_p2 count_85_fu_6174_p2 add_ln139_56_fu_6187_p2 count_88_fu_6198_p2 add_ln139_58_fu_6211_p2 count_91_fu_6222_p2 add_ln139_60_fu_6235_p2 count_94_fu_6250_p2 add_ln139_62_fu_6263_p2 count_97_fu_6274_p2 add_ln139_64_fu_6287_p2 count_100_fu_6298_p2 add_ln139_66_fu_6311_p2 count_103_fu_6322_p2 add_ln139_68_fu_6335_p2 count_106_fu_6346_p2 add_ln139_70_fu_6359_p2 count_109_fu_6370_p2 add_ln139_72_fu_6383_p2 count_112_fu_6394_p2 add_ln139_74_fu_6407_p2 count_115_fu_6418_p2 add_ln139_76_fu_6431_p2 count_118_fu_6442_p2 add_ln139_78_fu_6455_p2 count_121_fu_6466_p2 add_ln139_80_fu_6479_p2 count_124_fu_6490_p2 add_ln139_82_fu_6503_p2 count_127_fu_6514_p2 add_ln139_84_fu_6527_p2 count_130_fu_6538_p2 add_ln139_86_fu_6551_p2 count_133_fu_6562_p2 add_ln139_88_fu_6575_p2 count_136_fu_6586_p2 add_ln139_90_fu_6599_p2 count_139_fu_6610_p2 add_ln139_92_fu_6623_p2 count_142_fu_6634_p2 add_ln139_94_fu_6647_p2 count_145_fu_6658_p2 add_ln139_96_fu_6671_p2 count_148_fu_6682_p2 add_ln139_98_fu_6695_p2 count_151_fu_6706_p2 add_ln139_100_fu_6719_p2 count_154_fu_6730_p2 add_ln139_102_fu_6743_p2 count_157_fu_6754_p2 add_ln139_104_fu_6767_p2 count_160_fu_6778_p2 add_ln139_106_fu_6791_p2 count_163_fu_6802_p2 add_ln139_108_fu_6815_p2 count_166_fu_6826_p2 add_ln139_110_fu_6839_p2 count_169_fu_6850_p2 add_ln139_112_fu_6863_p2 count_172_fu_6874_p2 add_ln139_114_fu_6887_p2 count_175_fu_6898_p2 add_ln139_116_fu_6911_p2 count_178_fu_6922_p2 add_ln139_118_fu_6935_p2 col_1_fu_3543_p2 add_ln164_fu_3772_p2 BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_U BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_U BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_U BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_U BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_U BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_U BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_U BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_32s_32s_32_2_1_U246 sub_fu_1070_p2 sub110_fu_1076_p2 sub81_fu_1082_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1</Name>
            <Loops>
                <VITIS_LOOP_84_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.304</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>96</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.960 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>96 ~ ?</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_1>
                        <Name>VITIS_LOOP_84_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>58 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.580 us ~ ?</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>59</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>9962</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>10928</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="pix_2_fu_3459_p2" SOURCE="BackGrRemoval.cpp:84" URAM="0" VARIABLE="pix_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="diff_fu_3859_p2" SOURCE="BackGrRemoval.cpp:37" URAM="0" VARIABLE="diff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_3887_p2" SOURCE="BackGrRemoval.cpp:46" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4015_p0" SOURCE="BackGrRemoval.cpp:46" URAM="0" VARIABLE="sub_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="hue_2_fu_5685_p2" SOURCE="BackGrRemoval.cpp:46" URAM="0" VARIABLE="hue_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_3896_p2" SOURCE="BackGrRemoval.cpp:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4052_p0" SOURCE="BackGrRemoval.cpp:44" URAM="0" VARIABLE="sub_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="hue_1_fu_5694_p2" SOURCE="BackGrRemoval.cpp:44" URAM="0" VARIABLE="hue_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln42_fu_3908_p2" SOURCE="BackGrRemoval.cpp:42" URAM="0" VARIABLE="sub_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4089_p0" SOURCE="BackGrRemoval.cpp:42" URAM="0" VARIABLE="sub_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_6041_p2" SOURCE="BackGrRemoval.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_fu_6067_p2" SOURCE="BackGrRemoval.cpp:49" URAM="0" VARIABLE="sub_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_1_fu_6083_p2" SOURCE="BackGrRemoval.cpp:49" URAM="0" VARIABLE="sub_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_5060_p2" SOURCE="BackGrRemoval.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_3524_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_4_fu_3728_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_2_fu_3747_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_7_fu_3766_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_4_fu_3924_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_10_fu_3947_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_6_fu_4105_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_13_fu_4121_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_8_fu_4135_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_16_fu_4167_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_10_fu_4186_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_19_fu_4221_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_12_fu_4237_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_22_fu_4260_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_14_fu_4307_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_25_fu_4326_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_16_fu_4361_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_28_fu_4378_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_18_fu_4410_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_31_fu_4426_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_20_fu_4472_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_34_fu_4489_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_22_fu_4519_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_37_fu_4536_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_24_fu_4571_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_40_fu_4588_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_26_fu_4638_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_43_fu_4655_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_28_fu_4690_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_46_fu_4711_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_30_fu_4743_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_49_fu_4759_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_32_fu_4799_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_52_fu_4816_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_34_fu_4846_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_55_fu_4863_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_36_fu_4898_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_58_fu_4915_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_38_fu_4969_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_61_fu_4986_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_40_fu_5018_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_64_fu_5034_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_42_fu_5076_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_67_fu_5093_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_44_fu_5123_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_70_fu_5140_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_46_fu_5349_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_73_fu_5366_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_48_fu_5707_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_76_fu_5723_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_50_fu_6099_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_79_fu_6110_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_52_fu_6129_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_82_fu_6140_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_54_fu_6163_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_85_fu_6174_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_56_fu_6187_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_88_fu_6198_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_58_fu_6211_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_91_fu_6222_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_60_fu_6235_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_94_fu_6250_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_62_fu_6263_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_97_fu_6274_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_64_fu_6287_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_100_fu_6298_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_66_fu_6311_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_103_fu_6322_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_68_fu_6335_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_106_fu_6346_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_70_fu_6359_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_109_fu_6370_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_72_fu_6383_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_112_fu_6394_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_74_fu_6407_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_115_fu_6418_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_76_fu_6431_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_118_fu_6442_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_78_fu_6455_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_121_fu_6466_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_80_fu_6479_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_124_fu_6490_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_82_fu_6503_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_127_fu_6514_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_84_fu_6527_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_130_fu_6538_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_86_fu_6551_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_133_fu_6562_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_88_fu_6575_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_136_fu_6586_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_90_fu_6599_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_139_fu_6610_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_92_fu_6623_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_142_fu_6634_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_94_fu_6647_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_145_fu_6658_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_96_fu_6671_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_148_fu_6682_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_98_fu_6695_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_151_fu_6706_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_100_fu_6719_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_154_fu_6730_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_102_fu_6743_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_157_fu_6754_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_104_fu_6767_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_160_fu_6778_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_106_fu_6791_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_163_fu_6802_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_108_fu_6815_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_166_fu_6826_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_110_fu_6839_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_169_fu_6850_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_112_fu_6863_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_172_fu_6874_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_114_fu_6887_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_175_fu_6898_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_116_fu_6911_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="count_178_fu_6922_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="count_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_118_fu_6935_p2" SOURCE="BackGrRemoval.cpp:139" URAM="0" VARIABLE="add_ln139_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="col_1_fu_3543_p2" SOURCE="BackGrRemoval.cpp:161" URAM="0" VARIABLE="col_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_3772_p2" SOURCE="BackGrRemoval.cpp:164" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_U" SOURCE=":0" URAM="0" VARIABLE="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_U" SOURCE=":0" URAM="0" VARIABLE="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_U" SOURCE=":0" URAM="0" VARIABLE="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_U" SOURCE=":0" URAM="0" VARIABLE="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_U" SOURCE=":0" URAM="0" VARIABLE="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_U" SOURCE=":0" URAM="0" VARIABLE="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_U" SOURCE=":0" URAM="0" VARIABLE="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_U" SOURCE=":0" URAM="0" VARIABLE="BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BackGrRemoval_stream_v2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.304</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ ?</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>12251</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>11365</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U246" SOURCE="BackGrRemoval.cpp:79" URAM="0" VARIABLE="total"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_1070_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub110_fu_1076_p2" SOURCE="BackGrRemoval.cpp:79" URAM="0" VARIABLE="sub110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub81_fu_1082_p2" SOURCE="" URAM="0" VARIABLE="sub81"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="threshold" index="2" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="threshold" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="threshold" access="W" description="Data signal of threshold" range="32">
                    <fields>
                        <field offset="0" width="8" name="threshold" access="W" description="Bit 7 to 0 of threshold"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x20" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="threshold"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="cols"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="24" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TDEST</port>
                <port>in_stream_TID</port>
                <port>in_stream_TKEEP</port>
                <port>in_stream_TLAST</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TSTRB</port>
                <port>in_stream_TUSER</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="24" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TDEST</port>
                <port>out_stream_TID</port>
                <port>out_stream_TKEEP</port>
                <port>out_stream_TLAST</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TSTRB</port>
                <port>out_stream_TUSER</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">threshold, 0x10, 32, W, Data signal of threshold, </column>
                    <column name="s_axi_control">rows, 0x18, 32, W, Data signal of rows, </column>
                    <column name="s_axi_control">cols, 0x20, 32, W, Data signal of cols, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="in_stream">in, both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                    <column name="out_stream">out, both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="threshold">in, ap_uint&lt;8&gt;</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="in_stream">in_stream, interface, </column>
                    <column name="out_stream">out_stream, interface, </column>
                    <column name="threshold">s_axi_control, register, name=threshold offset=0x10 range=32</column>
                    <column name="rows">s_axi_control, register, name=rows offset=0x18 range=32</column>
                    <column name="cols">s_axi_control, register, name=cols offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="BackGrRemoval.cpp:29" status="valid" parentFunction="rgb_to_h_scaled" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="BackGrRemoval.cpp:55" status="valid" parentFunction="backgrremoval_stream_v2" variable="in_stream" isDirective="0" options="axis port=in_stream"/>
        <Pragma type="interface" location="BackGrRemoval.cpp:56" status="valid" parentFunction="backgrremoval_stream_v2" variable="out_stream" isDirective="0" options="axis port=out_stream"/>
        <Pragma type="interface" location="BackGrRemoval.cpp:57" status="valid" parentFunction="backgrremoval_stream_v2" variable="threshold" isDirective="0" options="s_axilite port=threshold bundle=control"/>
        <Pragma type="interface" location="BackGrRemoval.cpp:58" status="valid" parentFunction="backgrremoval_stream_v2" variable="rows" isDirective="0" options="s_axilite port=rows bundle=control"/>
        <Pragma type="interface" location="BackGrRemoval.cpp:59" status="valid" parentFunction="backgrremoval_stream_v2" variable="cols" isDirective="0" options="s_axilite port=cols bundle=control"/>
        <Pragma type="interface" location="BackGrRemoval.cpp:60" status="valid" parentFunction="backgrremoval_stream_v2" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="resource" location="BackGrRemoval.cpp:68" status="warning" parentFunction="backgrremoval_stream_v2" variable="linebuf" isDirective="0" options="variable=linebuf core=RAM_1P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="BackGrRemoval.cpp:69" status="valid" parentFunction="backgrremoval_stream_v2" variable="linebuf" isDirective="0" options="variable=linebuf cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="BackGrRemoval.cpp:74" status="valid" parentFunction="backgrremoval_stream_v2" variable="row_shift" isDirective="0" options="variable=row_shift complete dim=0"/>
        <Pragma type="pipeline" location="BackGrRemoval.cpp:85" status="valid" parentFunction="backgrremoval_stream_v2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="BackGrRemoval.cpp:96" status="valid" parentFunction="backgrremoval_stream_v2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="BackGrRemoval.cpp:98" status="valid" parentFunction="backgrremoval_stream_v2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="BackGrRemoval.cpp:108" status="valid" parentFunction="backgrremoval_stream_v2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="BackGrRemoval.cpp:118" status="valid" parentFunction="backgrremoval_stream_v2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="BackGrRemoval.cpp:135" status="valid" parentFunction="backgrremoval_stream_v2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="BackGrRemoval.cpp:137" status="valid" parentFunction="backgrremoval_stream_v2" variable="" isDirective="0" options="factor=2"/>
    </PragmaReport>
</profile>

