Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jun 25 08:22:41 2025
| Host         : LPV-CASA running 64-bit major release  (build 9200)
| Command      : report_methodology -file codesign_vivado_bd_wrapper_methodology_drc_routed.rpt -pb codesign_vivado_bd_wrapper_methodology_drc_routed.pb -rpx codesign_vivado_bd_wrapper_methodology_drc_routed.rpx
| Design       : codesign_vivado_bd_wrapper
| Device       : xczu3eg-sfvc784-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 32
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 32     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on sum_leds[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on sum_leds[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on sum_leds[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on sum_leds[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on sum_leds[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on sum_leds[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on sum_leds[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on sum_leds[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on sum_leds[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on sum_leds[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on sum_leds[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on sum_leds[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on sum_leds[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on sum_leds[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on sum_leds[22] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on sum_leds[23] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on sum_leds[24] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on sum_leds[25] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on sum_leds[26] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on sum_leds[27] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on sum_leds[28] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on sum_leds[29] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on sum_leds[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on sum_leds[30] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on sum_leds[31] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on sum_leds[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on sum_leds[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on sum_leds[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on sum_leds[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on sum_leds[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on sum_leds[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on sum_leds[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>


