
SB-Cross Assembler version 3.03.06
Please visit www.sbprojects.net for a complete description.

Assembling....

Pass one
Loaded 6800 overlay version 3.01.01

Pass two
0000-                  1      * ----------------------------------------------------------------------
0000-                  2      *   **********             I C   T E S T E R              ************
0000-                  3      * COPYRIGHT 1984  ------------------------------------  BY D. L. METZGER
0000-                  4      * ----------------------------------------------------------------------
0000-                  5      *
0000-                  6      * THIS PROGRAM WILL TEST DIGITAL IC'S WITH +5V SUPPLIES AND 14- OR
0000-                  7      *  16-PIN IC PACKAGES. VCC AND GND MUST BE IN THE STANDARD 14/7 OR 16/8
0000-                  8      *  POSITIONS UNLESS A SPECIAL SOCKET IS PROVIDED FOR THE ODD
0000-                  9      *  CONFIGURATION.
0000-                 10      * THE PROGRAM TESTS FOR LOGIC AND MEMORY FUNCTIONS ONLY, LOGIC-LEVEL AND
0000-                 11      *  TIMING LIMITS ARE NOT CHECKED. 5400/7400, C, S, LS, AND STANDARD
0000-                 12      * SERIES CAN BE TESTED BUT NOT DIFFERENTIATED.
0000-                 13      * CD4000 SERIES CHIPS CAN BE TESTED. OPEN-COLLECTOR AND ACTIVE OUTPUT
0000-                 14      *  CHIPS CAN BE DIFFERENTIATED BY A LOGIC TEST WHICH AUTOMATICALLY PULLS
0000-                 15      *  ALL OUTPUTS LOW THROUGH A 10K RESISTOR.
0000-                 16
0000-                 17              .CR     6800
0000-                 18              .TF     ic-tester.hex,INT
0000-                 19
4001-                 20      CRA     .EQ     $4001   CONTROL REGISTER, PIA PORT A
4000-                 21      DRA     .EQ     $4000   PORT A, PIA: KEYBD & EPROM ADR LO
4003-                 22      CRB     .EQ     $4003   CONTROL REGISTER, PIA PORT B
4002-                 23      DRB     .EQ     $4002   PORT B, PIA: TAPE & EPROM DATA
0000-                 24
2000-                 25      SEGS    .EQ     $2000   PORT C, LED DISPLAY OUTPUT LATCH
2400-                 26      SEGCTL  .EQ     $2400   PORT D, LED DISPLAY CONTROL LATCH
0000-                 27
0076-                 28      CLOCK   .EQ     $76     TIME-DELAY VALUE & OUTER-LOOP COUNTER
0075-                 29      INRBUF  .EQ     $75     TIME-DELAY COUNTER INNER LOOP
0000-                 30
F800-                 31              .OR     $F800   SUBROUTINES & PROGM START AT $F800 -
F800-                 32              .TA     $1800    $1800 WITHIN EEPROM.
F800-                 33      *
F800-                 34      * ---------------------------------------------------------
F800-                 35      * MODULE 1 -- SET UP I/O PORTS FOR INPUTS AND OUTPUTS.
F800-                 36      *  CHECK FOR END OF FILE FLAG ($FF).
F800-                 37      *
F800-86 FF            38 ( 2) START   LDAA    #$FF    DISABLE 7-SEGMENT DISPLAYS
F802-B7 24 00         39 ( 5)         STAA    SEGCTL
F805-CE E1 00         40 ( 3)         LDX     #T7400  DATA FILE STARTS WITH TTL TYPE 7400
F808-7F 40 01         41 ( 6) NXTYP   CLR     CRA
F80B-7F 40 03         42 ( 6)         CLR     CRB
F80E-A6 00            43 ( 5)         LDAA    00,X
F810-E6 01            44 ( 5)         LDAB    01,X
F812-B7 40 00         45 ( 5)         STAA    DRA
F815-F7 40 02         46 ( 5)         STAB    DRB
F818-81 FF            47 ( 2)         CMPA    #$FF
F81A-01               48 ( 2)         NOP
F81B-01               49 ( 2)         NOP
F81C-26 07            50 ( 4)         BNE     GETPRT
F81E-C1 FF            51 ( 2)         CMPB    #$FF
F820-26 03            52 ( 4)         BNE     GETPRT
F822-7E F8 76         53 ( 3)         JMP     BAD
F825-86 04            54 ( 2) GETPRT  LDAA    #04
F827-B7 40 01         55 ( 5)         STAA    CRA
F82A-B7 40 03         56 ( 5)         STAA    CRB
F82D-                 57      *
F82D-                 58      * ---------------------------------------------------------
F82D-                 59      * MODULE 2 -- CHECK FOR END OF TYPE FLAG (A7 & B7 LO) AND
F82D-                 60      *  DISPLAY TYPE NO. IF, OTHERWISE OUTPUT 2 BYTES TO CHIP.
F82D-                 61      *  IF A7 = 1 & B7 = 0, A F-FLOP OR COUNTER IS BEING SET UP.
F82D-                 62      *  SKIP TESTS AND LOOP BACK FOR 2 MORE BYTES. OTHERWISE
F82D-                 63      *  TEST CHIP OUTPUTS AGAINST FILE DATA.
F82D-                 64      *
F82D-08               65 ( 4) NXTST   INX
F82E-08               66 ( 4)         INX
F82F-A6 00            67 ( 5)         LDAA    00,X
F831-2A 23            68 ( 4)         BPL     OKOROC
F833-E6 01            69 ( 5)         LDAB    01,X
F835-B7 40 00         70 ( 5)         STAA    DRA
F838-F7 40 02         71 ( 5)         STAB    DRB
F83B-2A F0            72 ( 4)         BPL     NXTST
F83D-B6 40 00         73 ( 4)         LDAA    DRA
F840-A1 00            74 ( 5)         CMPA    00,X
F842-26 07            75 ( 4)         BNE     NOT
F844-F6 40 02         76 ( 4)         LDAB    DRB
F847-E1 01            77 ( 5)         CMPB    01,X
F849-27 E2            78 ( 4)         BEQ     NXTST
F84B-                 79      *
F84B-                 80      * ---------------------------------------------------------
F84B-                 81      * MODULE 3 -- IF COMPARISON FAILS SHUFFLE THROUGH FILE
F84B-                 82      *  UNTIL END-OF-TYPE FLAG (F0) IS FOUND, THEN ADVANCE 1
F84B-                 83      *  MORE TO NEXT TYPE.
F84B-                 84      *
F84B-08               85 ( 4) NOT     INX
F84C-A6 00            86 ( 5)         LDAA    00,X
F84E-81 F0            87 ( 2)         CMPA    #$F0
F850-26 F9            88 ( 4)         BNE     NOT
F852-08               89 ( 4)         INX
F853-7E F8 08         90 ( 3)         JMP     NXTYP
F856-                 91      *
F856-                 92      * ---------------------------------------------------------
F856-                 93      * MODULE 4 -- IF A7 = 0 AND B7 = 0 THEN DISPLAY TYPE, BUT
F856-                 94      *  IF A7 = 0 AND B7 = 1 THEN PULL ALL IC PINS LOW THROUGH
F856-                 95      *  10K RESISTORS AND DO A LAST LOGIC TEST. IF TEST IS
F856-                 96      *  PASSED CHIP IS ACTIVE OUTPUT; DISPLAY FIRST SET OF 3
F856-                 97      *  TYPE NUMBER DIGITS. IF TEST FAILED, CHIP IS OPEN-
F856-                 98      *  COLLECTOR; DISPLAY 2ND SET OF 3 DIGITS.
F856-                 99      *
F856-E6 01           100 ( 5) OKOROC  LDAB    01,X
F858-2A 1F           101 ( 4)         BPL     DISPLY
F85A-B7 40 00        102 ( 5)         STAA    DRA
F85D-F7 40 02        103 ( 5)         STAB    DRB
F860-B6 40 00        104 ( 4)         LDAA    DRA
F863-A1 00           105 ( 5)         CMPA    00,X
F865-26 07           106 ( 4)         BNE     OCTYP
F867-F6 40 02        107 ( 4)         LDAB    DRB
F86A-E1 01           108 ( 5)         CMPB    01,X
F86C-27 03           109 ( 4)         BEQ     TOTEM
F86E-08              110 ( 4) OCTYP   INX
F86F-08              111 ( 4)         INX
F870-08              112 ( 4)         INX
F871-08              113 ( 4) TOTEM   INX
F872-08              114 ( 4)         INX
F873-7E F8 79        115 ( 3)         JMP     DISPLY
F876-                116      *
F876-                117      * ---------------------------------------------------------
F876-                118      * MODULE 5 -- DISPLAY OUTPUT TYPE NUMBER. PORT C BITS 0 - 6
F876-                119      *  PULL CATHODES OF THREE 7-SEGMENT LEDS LOW ACCORDING TO
F876-                120      *  TYPE NUMBER DATA FROM FILE.
F876-                121      *
F876-CE E0 00        122 ( 3) BAD     LDX     #DISBAD
F879-A6 00           123 ( 5) DISPLY  LDAA    00,X
F87B-B7 20 00        124 ( 5)         STAA    SEGS
F87E-86 FE           125 ( 2)         LDAA    #$FE
F880-B7 24 00        126 ( 5)         STAA    SEGCTL
F883-86 0C           127 ( 2)         LDAA    #$0C
F885-97 76           128 ( 4)         STAA    CLOCK
F887-BD F8 AF        129 ( 9)         JSR     DELAY   DELAY FOR APPROX 3 MS
F88A-                130
F88A-A6 01           131 ( 5)         LDAA    01,X
F88C-B7 20 00        132 ( 5)         STAA    SEGS
F88F-86 FD           133 ( 2)         LDAA    #$FD
F891-B7 24 00        134 ( 5)         STAA    SEGCTL
F894-86 0C           135 ( 2)         LDAA    #$0C
F896-97 76           136 ( 4)         STAA    CLOCK
F898-BD F8 AF        137 ( 9)         JSR     DELAY   DELAY FOR APPROX 3 MS
F89B-                138
F89B-A6 02           139 ( 5)         LDAA    02,X
F89D-B7 20 00        140 ( 5)         STAA    SEGS
F8A0-86 FB           141 ( 2)         LDAA    #$FB
F8A2-B7 24 00        142 ( 5)         STAA    SEGCTL
F8A5-86 0C           143 ( 2)         LDAA    #$0C
F8A7-97 76           144 ( 4)         STAA    CLOCK
F8A9-BD F8 AF        145 ( 9)         JSR     DELAY   DELAY FOR APPROX 3 MS
F8AC-7E F8 79        146 ( 3)         JMP     DISPLY
F8AF-                147
F8AF-                148      *
F8AF-                149      * ---------------------------------------------------------
F8AF-                150      * SUBROUTINE FOR UNIVERSAL TIME DELAYS VIA VALUE IN "CLOCK".
F8AF-                151      * DELAY = (C * C * 18) + (C * 14) + (16) MICROSECONDS.
F8AF-                152      * MAX DELAY = 1.2 SEC ON 1-MHZ CLOCK.
F8AF-                153      *
F8AF-37              154 ( 4) DELAY   PSHB
F8B0-D6 76           155 ( 3)         LDAB    CLOCK   OUTER AND INNER LOOPS EACH
F8B2-D7 75           156 ( 4) OTRLOP  STAB    INRBUF   DECREMENT "CLOCK" TIMES.
F8B4-01              157 ( 2) INRLOP  NOP
F8B5-01              158 ( 2)         NOP             NO-OPERATION JUST
F8B6-01              159 ( 2)         NOP              TO BURN TIME.
F8B7-01              160 ( 2)         NOP
F8B8-7A 00 75        161 ( 6)         DEC     INRBUF
F8BB-26 F7           162 ( 4)         BNE     INRLOP  LEAVE INNER LOOP WHEN INRBUF = 0
F8BD-7A 00 76        163 ( 6)         DEC     CLOCK
F8C0-26 F0           164 ( 4)         BNE     OTRLOP  LEAVE OUTER LOOP WHEN CLOCK = 0
F8C2-33              165 ( 4)         PULB
F8C3-39              166 ( 5)         RTS
F8C4-                167
F8C4-                168      *
F8C4-                169      * ---------------------------------------------------------
F8C4-                170      * SEGMENT CODES TO DISPLAY MESSAGE "BAD":
F8C4-                171      *
E000-                172              .OR     $E000
E000-                173              .TA     $0000
E000-03 08 21        174      DISBAD  .HS     030821
E003-                175
E003-                176      *
E003-                177      * ---------------------------------------------------------
E003-                178      * TEST DATA FILES, LABELS GIVE IC TYPE. T = TTL, C = CMOS
E003-                179      *
E100-                180              .OR     $E100
E100-                181              .TA     $0100
E100-9B ED A4 92 
     B6 B6 AD DA 
     9B EC 24 92 
     7F 40 40 7F 
     40 30 F0        182      T7400   .HS     9BEDA492B6B6ADDA9BEC24927F40407F4030F0
E113-95 D5 AA AA 
     95 D4 2A AA 
     7F 40 19 7F 
     40 12 F0        183      T7404   .HS     95D5AAAA95D42AAA7F40197F4012F0
E122-9F FD 9B EC 
     BA AE B9 CE 
     B3 E6 AB EA 
     20 82 7F 24 
     40 7F 24 24 
     F0              184      T7420   .HS     9FFD9BECBAAEB9CEB3E6ABEA20827F24407F2424F0
E137-9B ED 80 81 
     B6 B7 AD DB 
     9B ED 2B DB 
     7F 00 02 79 
     30 02 F0        185      T7486   .HS     9BED8081B6B7ADDB9BED2BDB7F0002793002F0
E14A-9B ED 80 81 
     B6 B7 AD DB 
     BF FF 3F FF 
     7F 30 24 79 
     24 12 F0        186      T74125  .HS     9BED8081B6B7ADDBBFFF3FFF7F3024792412F0
E15D-FF FE FF FE 
     FE FF FB FF 
     EF FF BF FF 
     FD FF F7 FF 
     DF FF 79 30 
     30 F0           187      T74133  .HS     FFFEFFFEFEFFFBFFEFFFBFFFFDFFF7FFDFFF793030F0
E173-BF 80 E0 BF 
     E1 DF E2 EF 
     E3 F7 E4 FB 
     E5 FD E6 FE 
     A7 FF EF FF 
     D7 FF C7 FF 
     79 30 00 F0     188      T74138  .HS     BF80E0BFE1DFE2EFE3F7E4FBE5FDE6FEA7FFEFFFD7FFC7FF793000F0
E18F-99 E7 99 6F 
     91 CF 98 5F 
     EE 94 FE 1C 
     9C 9C BC 5A 
     BC DE BD 9D 
     79 18 30 F0     189      T74193  .HS     99E7996F91CF985FEE94FE1C9C9CBC5ABCDEBD9D791830F0
E1A7-B9 F3 B0 E1 
     BF FF 86 8D 
     10 D3 46 79 
     02 46 03 21 
     F0              190      C4116   .HS     B9F3B0E1BFFF868D10D3467902460321F0
E1B8-FC 9F D1 C5 
     91 44 96 B4 
     A2 22 A5 D2 
     8A A8 46 24 
     78 F0           191      C4027   .HS     FC9FD1C5914496B4A222A5D28AA8462478F0
E1CA-                192
E1CA-                193      * ---------------------------------------------------------
E1CA-                194      * STORE VECTORS AT END OF EPROM.
E1CA-                195      *
FFFE-                196              .OR     $FFFE
FFFE-                197              .TA     $1FFE
FFFE-F8 00           198              .DA     START   RESET VECTOR

0 Errors found during assembly.
0 Warnings found during assembly.

