<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_435_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57" VARIABLE="icmp_ln57" MODULE="pool5_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_441_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57" VARIABLE="add_ln57" MODULE="pool5_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_693_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="icmp_ln68" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_699_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="add_ln68" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_714_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71" VARIABLE="icmp_ln71" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_720_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71" VARIABLE="select_ln71" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_1_fu_728_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71" VARIABLE="select_ln71_1" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_736_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="add_ln68_1" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_742_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="select_ln68" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_8_1_1_U31" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="empty_27" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_980_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="tmp1" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_989_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="empty_28" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_1006_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="empty_29" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_760_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="tmp2" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_770_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="empty_30" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_788_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="empty_31" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_924_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="tmp3" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_794_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68" VARIABLE="tmp4" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_955_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76" VARIABLE="add_ln76_1" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_3_fu_860_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76" VARIABLE="add_ln76_3" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_866_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76" VARIABLE="icmp_ln76" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_4_32_1_1_U32" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114" VARIABLE="line_buffer_2D_18" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_4_32_1_1_U33" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114" VARIABLE="line_buffer_2D_10" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_fu_1263_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_1_fu_1269_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_1" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_fu_1275_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U29" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_5" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_fu_1281_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_48_fu_1287_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_48" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_2_fu_1341_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_2" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_3_fu_1347_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_3" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_1_fu_1353_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_1" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_4_fu_1359_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_4" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_5_fu_1365_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_5" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_2_fu_1371_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_2" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_1_fu_1377_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_1" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U29" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_11" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_2_fu_1383_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_2" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_49_fu_1389_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_49" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_6_fu_1437_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_6" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_7_fu_1443_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_7" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_3_fu_1449_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_3" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_8_fu_1455_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_8" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_9_fu_1461_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_9" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_4_fu_1467_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_4" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_3_fu_1473_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_3" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U29" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_17" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_4_fu_1479_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_4" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_50_fu_1485_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_50" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_10_fu_1528_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_10" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_11_fu_1534_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_11" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_5_fu_1540_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_5" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_12_fu_1546_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_12" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_13_fu_1552_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_13" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_6_fu_1558_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_6" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_5_fu_1564_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_5" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U29" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_20" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_6_fu_1570_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_6" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_51_fu_1576_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_51" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_14_fu_1619_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_14" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_15_fu_1625_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_15" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_7_fu_1631_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_7" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_16_fu_1637_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_16" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_17_fu_1643_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_17" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_8_fu_1649_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_8" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_7_fu_1655_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_7" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U29" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_23" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_8_fu_1661_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_8" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_52_fu_1667_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_52" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_18_fu_1710_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_18" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_19_fu_1716_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_19" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_9_fu_1722_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_9" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_20_fu_1728_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_20" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_21_fu_1734_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_21" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_10_fu_1740_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_10" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_9_fu_1746_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_9" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U29" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_26" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_10_fu_1752_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_10" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_53_fu_1758_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_53" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_22_fu_1801_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_22" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_23_fu_1807_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_23" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_11_fu_1813_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_11" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_24_fu_1819_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_24" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_25_fu_1825_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_25" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_12_fu_1831_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_12" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_11_fu_1837_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_11" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U30" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_29" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_12_fu_1843_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_12" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_54_fu_1849_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_54" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_26_fu_1892_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_26" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_27_fu_1898_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_27" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_13_fu_1904_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_13" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_28_fu_1910_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_28" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_29_fu_1916_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_29" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_14_fu_1922_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_14" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_13_fu_1928_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_13" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U30" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_32" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_14_fu_1934_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_14" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_55_fu_1940_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_55" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_30_fu_1983_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_30" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_31_fu_1989_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_31" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_15_fu_1995_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_15" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_32_fu_2001_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_32" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_33_fu_2007_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="icmp_ln156_33" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_16_fu_2013_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="or_ln156_16" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_15_fu_2019_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_15" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U30" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_35" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_16_fu_2025_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="and_ln156_16" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_56_fu_2031_p3" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156" VARIABLE="tmp_56" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_892_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71" VARIABLE="add_ln71" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_898_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71" VARIABLE="add_ln71_1" MODULE="pool5_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_365_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51" VARIABLE="add_ln51_1" MODULE="pool5" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_371_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51" VARIABLE="add_ln51_2" MODULE="pool5" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_377_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51" VARIABLE="icmp_ln51" MODULE="pool5" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_383_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51" VARIABLE="add_ln51" MODULE="pool5" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_393_p2" SOURCE="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51" VARIABLE="empty_41" MODULE="pool5" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="pool5" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="pool5" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="pool5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
