/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wf_hif_dmashdl_lite_top.h
//[Revision time]   : Mon Oct 30 23:00:20 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WF_HIF_DMASHDL_LITE_TOP_REGS_H__
#define __WF_HIF_DMASHDL_LITE_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WF_HIF_DMASHDL_LITE_TOP_BASE                           (0x18026200 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_ADDR      (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x00u) 
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR              (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x04u) 
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x08u) 
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x0Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x10u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x14u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x18u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x20u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x24u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x28u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x30u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x34u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x38u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x40u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x44u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x48u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x4cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x50u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x54u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x58u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x5cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x60u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x64u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x68u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x6cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x70u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x74u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x78u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x7cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x80u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x84u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x88u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x100u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x104u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x108u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x10cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x110u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x114u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x118u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x11cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x120u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x124u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x128u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x12cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x130u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x134u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x138u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x13cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x140u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x144u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x148u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x14cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x150u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x154u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x158u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x15cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x160u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x164u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x168u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x16cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x170u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x174u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x178u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x17cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x180u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x184u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x188u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x18cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x190u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x194u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x198u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x19cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1a0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1a4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1a8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1acu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1b0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1b4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1b8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1bcu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1c0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1c4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1c8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1ccu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1d0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1d4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1d8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1dcu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1e0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1e4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1e8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1ecu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1f0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1f4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1f8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x1fcu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x200u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x204u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x208u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x20cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x210u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x214u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x218u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x21cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x220u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x224u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x228u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x22cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x230u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x234u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x238u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x23cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x240u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x244u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x248u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x24cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x250u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x254u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x258u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x25cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x260u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x264u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x268u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x26cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x270u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x274u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x278u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x27cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x280u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x284u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x288u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x28cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x290u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x294u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x298u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x29cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2a0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2a4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2a8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2acu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2b0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2b4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2b8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2bcu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2c0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2c4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2c8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2ccu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2d0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2d4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2d8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2dcu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2e0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2e4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2e8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2ecu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2f0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2f4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2f8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2fcu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x300u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x304u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x308u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x30Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x310u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x314u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x318u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x31Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x320u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x324u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x328u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x32Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x330u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x334u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x338u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x33Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x340u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x344u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x348u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x34Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x350u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x354u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x358u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x35Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x360u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x364u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x368u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x36Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x370u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x374u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x378u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x37Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x380u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x384u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x388u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x38Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x390u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x394u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x398u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x39Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3A0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3A4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3A8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3ACu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3B0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3B4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3B8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3BCu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3C0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3C4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3C8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3CCu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3D0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3D4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3D8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3DCu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3E0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3E4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3E8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3ECu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3F0u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3F4u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3F8u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3FCu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_ADDR          (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x400u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_32_63_ADDR         (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x404u) 
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_ADDR             (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x408u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x40cu) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x410u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x414u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x418u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x41cu) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x420u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x424u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x428u) 





#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_dmashdl_lite_version_ADDR WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_dmashdl_lite_version_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_dmashdl_lite_version_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_sw_rst_b_ADDR     WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_sw_rst_b_MASK     0x00040000u                
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_sw_rst_b_SHFT     18u
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_disable_add_return_ADDR WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_disable_add_return_MASK 0x00020000u                
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_disable_add_return_SHFT 17u
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_wlan_id_dec_en_ADDR WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_wlan_id_dec_en_MASK 0x00010000u                
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_wlan_id_dec_en_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_dummy_reg_ADDR    WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_dummy_reg_MASK    0x0000FFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_dummy_reg_SHFT    0u


#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_pse_total_page_size_ADDR WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_pse_total_page_size_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_pse_total_page_size_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ple_total_page_size_ADDR WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ple_total_page_size_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ple_total_page_size_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_pse_packet_max_size_ADDR WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_pse_packet_max_size_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_pse_packet_max_size_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ple_packet_max_size_ADDR WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ple_packet_max_size_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ple_packet_max_size_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group31_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group31_disable_MASK 0x80000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group31_disable_SHFT 31u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group30_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group30_disable_MASK 0x40000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group30_disable_SHFT 30u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group29_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group29_disable_MASK 0x20000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group29_disable_SHFT 29u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group28_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group28_disable_MASK 0x10000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group28_disable_SHFT 28u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group27_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group27_disable_MASK 0x08000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group27_disable_SHFT 27u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group26_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group26_disable_MASK 0x04000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group26_disable_SHFT 26u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group25_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group25_disable_MASK 0x02000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group25_disable_SHFT 25u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group24_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group24_disable_MASK 0x01000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group24_disable_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group23_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group23_disable_MASK 0x00800000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group23_disable_SHFT 23u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group22_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group22_disable_MASK 0x00400000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group22_disable_SHFT 22u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group21_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group21_disable_MASK 0x00200000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group21_disable_SHFT 21u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group20_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group20_disable_MASK 0x00100000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group20_disable_SHFT 20u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group19_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group19_disable_MASK 0x00080000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group19_disable_SHFT 19u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group18_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group18_disable_MASK 0x00040000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group18_disable_SHFT 18u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group17_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group17_disable_MASK 0x00020000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group17_disable_SHFT 17u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group16_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group16_disable_MASK 0x00010000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group16_disable_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group15_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group15_disable_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group15_disable_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group14_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group14_disable_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group14_disable_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group13_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group13_disable_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group13_disable_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group12_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group12_disable_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group12_disable_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group11_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group11_disable_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group11_disable_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group10_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group10_disable_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group10_disable_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group9_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group9_disable_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group9_disable_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group8_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group8_disable_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group8_disable_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group7_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group7_disable_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group7_disable_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group6_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group6_disable_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group6_disable_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group5_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group5_disable_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group5_disable_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group4_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group4_disable_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group4_disable_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group3_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group3_disable_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group3_disable_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group2_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group2_disable_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group2_disable_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group1_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group1_disable_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group1_disable_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group0_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group0_disable_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_group0_disable_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group63_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group63_disable_MASK 0x80000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group63_disable_SHFT 31u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group62_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group62_disable_MASK 0x40000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group62_disable_SHFT 30u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group61_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group61_disable_MASK 0x20000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group61_disable_SHFT 29u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group60_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group60_disable_MASK 0x10000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group60_disable_SHFT 28u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group59_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group59_disable_MASK 0x08000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group59_disable_SHFT 27u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group58_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group58_disable_MASK 0x04000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group58_disable_SHFT 26u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group57_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group57_disable_MASK 0x02000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group57_disable_SHFT 25u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group56_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group56_disable_MASK 0x01000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group56_disable_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group55_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group55_disable_MASK 0x00800000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group55_disable_SHFT 23u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group54_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group54_disable_MASK 0x00400000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group54_disable_SHFT 22u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group53_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group53_disable_MASK 0x00200000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group53_disable_SHFT 21u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group52_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group52_disable_MASK 0x00100000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group52_disable_SHFT 20u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group51_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group51_disable_MASK 0x00080000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group51_disable_SHFT 19u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group50_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group50_disable_MASK 0x00040000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group50_disable_SHFT 18u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group49_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group49_disable_MASK 0x00020000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group49_disable_SHFT 17u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group48_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group48_disable_MASK 0x00010000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group48_disable_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group47_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group47_disable_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group47_disable_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group46_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group46_disable_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group46_disable_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group45_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group45_disable_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group45_disable_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group44_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group44_disable_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group44_disable_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group43_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group43_disable_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group43_disable_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group42_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group42_disable_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group42_disable_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group41_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group41_disable_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group41_disable_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group40_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group40_disable_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group40_disable_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group39_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group39_disable_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group39_disable_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group38_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group38_disable_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group38_disable_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group37_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group37_disable_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group37_disable_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group36_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group36_disable_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group36_disable_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group35_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group35_disable_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group35_disable_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group34_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group34_disable_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group34_disable_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group33_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group33_disable_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group33_disable_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group32_disable_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group32_disable_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_1_group32_disable_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group31_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group31_sn_chk_MASK 0x80000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group31_sn_chk_SHFT 31u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group30_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group30_sn_chk_MASK 0x40000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group30_sn_chk_SHFT 30u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group29_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group29_sn_chk_MASK 0x20000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group29_sn_chk_SHFT 29u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group28_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group28_sn_chk_MASK 0x10000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group28_sn_chk_SHFT 28u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group27_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group27_sn_chk_MASK 0x08000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group27_sn_chk_SHFT 27u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group26_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group26_sn_chk_MASK 0x04000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group26_sn_chk_SHFT 26u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group25_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group25_sn_chk_MASK 0x02000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group25_sn_chk_SHFT 25u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group24_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group24_sn_chk_MASK 0x01000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group24_sn_chk_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group23_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group23_sn_chk_MASK 0x00800000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group23_sn_chk_SHFT 23u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group22_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group22_sn_chk_MASK 0x00400000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group22_sn_chk_SHFT 22u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group21_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group21_sn_chk_MASK 0x00200000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group21_sn_chk_SHFT 21u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group20_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group20_sn_chk_MASK 0x00100000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group20_sn_chk_SHFT 20u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group19_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group19_sn_chk_MASK 0x00080000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group19_sn_chk_SHFT 19u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group18_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group18_sn_chk_MASK 0x00040000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group18_sn_chk_SHFT 18u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group17_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group17_sn_chk_MASK 0x00020000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group17_sn_chk_SHFT 17u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group16_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group16_sn_chk_MASK 0x00010000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group16_sn_chk_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group15_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group15_sn_chk_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group15_sn_chk_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group14_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group14_sn_chk_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group14_sn_chk_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group13_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group13_sn_chk_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group13_sn_chk_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group12_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group12_sn_chk_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group12_sn_chk_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group11_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group11_sn_chk_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group11_sn_chk_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group10_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group10_sn_chk_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group10_sn_chk_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group9_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group9_sn_chk_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group9_sn_chk_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group8_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group8_sn_chk_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group8_sn_chk_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group7_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group7_sn_chk_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group7_sn_chk_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group6_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group6_sn_chk_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group6_sn_chk_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group5_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group5_sn_chk_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group5_sn_chk_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group4_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group4_sn_chk_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group4_sn_chk_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group3_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group3_sn_chk_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group3_sn_chk_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group2_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group2_sn_chk_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group2_sn_chk_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group1_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group1_sn_chk_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group1_sn_chk_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group0_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group0_sn_chk_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_group0_sn_chk_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group63_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group63_sn_chk_MASK 0x80000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group63_sn_chk_SHFT 31u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group62_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group62_sn_chk_MASK 0x40000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group62_sn_chk_SHFT 30u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group61_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group61_sn_chk_MASK 0x20000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group61_sn_chk_SHFT 29u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group60_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group60_sn_chk_MASK 0x10000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group60_sn_chk_SHFT 28u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group59_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group59_sn_chk_MASK 0x08000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group59_sn_chk_SHFT 27u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group58_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group58_sn_chk_MASK 0x04000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group58_sn_chk_SHFT 26u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group57_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group57_sn_chk_MASK 0x02000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group57_sn_chk_SHFT 25u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group56_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group56_sn_chk_MASK 0x01000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group56_sn_chk_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group55_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group55_sn_chk_MASK 0x00800000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group55_sn_chk_SHFT 23u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group54_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group54_sn_chk_MASK 0x00400000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group54_sn_chk_SHFT 22u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group53_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group53_sn_chk_MASK 0x00200000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group53_sn_chk_SHFT 21u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group52_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group52_sn_chk_MASK 0x00100000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group52_sn_chk_SHFT 20u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group51_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group51_sn_chk_MASK 0x00080000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group51_sn_chk_SHFT 19u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group50_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group50_sn_chk_MASK 0x00040000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group50_sn_chk_SHFT 18u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group49_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group49_sn_chk_MASK 0x00020000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group49_sn_chk_SHFT 17u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group48_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group48_sn_chk_MASK 0x00010000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group48_sn_chk_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group47_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group47_sn_chk_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group47_sn_chk_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group46_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group46_sn_chk_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group46_sn_chk_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group45_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group45_sn_chk_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group45_sn_chk_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group44_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group44_sn_chk_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group44_sn_chk_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group43_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group43_sn_chk_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group43_sn_chk_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group42_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group42_sn_chk_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group42_sn_chk_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group41_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group41_sn_chk_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group41_sn_chk_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group40_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group40_sn_chk_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group40_sn_chk_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group39_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group39_sn_chk_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group39_sn_chk_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group38_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group38_sn_chk_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group38_sn_chk_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group37_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group37_sn_chk_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group37_sn_chk_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group36_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group36_sn_chk_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group36_sn_chk_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group35_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group35_sn_chk_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group35_sn_chk_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group34_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group34_sn_chk_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group34_sn_chk_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group33_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group33_sn_chk_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group33_sn_chk_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group32_sn_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group32_sn_chk_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_1_group32_sn_chk_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group31_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group31_src_cnt_udf_chk_MASK 0x80000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group31_src_cnt_udf_chk_SHFT 31u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group30_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group30_src_cnt_udf_chk_MASK 0x40000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group30_src_cnt_udf_chk_SHFT 30u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group29_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group29_src_cnt_udf_chk_MASK 0x20000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group29_src_cnt_udf_chk_SHFT 29u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group28_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group28_src_cnt_udf_chk_MASK 0x10000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group28_src_cnt_udf_chk_SHFT 28u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group27_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group27_src_cnt_udf_chk_MASK 0x08000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group27_src_cnt_udf_chk_SHFT 27u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group26_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group26_src_cnt_udf_chk_MASK 0x04000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group26_src_cnt_udf_chk_SHFT 26u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group25_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group25_src_cnt_udf_chk_MASK 0x02000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group25_src_cnt_udf_chk_SHFT 25u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group24_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group24_src_cnt_udf_chk_MASK 0x01000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group24_src_cnt_udf_chk_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group23_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group23_src_cnt_udf_chk_MASK 0x00800000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group23_src_cnt_udf_chk_SHFT 23u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group22_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group22_src_cnt_udf_chk_MASK 0x00400000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group22_src_cnt_udf_chk_SHFT 22u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group21_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group21_src_cnt_udf_chk_MASK 0x00200000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group21_src_cnt_udf_chk_SHFT 21u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group20_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group20_src_cnt_udf_chk_MASK 0x00100000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group20_src_cnt_udf_chk_SHFT 20u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group19_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group19_src_cnt_udf_chk_MASK 0x00080000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group19_src_cnt_udf_chk_SHFT 19u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group18_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group18_src_cnt_udf_chk_MASK 0x00040000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group18_src_cnt_udf_chk_SHFT 18u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group17_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group17_src_cnt_udf_chk_MASK 0x00020000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group17_src_cnt_udf_chk_SHFT 17u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group16_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group16_src_cnt_udf_chk_MASK 0x00010000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group16_src_cnt_udf_chk_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group15_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group15_src_cnt_udf_chk_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group15_src_cnt_udf_chk_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group14_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group14_src_cnt_udf_chk_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group14_src_cnt_udf_chk_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group13_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group13_src_cnt_udf_chk_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group13_src_cnt_udf_chk_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group12_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group12_src_cnt_udf_chk_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group12_src_cnt_udf_chk_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group11_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group11_src_cnt_udf_chk_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group11_src_cnt_udf_chk_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group10_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group10_src_cnt_udf_chk_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group10_src_cnt_udf_chk_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group9_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group9_src_cnt_udf_chk_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group9_src_cnt_udf_chk_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group8_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group8_src_cnt_udf_chk_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group8_src_cnt_udf_chk_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group7_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group7_src_cnt_udf_chk_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group7_src_cnt_udf_chk_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group6_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group6_src_cnt_udf_chk_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group6_src_cnt_udf_chk_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group5_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group5_src_cnt_udf_chk_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group5_src_cnt_udf_chk_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group4_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group4_src_cnt_udf_chk_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group4_src_cnt_udf_chk_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group3_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group3_src_cnt_udf_chk_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group3_src_cnt_udf_chk_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group2_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group2_src_cnt_udf_chk_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group2_src_cnt_udf_chk_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group1_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group1_src_cnt_udf_chk_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group1_src_cnt_udf_chk_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group0_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group0_src_cnt_udf_chk_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group0_src_cnt_udf_chk_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group63_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group63_src_cnt_udf_chk_MASK 0x80000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group63_src_cnt_udf_chk_SHFT 31u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group62_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group62_src_cnt_udf_chk_MASK 0x40000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group62_src_cnt_udf_chk_SHFT 30u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group61_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group61_src_cnt_udf_chk_MASK 0x20000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group61_src_cnt_udf_chk_SHFT 29u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group60_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group60_src_cnt_udf_chk_MASK 0x10000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group60_src_cnt_udf_chk_SHFT 28u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group59_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group59_src_cnt_udf_chk_MASK 0x08000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group59_src_cnt_udf_chk_SHFT 27u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group58_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group58_src_cnt_udf_chk_MASK 0x04000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group58_src_cnt_udf_chk_SHFT 26u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group57_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group57_src_cnt_udf_chk_MASK 0x02000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group57_src_cnt_udf_chk_SHFT 25u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group56_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group56_src_cnt_udf_chk_MASK 0x01000000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group56_src_cnt_udf_chk_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group55_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group55_src_cnt_udf_chk_MASK 0x00800000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group55_src_cnt_udf_chk_SHFT 23u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group54_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group54_src_cnt_udf_chk_MASK 0x00400000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group54_src_cnt_udf_chk_SHFT 22u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group53_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group53_src_cnt_udf_chk_MASK 0x00200000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group53_src_cnt_udf_chk_SHFT 21u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group52_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group52_src_cnt_udf_chk_MASK 0x00100000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group52_src_cnt_udf_chk_SHFT 20u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group51_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group51_src_cnt_udf_chk_MASK 0x00080000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group51_src_cnt_udf_chk_SHFT 19u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group50_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group50_src_cnt_udf_chk_MASK 0x00040000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group50_src_cnt_udf_chk_SHFT 18u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group49_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group49_src_cnt_udf_chk_MASK 0x00020000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group49_src_cnt_udf_chk_SHFT 17u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group48_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group48_src_cnt_udf_chk_MASK 0x00010000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group48_src_cnt_udf_chk_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group47_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group47_src_cnt_udf_chk_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group47_src_cnt_udf_chk_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group46_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group46_src_cnt_udf_chk_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group46_src_cnt_udf_chk_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group45_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group45_src_cnt_udf_chk_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group45_src_cnt_udf_chk_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group44_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group44_src_cnt_udf_chk_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group44_src_cnt_udf_chk_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group43_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group43_src_cnt_udf_chk_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group43_src_cnt_udf_chk_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group42_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group42_src_cnt_udf_chk_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group42_src_cnt_udf_chk_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group41_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group41_src_cnt_udf_chk_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group41_src_cnt_udf_chk_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group40_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group40_src_cnt_udf_chk_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group40_src_cnt_udf_chk_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group39_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group39_src_cnt_udf_chk_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group39_src_cnt_udf_chk_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group38_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group38_src_cnt_udf_chk_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group38_src_cnt_udf_chk_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group37_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group37_src_cnt_udf_chk_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group37_src_cnt_udf_chk_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group36_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group36_src_cnt_udf_chk_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group36_src_cnt_udf_chk_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group35_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group35_src_cnt_udf_chk_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group35_src_cnt_udf_chk_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group34_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group34_src_cnt_udf_chk_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group34_src_cnt_udf_chk_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group33_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group33_src_cnt_udf_chk_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group33_src_cnt_udf_chk_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group32_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group32_src_cnt_udf_chk_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_1_group32_src_cnt_udf_chk_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue3_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue3_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue3_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue2_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue2_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue2_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue1_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue1_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue1_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue0_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue0_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_queue0_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue7_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue7_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue7_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue6_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue6_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue6_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue5_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue5_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue5_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue4_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue4_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_queue4_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue11_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue11_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue11_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue10_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue10_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue10_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue9_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue9_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue9_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue8_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue8_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_queue8_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue15_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue15_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue15_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue14_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue14_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue14_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue13_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue13_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue13_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue12_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue12_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_queue12_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue19_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue19_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue19_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue18_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue18_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue18_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue17_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue17_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue17_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue16_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue16_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_queue16_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue23_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue23_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue23_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue22_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue22_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue22_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue21_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue21_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue21_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue20_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue20_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_queue20_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue27_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue27_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue27_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue26_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue26_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue26_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue25_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue25_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue25_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue24_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue24_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_queue24_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue31_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue31_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue31_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue30_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue30_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue30_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue29_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue29_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue29_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue28_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue28_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_queue28_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue35_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue35_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue35_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue34_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue34_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue34_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue33_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue33_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue33_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue32_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue32_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_queue32_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue39_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue39_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue39_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue38_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue38_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue38_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue37_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue37_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue37_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue36_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue36_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_queue36_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue43_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue43_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue43_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue42_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue42_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue42_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue41_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue41_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue41_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue40_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue40_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_queue40_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue47_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue47_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue47_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue46_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue46_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue46_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue45_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue45_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue45_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue44_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue44_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_queue44_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue51_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue51_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue51_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue50_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue50_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue50_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue49_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue49_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue49_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue48_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue48_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_queue48_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue55_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue55_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue55_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue54_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue54_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue54_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue53_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue53_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue53_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue52_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue52_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_queue52_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue59_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue59_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue59_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue58_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue58_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue58_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue57_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue57_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue57_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue56_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue56_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_queue56_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue63_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue63_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue63_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue62_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue62_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue62_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue61_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue61_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue61_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue60_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue60_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_queue60_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue67_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue67_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue67_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue66_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue66_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue66_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue65_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue65_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue65_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue64_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue64_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_queue64_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue71_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue71_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue71_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue70_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue70_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue70_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue69_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue69_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue69_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue68_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue68_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_queue68_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue75_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue75_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue75_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue74_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue74_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue74_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue73_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue73_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue73_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue72_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue72_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_queue72_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue79_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue79_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue79_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue78_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue78_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue78_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue77_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue77_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue77_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue76_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue76_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_queue76_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue83_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue83_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue83_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue82_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue82_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue82_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue81_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue81_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue81_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue80_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue80_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_queue80_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue87_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue87_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue87_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue86_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue86_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue86_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue85_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue85_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue85_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue84_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue84_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_queue84_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue91_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue91_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue91_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue90_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue90_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue90_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue89_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue89_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue89_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue88_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue88_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_queue88_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue95_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue95_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue95_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue94_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue94_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue94_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue93_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue93_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue93_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue92_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue92_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_queue92_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue99_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue99_mapping_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue99_mapping_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue98_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue98_mapping_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue98_mapping_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue97_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue97_mapping_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue97_mapping_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue96_mapping_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue96_mapping_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_queue96_mapping_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_group0_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_group0_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_group0_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_group0_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_group0_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_group0_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_group1_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_group1_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_group1_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_group1_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_group1_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_group1_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_group2_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_group2_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_group2_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_group2_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_group2_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_group2_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_group3_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_group3_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_group3_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_group3_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_group3_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_group3_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_group4_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_group4_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_group4_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_group4_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_group4_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_group4_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_group5_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_group5_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_group5_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_group5_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_group5_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_group5_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_group6_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_group6_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_group6_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_group6_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_group6_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_group6_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_group7_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_group7_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_group7_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_group7_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_group7_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_group7_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_group8_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_group8_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_group8_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_group8_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_group8_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_group8_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_group9_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_group9_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_group9_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_group9_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_group9_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_group9_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_group10_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_group10_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_group10_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_group10_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_group10_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_group10_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_group11_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_group11_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_group11_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_group11_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_group11_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_group11_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_group12_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_group12_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_group12_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_group12_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_group12_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_group12_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_group13_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_group13_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_group13_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_group13_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_group13_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_group13_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_group14_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_group14_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_group14_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_group14_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_group14_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_group14_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_group15_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_group15_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_group15_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_group15_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_group15_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_group15_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_group16_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_group16_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_group16_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_group16_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_group16_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_CONTROL_group16_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_group17_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_group17_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_group17_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_group17_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_group17_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_CONTROL_group17_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_group18_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_group18_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_group18_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_group18_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_group18_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_CONTROL_group18_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_group19_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_group19_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_group19_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_group19_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_group19_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_CONTROL_group19_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_group20_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_group20_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_group20_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_group20_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_group20_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_CONTROL_group20_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_group21_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_group21_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_group21_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_group21_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_group21_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_CONTROL_group21_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_group22_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_group22_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_group22_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_group22_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_group22_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_CONTROL_group22_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_group23_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_group23_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_group23_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_group23_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_group23_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_CONTROL_group23_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_group24_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_group24_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_group24_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_group24_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_group24_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_CONTROL_group24_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_group25_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_group25_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_group25_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_group25_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_group25_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_CONTROL_group25_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_group26_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_group26_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_group26_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_group26_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_group26_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_CONTROL_group26_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_group27_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_group27_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_group27_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_group27_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_group27_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_CONTROL_group27_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_group28_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_group28_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_group28_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_group28_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_group28_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_CONTROL_group28_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_group29_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_group29_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_group29_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_group29_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_group29_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_CONTROL_group29_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_group30_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_group30_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_group30_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_group30_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_group30_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_CONTROL_group30_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_group31_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_group31_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_group31_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_group31_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_group31_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_CONTROL_group31_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_group32_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_group32_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_group32_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_group32_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_group32_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_CONTROL_group32_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_group33_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_group33_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_group33_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_group33_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_group33_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_CONTROL_group33_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_group34_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_group34_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_group34_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_group34_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_group34_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_CONTROL_group34_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_group35_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_group35_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_group35_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_group35_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_group35_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_CONTROL_group35_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_group36_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_group36_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_group36_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_group36_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_group36_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_CONTROL_group36_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_group37_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_group37_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_group37_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_group37_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_group37_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_CONTROL_group37_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_group38_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_group38_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_group38_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_group38_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_group38_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_CONTROL_group38_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_group39_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_group39_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_group39_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_group39_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_group39_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_CONTROL_group39_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_group40_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_group40_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_group40_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_group40_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_group40_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_CONTROL_group40_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_group41_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_group41_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_group41_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_group41_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_group41_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_CONTROL_group41_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_group42_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_group42_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_group42_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_group42_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_group42_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_CONTROL_group42_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_group43_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_group43_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_group43_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_group43_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_group43_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_CONTROL_group43_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_group44_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_group44_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_group44_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_group44_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_group44_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_CONTROL_group44_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_group45_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_group45_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_group45_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_group45_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_group45_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_CONTROL_group45_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_group46_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_group46_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_group46_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_group46_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_group46_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_CONTROL_group46_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_group47_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_group47_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_group47_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_group47_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_group47_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_CONTROL_group47_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_group48_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_group48_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_group48_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_group48_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_group48_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_CONTROL_group48_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_group49_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_group49_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_group49_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_group49_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_group49_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_CONTROL_group49_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_group50_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_group50_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_group50_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_group50_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_group50_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_CONTROL_group50_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_group51_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_group51_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_group51_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_group51_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_group51_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_CONTROL_group51_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_group52_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_group52_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_group52_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_group52_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_group52_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_CONTROL_group52_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_group53_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_group53_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_group53_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_group53_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_group53_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_CONTROL_group53_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_group54_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_group54_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_group54_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_group54_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_group54_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_CONTROL_group54_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_group55_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_group55_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_group55_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_group55_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_group55_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_CONTROL_group55_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_group56_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_group56_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_group56_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_group56_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_group56_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_CONTROL_group56_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_group57_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_group57_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_group57_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_group57_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_group57_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_CONTROL_group57_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_group58_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_group58_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_group58_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_group58_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_group58_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_CONTROL_group58_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_group59_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_group59_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_group59_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_group59_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_group59_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_CONTROL_group59_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_group60_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_group60_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_group60_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_group60_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_group60_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_CONTROL_group60_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_group61_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_group61_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_group61_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_group61_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_group61_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_CONTROL_group61_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_group62_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_group62_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_group62_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_group62_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_group62_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_CONTROL_group62_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_group63_max_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_group63_max_quota_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_group63_max_quota_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_group63_min_quota_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_group63_min_quota_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_CONTROL_group63_min_quota_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_group0_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_group0_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_group0_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_group1_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_group1_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_group1_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_group2_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_group2_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_group2_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_group3_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_group3_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_group3_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_group4_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_group4_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_group4_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_group5_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_group5_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_group5_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_group6_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_group6_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_group6_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_group7_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_group7_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_group7_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_group8_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_group8_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_group8_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_group9_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_group9_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_group9_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_group10_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_group10_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_group10_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_group11_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_group11_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_group11_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_group12_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_group12_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_group12_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_group13_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_group13_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_group13_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_group14_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_group14_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_group14_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_group15_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_group15_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_group15_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_SRC_CNT_group16_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP16_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_SRC_CNT_group16_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_SRC_CNT_group16_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_SRC_CNT_group17_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP17_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_SRC_CNT_group17_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_SRC_CNT_group17_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_SRC_CNT_group18_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP18_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_SRC_CNT_group18_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_SRC_CNT_group18_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_SRC_CNT_group19_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP19_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_SRC_CNT_group19_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_SRC_CNT_group19_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_SRC_CNT_group20_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP20_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_SRC_CNT_group20_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_SRC_CNT_group20_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_SRC_CNT_group21_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP21_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_SRC_CNT_group21_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_SRC_CNT_group21_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_SRC_CNT_group22_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP22_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_SRC_CNT_group22_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_SRC_CNT_group22_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_SRC_CNT_group23_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP23_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_SRC_CNT_group23_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_SRC_CNT_group23_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_SRC_CNT_group24_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP24_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_SRC_CNT_group24_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_SRC_CNT_group24_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_SRC_CNT_group25_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP25_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_SRC_CNT_group25_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_SRC_CNT_group25_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_SRC_CNT_group26_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP26_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_SRC_CNT_group26_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_SRC_CNT_group26_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_SRC_CNT_group27_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP27_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_SRC_CNT_group27_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_SRC_CNT_group27_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_SRC_CNT_group28_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP28_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_SRC_CNT_group28_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_SRC_CNT_group28_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_SRC_CNT_group29_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP29_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_SRC_CNT_group29_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_SRC_CNT_group29_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_SRC_CNT_group30_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP30_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_SRC_CNT_group30_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_SRC_CNT_group30_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_SRC_CNT_group31_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP31_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_SRC_CNT_group31_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_SRC_CNT_group31_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_SRC_CNT_group32_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP32_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_SRC_CNT_group32_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_SRC_CNT_group32_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_SRC_CNT_group33_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP33_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_SRC_CNT_group33_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_SRC_CNT_group33_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_SRC_CNT_group34_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP34_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_SRC_CNT_group34_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_SRC_CNT_group34_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_SRC_CNT_group35_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP35_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_SRC_CNT_group35_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_SRC_CNT_group35_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_SRC_CNT_group36_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP36_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_SRC_CNT_group36_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_SRC_CNT_group36_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_SRC_CNT_group37_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP37_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_SRC_CNT_group37_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_SRC_CNT_group37_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_SRC_CNT_group38_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP38_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_SRC_CNT_group38_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_SRC_CNT_group38_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_SRC_CNT_group39_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP39_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_SRC_CNT_group39_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_SRC_CNT_group39_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_SRC_CNT_group40_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP40_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_SRC_CNT_group40_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_SRC_CNT_group40_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_SRC_CNT_group41_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP41_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_SRC_CNT_group41_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_SRC_CNT_group41_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_SRC_CNT_group42_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP42_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_SRC_CNT_group42_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_SRC_CNT_group42_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_SRC_CNT_group43_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP43_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_SRC_CNT_group43_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_SRC_CNT_group43_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_SRC_CNT_group44_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP44_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_SRC_CNT_group44_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_SRC_CNT_group44_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_SRC_CNT_group45_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP45_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_SRC_CNT_group45_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_SRC_CNT_group45_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_SRC_CNT_group46_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP46_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_SRC_CNT_group46_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_SRC_CNT_group46_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_SRC_CNT_group47_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP47_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_SRC_CNT_group47_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_SRC_CNT_group47_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_SRC_CNT_group48_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP48_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_SRC_CNT_group48_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_SRC_CNT_group48_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_SRC_CNT_group49_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP49_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_SRC_CNT_group49_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_SRC_CNT_group49_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_SRC_CNT_group50_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP50_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_SRC_CNT_group50_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_SRC_CNT_group50_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_SRC_CNT_group51_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP51_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_SRC_CNT_group51_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_SRC_CNT_group51_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_SRC_CNT_group52_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP52_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_SRC_CNT_group52_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_SRC_CNT_group52_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_SRC_CNT_group53_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP53_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_SRC_CNT_group53_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_SRC_CNT_group53_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_SRC_CNT_group54_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP54_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_SRC_CNT_group54_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_SRC_CNT_group54_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_SRC_CNT_group55_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP55_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_SRC_CNT_group55_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_SRC_CNT_group55_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_SRC_CNT_group56_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP56_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_SRC_CNT_group56_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_SRC_CNT_group56_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_SRC_CNT_group57_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP57_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_SRC_CNT_group57_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_SRC_CNT_group57_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_SRC_CNT_group58_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP58_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_SRC_CNT_group58_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_SRC_CNT_group58_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_SRC_CNT_group59_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP59_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_SRC_CNT_group59_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_SRC_CNT_group59_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_SRC_CNT_group60_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP60_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_SRC_CNT_group60_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_SRC_CNT_group60_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_SRC_CNT_group61_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP61_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_SRC_CNT_group61_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_SRC_CNT_group61_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_SRC_CNT_group62_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP62_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_SRC_CNT_group62_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_SRC_CNT_group62_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_SRC_CNT_group63_src_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP63_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_SRC_CNT_group63_src_cnt_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_SRC_CNT_group63_src_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_group0_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_group0_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_group0_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_group1_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_group1_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_group1_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_group2_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_group2_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_group2_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_group3_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_group3_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_group3_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_group4_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_group4_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_group4_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_group5_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_group5_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_group5_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_group6_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_group6_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_group6_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_group7_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_group7_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_group7_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_group8_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_group8_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_group8_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_group9_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_group9_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_group9_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_group10_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_group10_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_group10_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_group11_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_group11_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_group11_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_group12_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_group12_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_group12_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_group13_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_group13_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_group13_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_group14_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_group14_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_group14_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_group15_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_group15_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_group15_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_ACK_CNT_group16_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP16_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_ACK_CNT_group16_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP16_ACK_CNT_group16_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_ACK_CNT_group17_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP17_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_ACK_CNT_group17_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP17_ACK_CNT_group17_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_ACK_CNT_group18_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP18_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_ACK_CNT_group18_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP18_ACK_CNT_group18_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_ACK_CNT_group19_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP19_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_ACK_CNT_group19_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP19_ACK_CNT_group19_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_ACK_CNT_group20_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP20_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_ACK_CNT_group20_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP20_ACK_CNT_group20_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_ACK_CNT_group21_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP21_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_ACK_CNT_group21_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP21_ACK_CNT_group21_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_ACK_CNT_group22_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP22_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_ACK_CNT_group22_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP22_ACK_CNT_group22_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_ACK_CNT_group23_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP23_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_ACK_CNT_group23_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP23_ACK_CNT_group23_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_ACK_CNT_group24_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP24_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_ACK_CNT_group24_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP24_ACK_CNT_group24_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_ACK_CNT_group25_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP25_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_ACK_CNT_group25_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP25_ACK_CNT_group25_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_ACK_CNT_group26_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP26_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_ACK_CNT_group26_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP26_ACK_CNT_group26_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_ACK_CNT_group27_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP27_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_ACK_CNT_group27_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP27_ACK_CNT_group27_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_ACK_CNT_group28_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP28_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_ACK_CNT_group28_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP28_ACK_CNT_group28_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_ACK_CNT_group29_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP29_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_ACK_CNT_group29_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP29_ACK_CNT_group29_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_ACK_CNT_group30_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP30_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_ACK_CNT_group30_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP30_ACK_CNT_group30_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_ACK_CNT_group31_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP31_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_ACK_CNT_group31_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP31_ACK_CNT_group31_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_ACK_CNT_group32_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP32_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_ACK_CNT_group32_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP32_ACK_CNT_group32_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_ACK_CNT_group33_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP33_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_ACK_CNT_group33_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP33_ACK_CNT_group33_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_ACK_CNT_group34_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP34_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_ACK_CNT_group34_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP34_ACK_CNT_group34_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_ACK_CNT_group35_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP35_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_ACK_CNT_group35_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP35_ACK_CNT_group35_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_ACK_CNT_group36_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP36_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_ACK_CNT_group36_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP36_ACK_CNT_group36_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_ACK_CNT_group37_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP37_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_ACK_CNT_group37_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP37_ACK_CNT_group37_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_ACK_CNT_group38_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP38_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_ACK_CNT_group38_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP38_ACK_CNT_group38_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_ACK_CNT_group39_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP39_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_ACK_CNT_group39_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP39_ACK_CNT_group39_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_ACK_CNT_group40_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP40_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_ACK_CNT_group40_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP40_ACK_CNT_group40_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_ACK_CNT_group41_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP41_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_ACK_CNT_group41_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP41_ACK_CNT_group41_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_ACK_CNT_group42_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP42_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_ACK_CNT_group42_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP42_ACK_CNT_group42_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_ACK_CNT_group43_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP43_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_ACK_CNT_group43_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP43_ACK_CNT_group43_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_ACK_CNT_group44_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP44_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_ACK_CNT_group44_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP44_ACK_CNT_group44_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_ACK_CNT_group45_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP45_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_ACK_CNT_group45_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP45_ACK_CNT_group45_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_ACK_CNT_group46_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP46_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_ACK_CNT_group46_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP46_ACK_CNT_group46_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_ACK_CNT_group47_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP47_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_ACK_CNT_group47_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP47_ACK_CNT_group47_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_ACK_CNT_group48_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP48_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_ACK_CNT_group48_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP48_ACK_CNT_group48_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_ACK_CNT_group49_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP49_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_ACK_CNT_group49_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP49_ACK_CNT_group49_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_ACK_CNT_group50_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP50_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_ACK_CNT_group50_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP50_ACK_CNT_group50_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_ACK_CNT_group51_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP51_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_ACK_CNT_group51_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP51_ACK_CNT_group51_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_ACK_CNT_group52_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP52_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_ACK_CNT_group52_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP52_ACK_CNT_group52_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_ACK_CNT_group53_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP53_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_ACK_CNT_group53_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP53_ACK_CNT_group53_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_ACK_CNT_group54_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP54_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_ACK_CNT_group54_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP54_ACK_CNT_group54_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_ACK_CNT_group55_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP55_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_ACK_CNT_group55_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP55_ACK_CNT_group55_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_ACK_CNT_group56_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP56_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_ACK_CNT_group56_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP56_ACK_CNT_group56_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_ACK_CNT_group57_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP57_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_ACK_CNT_group57_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP57_ACK_CNT_group57_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_ACK_CNT_group58_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP58_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_ACK_CNT_group58_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP58_ACK_CNT_group58_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_ACK_CNT_group59_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP59_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_ACK_CNT_group59_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP59_ACK_CNT_group59_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_ACK_CNT_group60_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP60_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_ACK_CNT_group60_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP60_ACK_CNT_group60_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_ACK_CNT_group61_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP61_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_ACK_CNT_group61_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP61_ACK_CNT_group61_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_ACK_CNT_group62_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP62_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_ACK_CNT_group62_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP62_ACK_CNT_group62_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_ACK_CNT_group63_ack_cnt_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP63_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_ACK_CNT_group63_ack_cnt_MASK 0x00FFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP63_ACK_CNT_group63_ack_cnt_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_group_valid_0_31_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_group_valid_0_31_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_group_valid_0_31_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_32_63_group_valid_32_63_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_32_63_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_32_63_group_valid_32_63_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_32_63_group_valid_32_63_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_dmashdl_irq_b_ADDR WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_dmashdl_irq_b_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_dmashdl_irq_b_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_dbg_ctrl_info_0_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_dbg_ctrl_info_0_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_dbg_ctrl_info_0_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_dbg_ctrl_info_1_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_dbg_ctrl_info_1_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_dbg_ctrl_info_1_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_dbg_ctrl_info_2_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_dbg_ctrl_info_2_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_dbg_ctrl_info_2_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_dbg_ctrl_info_3_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_dbg_ctrl_info_3_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_dbg_ctrl_info_3_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_dbg_ctrl_info_4_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_dbg_ctrl_info_4_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_dbg_ctrl_info_4_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_dbg_ctrl_info_5_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_dbg_ctrl_info_5_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_dbg_ctrl_info_5_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_dbg_ctrl_info_6_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_dbg_ctrl_info_6_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_dbg_ctrl_info_6_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_dbg_ctrl_info_7_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_dbg_ctrl_info_7_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_dbg_ctrl_info_7_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __WF_HIF_DMASHDL_LITE_TOP_REGS_H__
