// Seed: 2292398720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_4 = 0;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd30,
    parameter id_9 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire _id_9;
  output wor id_8;
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_1,
      id_2,
      id_2,
      id_6,
      id_6
  );
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_4 : id_9] id_12;
  logic id_13, id_14;
  assign id_8 = id_2 !== -1'h0;
  logic id_15 = 1'b0;
  wire  id_16;
  logic id_17;
endmodule
