The following files were generated for 'xilinx_gth_16b_5g_cpll' in directory
/cactus/tags/mp7/firmware/mp7fw_v1_4_0/cactusupgrades/projects/calol2/egamma_top/work/ipcore_dir/

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * xilinx_gth_16b_5g_cpll.xco

Associated Files Generator:
   Please see the core data sheet.

   * xilinx_gth_16b_5g_cpll/doc/gtwizard_v2_6_vinfo.html
   * xilinx_gth_16b_5g_cpll/doc/ug769_gtwizard.pdf
   * xilinx_gth_16b_5g_cpll/example_design/chipscope_icon.ngc
   * xilinx_gth_16b_5g_cpll/example_design/chipscope_ila.ngc
   * xilinx_gth_16b_5g_cpll/example_design/chipscope_vio.ngc
   * xilinx_gth_16b_5g_cpll/example_design/data_vio.ngc
   * xilinx_gth_16b_5g_cpll/example_design/gtz_icon.ngc
   * xilinx_gth_16b_5g_cpll/example_design/gtz_ila.ngc
   * xilinx_gth_16b_5g_cpll/example_design/gtz_vio.ngc
   * xilinx_gth_16b_5g_cpll/example_design/icon.ngc
   * xilinx_gth_16b_5g_cpll/example_design/ila.ngc
   * xilinx_gth_16b_5g_cpll/gtwizard_v2_6_readme.txt
   * xilinx_gth_16b_5g_cpll/implement/v7ht.tcl
   * xilinx_gth_16b_5g_cpll/src/gtwizard_v2_6_beachfront.v

Generate EJava outputs:
   Please see the core data sheet.

   * xilinx_gth_16b_5g_cpll/example_design/gt_rom_init_rx.dat
   * xilinx_gth_16b_5g_cpll/example_design/gt_rom_init_tx.dat
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_exdes.ucf
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_exdes.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_exdes.vhd
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_exdes.xcf
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_exdes.xdc
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_exdes_synplify.sdc
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_gt_frame_check.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_gt_frame_check.vhd
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_gt_frame_gen.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_gt_frame_gen.vhd
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_gt_usrclk_source.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_gt_usrclk_source.vhd
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_init.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_init.vhd
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_recclk_monitor.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_recclk_monitor.vhd
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_rx_startup_fsm.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_rx_startup_fsm.vhd
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_sync_block.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_sync_block.vhd
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_tx_startup_fsm.v
   * xilinx_gth_16b_5g_cpll/example_design/xilinx_gth_16b_5g_cpll_tx_startup_fsm.vhd
   * xilinx_gth_16b_5g_cpll/implement/chipscope_project.cpj
   * xilinx_gth_16b_5g_cpll/implement/implement.bat
   * xilinx_gth_16b_5g_cpll/implement/implement.sh
   * xilinx_gth_16b_5g_cpll/implement/implement_synplify.bat
   * xilinx_gth_16b_5g_cpll/implement/implement_synplify.sh
   * xilinx_gth_16b_5g_cpll/implement/synplify.prj
   * xilinx_gth_16b_5g_cpll/implement/xst.prj
   * xilinx_gth_16b_5g_cpll/implement/xst.scr
   * xilinx_gth_16b_5g_cpll/simulation/functional/gt_rom_init_rx.dat
   * xilinx_gth_16b_5g_cpll/simulation/functional/gt_rom_init_tx.dat
   * xilinx_gth_16b_5g_cpll/simulation/functional/simulate_mti.bat
   * xilinx_gth_16b_5g_cpll/simulation/functional/simulate_mti.do
   * xilinx_gth_16b_5g_cpll/simulation/functional/simulate_mti.sh
   * xilinx_gth_16b_5g_cpll/simulation/functional/simulate_ncsim.bat
   * xilinx_gth_16b_5g_cpll/simulation/functional/simulate_ncsim.sh
   * xilinx_gth_16b_5g_cpll/simulation/functional/simulate_vcs.sh
   * xilinx_gth_16b_5g_cpll/simulation/functional/simulate_xsim.bat
   * xilinx_gth_16b_5g_cpll/simulation/functional/simulate_xsim.sh
   * xilinx_gth_16b_5g_cpll/simulation/functional/ucli_commands.key
   * xilinx_gth_16b_5g_cpll/simulation/functional/vcs_session.tcl
   * xilinx_gth_16b_5g_cpll/simulation/functional/wave_mti.do
   * xilinx_gth_16b_5g_cpll/simulation/functional/wave_ncsim.sv
   * xilinx_gth_16b_5g_cpll/simulation/functional/wave_xsim.tcl
   * xilinx_gth_16b_5g_cpll/simulation/sim_reset_gt_model.vhd
   * xilinx_gth_16b_5g_cpll/simulation/timing/simulate_mti.bat
   * xilinx_gth_16b_5g_cpll/simulation/timing/simulate_mti.do
   * xilinx_gth_16b_5g_cpll/simulation/timing/simulate_mti.sh
   * xilinx_gth_16b_5g_cpll/simulation/xilinx_gth_16b_5g_cpll_config_gtmodel.vhd
   * xilinx_gth_16b_5g_cpll/simulation/xilinx_gth_16b_5g_cpll_tb.v
   * xilinx_gth_16b_5g_cpll/simulation/xilinx_gth_16b_5g_cpll_tb.vhd
   * xilinx_gth_16b_5g_cpll/simulation/xilinx_gth_16b_5g_cpll_tb_imp.v
   * xilinx_gth_16b_5g_cpll/simulation/xilinx_gth_16b_5g_cpll_tb_imp.vhd
   * xilinx_gth_16b_5g_cpll/xilinx_gth_16b_5g_cpll.pf
   * xilinx_gth_16b_5g_cpll.v
   * xilinx_gth_16b_5g_cpll.veo
   * xilinx_gth_16b_5g_cpll.vhd
   * xilinx_gth_16b_5g_cpll.vho
   * xilinx_gth_16b_5g_cpll.xdc
   * xilinx_gth_16b_5g_cpll_gt.v
   * xilinx_gth_16b_5g_cpll_gt.vhd
   * xilinx_gth_16b_5g_cpll_xmdf.tcl

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * _xmsgs/pn_parser.xmsgs
   * xilinx_gth_16b_5g_cpll.gise
   * xilinx_gth_16b_5g_cpll.xise

Deliver Readme:
   Readme file for the IP.

   * xilinx_gth_16b_5g_cpll_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * xilinx_gth_16b_5g_cpll_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

