<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 9. ISCA 1982</title><link href="http://dblp1.uni-trier.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without errors. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp1.uni-trier.de/db/"><img alt="dblp computer science bibliography" src="http://dblp1.uni-trier.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp1.uni-trier.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp1.uni-trier.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca1982">9. ISCA 1982:
Austin, TX, USA</h1>
<p>Listing of the <a href="http://dblp1.uni-trier.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp1.uni-trier.de/faq/">FAQ</a><br />Other views: <a href="http://dblp1.uni-trier.de/db/ht/conf/isca/isca1982">modern</a><br />Other mirrors: <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca1982">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca1982">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp1.uni-trier.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
<li id="PattersonP82"><a href="http://dblp1.uni-trier.de/pers/hc/p/Patterson:David_A=">David A. Patterson</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Piepho:Richard_S=">Richard S. Piepho</a>:<br /><b>RISC assessment: A high-level language experiment.</b> 3-8<br /><small><a href="http://doi.acm.org/10.1145/800048.801708"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/PattersonP82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/PattersonP82.xml">XML</a></small></small></li>
<li id="ClarkL82"><a href="http://dblp1.uni-trier.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>Measurement and analysis of instruction use in the VAX-11/780.</b> 9-17<br /><small><a href="http://doi.acm.org/10.1145/800048.801709"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/ClarkL82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/ClarkL82.xml">XML</a></small></small></li>
<li id="KaviBBDN82"><a href="http://dblp1.uni-trier.de/pers/hc/k/Kavi:Krishna_M=">Krishna M. Kavi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Belkhouche:Boumediene">Boumediene Belkhouche</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Bullard:Evelyn">Evelyn Bullard</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Delcambre:Lois_M=_L=">Lois M. L. Delcambre</a>, <a href="http://dblp1.uni-trier.de/pers/hc/n/Nemecek:Stephen_M=">Stephen M. Nemecek</a>:<br /><b>HLL architectures: Pitfalls and predilections.</b> 18-23<br /><small><a href="http://doi.acm.org/10.1145/800048.801710"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/KaviBBDN82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/KaviBBDN82.xml">XML</a></small></small></li>
<li id="GottliebGKMRS82"><a href="http://dblp1.uni-trier.de/pers/hc/g/Gottlieb:Allan">Allan Gottlieb</a>, <a href="http://dblp1.uni-trier.de/pers/hc/g/Grishman:Ralph">Ralph Grishman</a>, <a href="http://dblp1.uni-trier.de/pers/hc/k/Kruskal:Clyde_P=">Clyde P. Kruskal</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/McAuliffe:Kevin_P=">Kevin P. McAuliffe</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Rudolph:Larry">Larry Rudolph</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Snir:Marc">Marc Snir</a>:<br /><b>The NYU Ultracomputer-designing a MIMD, shared-memory parallel machine (Extended Abstract).</b> 27-42<br /><small><a href="http://doi.acm.org/10.1145/800048.801711"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/GottliebGKMRS82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/GottliebGKMRS82.xml">XML</a></small></small></li>
<li id="ChuF82"><a href="http://dblp1.uni-trier.de/pers/hc/c/Chu:King=Hang">King-Hang Chu</a>, <a href="http://dblp1.uni-trier.de/pers/hc/f/Fu:King=Sun">King-Sun Fu</a>:<br /><b>VLSI architectures for high speed recognition of context-free languages and finite-state languages.</b> 43-49<br /><small><a href="http://doi.acm.org/10.1145/800048.801712"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/ChuF82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/ChuF82.xml">XML</a></small></small></li>
<li id="FranklinW82"><a href="http://dblp1.uni-trier.de/pers/hc/f/Franklin:Mark_A=">Mark A. Franklin</a>, <a href="http://dblp1.uni-trier.de/pers/hc/w/Wann:Donald_F=">Donald F. Wann</a>:<br /><b>Asynchronous and clocked control structures for VLSI based interconnection networks.</b> 50-59<br /><small><a href="http://doi.acm.org/10.1145/800048.801713"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/FranklinW82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/FranklinW82.xml">XML</a></small></small></li>
<li id="McMillenS82"><a href="http://dblp1.uni-trier.de/pers/hc/m/McMillen:Robert_J=">Robert J. McMillen</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Siegel:Howard_Jay">Howard Jay Siegel</a>:<br /><b>Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator network.</b> 63-72<br /><small><a href="http://doi.acm.org/10.1145/800048.801714"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/McMillenS82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/McMillenS82.xml">XML</a></small></small></li>
<li id="ParkerR82"><a href="http://dblp1.uni-trier.de/pers/hc/p/Parker_Jr=:Douglas_Stott">Douglas Stott Parker Jr.</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Raghavendra:C=_S=">C. S. Raghavendra</a>:<br /><b>The Gamma network: A multiprocessor interconnection network with redundant paths.</b> 73-80<br /><small><a href="http://doi.acm.org/10.1145/800048.801715"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/ParkerR82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/ParkerR82.xml">XML</a></small></small></li>
<li id="JeneveinB82"><a href="http://dblp1.uni-trier.de/pers/hc/j/Jenevein:Roy_M=">Roy M. Jenevein</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Browne:James_C=">James C. Browne</a>:<br /><b>A control processor for a reconfigurable array computer.</b> 81-89<br /><small><a href="http://doi.acm.org/10.1145/800048.801716"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/JeneveinB82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/JeneveinB82.xml">XML</a></small></small></li>
<li id="BhuyanA82"><a href="http://dblp1.uni-trier.de/pers/hc/b/Bhuyan:Laxmi_N=">Laxmi N. Bhuyan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/a/Agrawal:Dharma_P=">Dharma P. Agrawal</a>:<br /><b>A general class of processor interconnection strategies.</b> 90-98<br /><small><a href="http://doi.acm.org/10.1145/800048.801717"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/BhuyanA82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/BhuyanA82.xml">XML</a></small></small></li>
<li id="Burkowski82"><a href="http://dblp1.uni-trier.de/pers/hc/b/Burkowski:Forbes_J=">Forbes J. Burkowski</a>:<br /><b>Instruction set design issues relating to a static dataflow computer.</b> 101-111<br /><small><a href="http://doi.acm.org/10.1145/800048.801718"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Burkowski82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Burkowski82.xml">XML</a></small></small></li>
<li id="Smith82"><a href="http://dblp1.uni-trier.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Decoupled access/execute computer architectures.</b> 112-119<br /><small><a href="http://doi.acm.org/10.1145/800048.801719"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Smith82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Smith82.xml">XML</a></small></small></li>
<li id="CaluwaertsDP82"><a href="http://dblp1.uni-trier.de/pers/hc/c/Caluwaerts:L=_J=">L. J. Caluwaerts</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Debacker:J=">J. Debacker</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Peperstraete:J=_A=">J. A. Peperstraete</a>:<br /><b>A data flow architecture with a paged memory system.</b> 120-127<br /><small><a href="http://doi.acm.org/10.1145/800048.801720"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/CaluwaertsDP82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/CaluwaertsDP82.xml">XML</a></small></small></li>
<li id="RauGP82"><a href="http://dblp1.uni-trier.de/pers/hc/r/Rau:B=_Ramakrishna">B. Ramakrishna Rau</a>, <a href="http://dblp1.uni-trier.de/pers/hc/g/Glaeser:Christopher_D=">Christopher D. Glaeser</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Picard:Raymond_L=">Raymond L. Picard</a>:<br /><b>Efficient code generation for horizontal architectures: Compiler techniques and architectural support.</b> 131-139<br /><small><a href="http://doi.acm.org/10.1145/800048.801721"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/RauGP82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/RauGP82.xml">XML</a></small></small></li>
<li id="Barton82"><a href="http://dblp1.uni-trier.de/pers/hc/b/Barton:Gene_C=">Gene C. Barton</a>:<br /><b>Sentry: A novel hardware implementation of classic operating system mechanisms.</b> 140-147<br /><small><a href="http://doi.acm.org/10.1145/800048.801722"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Barton82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Barton82.xml">XML</a></small></small></li>
<li id="AbramoviciLM82"><a href="http://dblp1.uni-trier.de/pers/hc/a/Abramovici:Miron">Miron Abramovici</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Levendel:Ytzhak_H=">Ytzhak H. Levendel</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Menon:Premachandran_R=">Premachandran R. Menon</a>:<br /><b>A logic simulation machine.</b> 148-157<br /><small><a href="http://doi.acm.org/10.1145/800048.801723"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/AbramoviciLM82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/AbramoviciLM82.xml">XML</a></small></small></li>
<li id="DasguptaO82"><a href="http://dblp1.uni-trier.de/pers/hc/d/Dasgupta:Subrata">Subrata Dasgupta</a>, <a href="http://dblp1.uni-trier.de/pers/hc/o/Olafsson:Marius">Marius Olafsson</a>:<br /><b>Towards a family of languages for the design and implementation of machine architectures.</b> 158-167<br /><small><a href="http://doi.acm.org/10.1145/800048.801724"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/DasguptaO82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/DasguptaO82.xml">XML</a></small></small></li>
<li id="LinW82"><a href="http://dblp1.uni-trier.de/pers/hc/l/Lin:Woei">Woei Lin</a>, <a href="http://dblp1.uni-trier.de/pers/hc/w/Wu:Chuan=lin">Chuan-lin Wu</a>:<br /><b>Design of a 2 &#215; 2 fault-tolerant switching element.</b> 181-189<br /><small><a href="http://doi.acm.org/10.1145/800048.801726"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/LinW82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/LinW82.xml">XML</a></small></small></li>
<li id="FussellV82"><a href="http://dblp1.uni-trier.de/pers/hc/f/Fussell:Donald_S=">Donald S. Fussell</a>, <a href="http://dblp1.uni-trier.de/pers/hc/v/Varman:Peter_J=">Peter J. Varman</a>:<br /><b>Fault-tolerant wafer-scale architectures for VLSI.</b> 190-198<br /><small><a href="http://doi.acm.org/10.1145/800048.801727"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/FussellV82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/FussellV82.xml">XML</a></small></small></li>
<li id="Pramanik82"><a href="http://dblp1.uni-trier.de/pers/hc/p/Pramanik:Sakti">Sakti Pramanik</a>:<br /><b>Database filters.</b> 201-210<br /><small><a href="http://doi.acm.org/10.1145/800048.801728"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Pramanik82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Pramanik82.xml">XML</a></small></small></li>
<li id="TokoroT82"><a href="http://dblp1.uni-trier.de/pers/hc/t/Tokoro:Mario">Mario Tokoro</a>, <a href="http://dblp1.uni-trier.de/pers/hc/t/Takizuka:Takashi">Takashi Takizuka</a>:<br /><b>On the semantic structure of information - A proposal of the abstract storage architecture.</b> 211-217<br /><small><a href="http://doi.acm.org/10.1145/800048.801729"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/TokoroT82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/TokoroT82.xml">XML</a></small></small></li>
<li id="DohiSM82"><a href="http://dblp1.uni-trier.de/pers/hc/d/Dohi:Yasunori">Yasunori Dohi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Suzuki:Akira">Akira Suzuki</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Matsui:Noriyuki">Noriyuki Matsui</a>:<br /><b>Hardware sorter and its application to data base machine.</b> 218-225<br /><small><a href="http://doi.acm.org/10.1145/800048.801730"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/DohiSM82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/DohiSM82.xml">XML</a></small></small></li>
<li id="TreleavenH82"><a href="http://dblp1.uni-trier.de/pers/hc/t/Treleaven:Philip_C=">Philip C. Treleaven</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hopkins:Richard_P=">Richard P. Hopkins</a>:<br /><b>A recursive computer architecture for VLSI.</b> 229-238<br /><small><a href="http://doi.acm.org/10.1145/800048.801731"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/TreleavenH82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/TreleavenH82.xml">XML</a></small></small></li>
<li id="CastanO82"><a href="http://dblp1.uni-trier.de/pers/hc/c/Castan:M=">M. Castan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/o/Organick:Elliott_I=">Elliott I. Organick</a>:<br /><b>&#181;3L: An HLL-RISC processor for parallel execution of FP-language programs.</b> 239-247<br /><small><a href="http://doi.acm.org/10.1145/800048.801732"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/CastanO82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/CastanO82.xml">XML</a></small></small></li>
<li id="Hommes82"><a href="http://dblp1.uni-trier.de/pers/hc/h/Hommes:Ferdinand">Ferdinand Hommes</a>:<br /><b>The heap/substitution concept - an implementation of functional operations on data structures for a reduction machine.</b> 248-256<br /><small><a href="http://doi.acm.org/10.1145/800048.801733"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Hommes82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Hommes82.xml">XML</a></small></small></li>
<li id="Reynolds82"><a href="http://dblp1.uni-trier.de/pers/hc/r/Reynolds_Jr=:Paul_F=">Paul F. Reynolds Jr.</a>:<br /><b>A shared resource algorithm for distributed simulation.</b> 259-266<br /><small><a href="http://doi.acm.org/10.1145/800048.801734"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Reynolds82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Reynolds82.xml">XML</a></small></small></li>
<li id="Jain82"><a href="http://dblp1.uni-trier.de/pers/hc/j/Jain:Bijendra_N=">Bijendra N. Jain</a>:<br /><b>Duplication of packets and their detection in X.25 communication protocols.</b> 267-273<br /><small><a href="http://doi.acm.org/10.1145/800048.801735"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Jain82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Jain82.xml">XML</a></small></small></li>
<li id="Markenscoff82"><a href="http://dblp1.uni-trier.de/pers/hc/m/Markenscoff:Pauline">Pauline Markenscoff</a>:<br /><b>A multiple processor system for real time control tasks.</b> 274-280<br /><small><a href="http://doi.acm.org/10.1145/800048.801736"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Markenscoff82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Markenscoff82.xml">XML</a></small></small></li>
<li id="Miller82"><a href="http://dblp1.uni-trier.de/pers/hc/m/Miller:Leslie_Jill">Leslie Jill Miller</a>:<br /><b>A heterogeneous multiprocessor design and the distributed scheduling of its task group workload.</b> 283-290<br /><small><a href="http://doi.acm.org/10.1145/800048.801737"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/Miller82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/Miller82.xml">XML</a></small></small></li>
<li id="GobleM82"><a href="http://dblp1.uni-trier.de/pers/hc/g/Goble:George_H=">George H. Goble</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Marsh:Michael_H=">Michael H. Marsh</a>:<br /><b>A dual processor VAX 11/780.</b> 291-298<br /><small><a href="http://doi.acm.org/10.1145/800048.801738"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/GobleM82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/GobleM82.xml">XML</a></small></small></li>
<li id="DuboisB82"><a href="http://dblp1.uni-trier.de/pers/hc/d/Dubois:Michel">Michel Dubois</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Briggs:Faye_A=">Faye A. Briggs</a>:<br /><b>Effects of cache coherency in multiprocessors.</b> 299-308<br /><small><a href="http://doi.acm.org/10.1145/800048.801739"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/DuboisB82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/DuboisB82.xml">XML</a></small></small></li>
<li id="MudgeM82"><a href="http://dblp1.uni-trier.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Makrucki:B=_A=">B. A. Makrucki</a>:<br /><b>Probabilistic analysis of a crossbar switch.</b> 311-320<br /><small><a href="http://doi.acm.org/10.1145/800048.801740"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/MudgeM82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/MudgeM82.xml">XML</a></small></small></li>
<li id="LevitanF82"><a href="http://dblp1.uni-trier.de/pers/hc/l/Levitan:Steven_P=">Steven P. Levitan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/f/Foster:Caxton_C=">Caxton C. Foster</a>:<br /><b>Finding an extremum in a network.</b> 321-325<br /><small><a href="http://doi.acm.org/10.1145/800048.801741"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/LevitanF82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/LevitanF82.xml">XML</a></small></small></li>
<li id="PremkumarB82"><a href="http://dblp1.uni-trier.de/pers/hc/p/Premkumar:U=_V=">U. V. Premkumar</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Browne:James_C=">James C. Browne</a>:<br /><b>Resource allocation in rectangular SW banyans.</b> 326-333<br /><small><a href="http://doi.acm.org/10.1145/800048.801742"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/isca/PremkumarB82.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/isca/PremkumarB82.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp1.uni-trier.de/db/">Home</a> | <a href="http://dblp1.uni-trier.de/db/conf/">Conferences</a> | <a href="http://dblp1.uni-trier.de/db/journals/">Journals</a> | <a href="http://dblp1.uni-trier.de/db/series/">Series</a> | <a href="http://dblp1.uni-trier.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp1.uni-trier.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:34 CET by the <a href="http://dblp1.uni-trier.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp1.uni-trier.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp1.uni-trier.de/db/copyright">legal information page</a></small></body></html>
