$date
	Mon Sep 08 10:47:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_4_bit_tb $end
$var wire 1 ! a_eq_b $end
$var wire 1 " a_gt_b $end
$var wire 1 # a_lt_b $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 192 & name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 &
b1010 %
b1010 $
0#
0"
1!
$end
#10
0!
1#
b1011 %
#20
b1111 %
b0 $
#30
0#
1!
b1111 $
#40
