
RC_Model.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039ec  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08003afc  08003afc  00013afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b88  08003b88  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003b88  08003b88  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b88  08003b88  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b88  08003b88  00013b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b8c  08003b8c  00013b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003b90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000070  08003c00  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08003c00  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c2e6  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b4b  00000000  00000000  0002c37f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf0  00000000  00000000  0002ded0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b48  00000000  00000000  0002eac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f6f  00000000  00000000  0002f608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d086  00000000  00000000  00046577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008859b  00000000  00000000  000535fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dbb98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003700  00000000  00000000  000dbbe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08003ae4 	.word	0x08003ae4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08003ae4 	.word	0x08003ae4

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2iz>:
 800071c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000720:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000724:	d215      	bcs.n	8000752 <__aeabi_d2iz+0x36>
 8000726:	d511      	bpl.n	800074c <__aeabi_d2iz+0x30>
 8000728:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800072c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000730:	d912      	bls.n	8000758 <__aeabi_d2iz+0x3c>
 8000732:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000736:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800073a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000742:	fa23 f002 	lsr.w	r0, r3, r2
 8000746:	bf18      	it	ne
 8000748:	4240      	negne	r0, r0
 800074a:	4770      	bx	lr
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	4770      	bx	lr
 8000752:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000756:	d105      	bne.n	8000764 <__aeabi_d2iz+0x48>
 8000758:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800075c:	bf08      	it	eq
 800075e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000762:	4770      	bx	lr
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	0000      	movs	r0, r0
	...

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b5b0      	push	{r4, r5, r7, lr}
 8000772:	b090      	sub	sp, #64	; 0x40
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000776:	f000 fc31 	bl	8000fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800077a:	f000 f9a9 	bl	8000ad0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077e:	f000 fa61 	bl	8000c44 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000782:	f000 fa35 	bl	8000bf0 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000786:	f000 f9e5 	bl	8000b54 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  uint8_t ok[]="OK";
 800078a:	4ac7      	ldr	r2, [pc, #796]	; (8000aa8 <main+0x338>)
 800078c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000790:	6812      	ldr	r2, [r2, #0]
 8000792:	4611      	mov	r1, r2
 8000794:	8019      	strh	r1, [r3, #0]
 8000796:	3302      	adds	r3, #2
 8000798:	0c12      	lsrs	r2, r2, #16
 800079a:	701a      	strb	r2, [r3, #0]
  uint8_t human[]="Обнаружен человек";
 800079c:	4bc3      	ldr	r3, [pc, #780]	; (8000aac <main+0x33c>)
 800079e:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80007a2:	461d      	mov	r5, r3
 80007a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007a8:	682b      	ldr	r3, [r5, #0]
 80007aa:	8023      	strh	r3, [r4, #0]

  uint8_t transmitBuffer[] = "Hello world!\n\r"; // Объявляем массив с переменной ввиде отправляемой строки
 80007ac:	4bc0      	ldr	r3, [pc, #768]	; (8000ab0 <main+0x340>)
 80007ae:	f107 0414 	add.w	r4, r7, #20
 80007b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007b4:	c407      	stmia	r4!, {r0, r1, r2}
 80007b6:	8023      	strh	r3, [r4, #0]
 80007b8:	3402      	adds	r4, #2
 80007ba:	0c1b      	lsrs	r3, r3, #16
 80007bc:	7023      	strb	r3, [r4, #0]
  uint8_t buffer[]= ""; // Служебный массив, для хранения переменной
 80007be:	2300      	movs	r3, #0
 80007c0:	743b      	strb	r3, [r7, #16]
  const uint8_t buf[] = "\n";
 80007c2:	230a      	movs	r3, #10
 80007c4:	81bb      	strh	r3, [r7, #12]

  HAL_UART_Transmit_IT(&huart1,transmitBuffer,14); // Отправка массива (какой usart, какой буффер, сколько бит отправлять)
 80007c6:	f107 0314 	add.w	r3, r7, #20
 80007ca:	220e      	movs	r2, #14
 80007cc:	4619      	mov	r1, r3
 80007ce:	48b9      	ldr	r0, [pc, #740]	; (8000ab4 <main+0x344>)
 80007d0:	f001 ff68 	bl	80026a4 <HAL_UART_Transmit_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80007d4:	48b8      	ldr	r0, [pc, #736]	; (8000ab8 <main+0x348>)
 80007d6:	f001 fca5 	bl	8002124 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 80007da:	48b7      	ldr	r0, [pc, #732]	; (8000ab8 <main+0x348>)
 80007dc:	f001 fc58 	bl	8002090 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	   // Получение данных (какой usart,какой буффер, сколько бит получать, окно получения данных)

	  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2180      	movs	r1, #128	; 0x80
 80007e4:	48b5      	ldr	r0, [pc, #724]	; (8000abc <main+0x34c>)
 80007e6:	f000 ffda 	bl	800179e <HAL_GPIO_WritePin>
	  usDelay(3);
 80007ea:	2003      	movs	r0, #3
 80007ec:	f000 fa98 	bl	8000d20 <usDelay>

	  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, SET);
 80007f0:	2201      	movs	r2, #1
 80007f2:	2180      	movs	r1, #128	; 0x80
 80007f4:	48b1      	ldr	r0, [pc, #708]	; (8000abc <main+0x34c>)
 80007f6:	f000 ffd2 	bl	800179e <HAL_GPIO_WritePin>
	  usDelay(10);
 80007fa:	200a      	movs	r0, #10
 80007fc:	f000 fa90 	bl	8000d20 <usDelay>
	  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, RESET);
 8000800:	2200      	movs	r2, #0
 8000802:	2180      	movs	r1, #128	; 0x80
 8000804:	48ad      	ldr	r0, [pc, #692]	; (8000abc <main+0x34c>)
 8000806:	f000 ffca 	bl	800179e <HAL_GPIO_WritePin>

	  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == RESET);
 800080a:	bf00      	nop
 800080c:	2140      	movs	r1, #64	; 0x40
 800080e:	48ab      	ldr	r0, [pc, #684]	; (8000abc <main+0x34c>)
 8000810:	f000 ffae 	bl	8001770 <HAL_GPIO_ReadPin>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d0f8      	beq.n	800080c <main+0x9c>
	  numTicks = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	63fb      	str	r3, [r7, #60]	; 0x3c
	  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == SET)
 800081e:	e005      	b.n	800082c <main+0xbc>
	  {
		  numTicks++;
 8000820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000822:	3301      	adds	r3, #1
 8000824:	63fb      	str	r3, [r7, #60]	; 0x3c
		  usDelay(2);
 8000826:	2002      	movs	r0, #2
 8000828:	f000 fa7a 	bl	8000d20 <usDelay>
	  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == SET)
 800082c:	2140      	movs	r1, #64	; 0x40
 800082e:	48a3      	ldr	r0, [pc, #652]	; (8000abc <main+0x34c>)
 8000830:	f000 ff9e 	bl	8001770 <HAL_GPIO_ReadPin>
 8000834:	4603      	mov	r3, r0
 8000836:	2b01      	cmp	r3, #1
 8000838:	d0f2      	beq.n	8000820 <main+0xb0>
	  }
	  distance = numTicks * 4.8 * Sos;
 800083a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800083c:	f7ff fef4 	bl	8000628 <__aeabi_ui2d>
 8000840:	a397      	add	r3, pc, #604	; (adr r3, 8000aa0 <main+0x330>)
 8000842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000846:	f7ff fc83 	bl	8000150 <__aeabi_dmul>
 800084a:	4602      	mov	r2, r0
 800084c:	460b      	mov	r3, r1
 800084e:	4614      	mov	r4, r2
 8000850:	461d      	mov	r5, r3
 8000852:	4b9b      	ldr	r3, [pc, #620]	; (8000ac0 <main+0x350>)
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff ff09 	bl	800066c <__aeabi_f2d>
 800085a:	4602      	mov	r2, r0
 800085c:	460b      	mov	r3, r1
 800085e:	4620      	mov	r0, r4
 8000860:	4629      	mov	r1, r5
 8000862:	f7ff fc75 	bl	8000150 <__aeabi_dmul>
 8000866:	4602      	mov	r2, r0
 8000868:	460b      	mov	r3, r1
 800086a:	4610      	mov	r0, r2
 800086c:	4619      	mov	r1, r3
 800086e:	f7ff ff55 	bl	800071c <__aeabi_d2iz>
 8000872:	4603      	mov	r3, r0
 8000874:	4a93      	ldr	r2, [pc, #588]	; (8000ac4 <main+0x354>)
 8000876:	6013      	str	r3, [r2, #0]
	  char num1[10];
	  sprintf(num1,"%3d",distance);
 8000878:	4b92      	ldr	r3, [pc, #584]	; (8000ac4 <main+0x354>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	463b      	mov	r3, r7
 800087e:	4992      	ldr	r1, [pc, #584]	; (8000ac8 <main+0x358>)
 8000880:	4618      	mov	r0, r3
 8000882:	f002 fcb5 	bl	80031f0 <siprintf>
	  HAL_UART_Transmit_IT(&huart1,num1,3);
 8000886:	463b      	mov	r3, r7
 8000888:	2203      	movs	r2, #3
 800088a:	4619      	mov	r1, r3
 800088c:	4889      	ldr	r0, [pc, #548]	; (8000ab4 <main+0x344>)
 800088e:	f001 ff09 	bl	80026a4 <HAL_UART_Transmit_IT>
	  HAL_UART_Transmit_IT(&huart1, buf, 1);
 8000892:	f107 030c 	add.w	r3, r7, #12
 8000896:	2201      	movs	r2, #1
 8000898:	4619      	mov	r1, r3
 800089a:	4886      	ldr	r0, [pc, #536]	; (8000ab4 <main+0x344>)
 800089c:	f001 ff02 	bl	80026a4 <HAL_UART_Transmit_IT>
	  HAL_Delay(300);
 80008a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80008a4:	f000 fbfc 	bl	80010a0 <HAL_Delay>
	  if(distance <= 15) {
 80008a8:	4b86      	ldr	r3, [pc, #536]	; (8000ac4 <main+0x354>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2b0f      	cmp	r3, #15
 80008ae:	dc38      	bgt.n	8000922 <main+0x1b2>
		  HAL_GPIO_WritePin(R_GO_GPIO_Port, R_GO_Pin, RESET);
 80008b0:	2200      	movs	r2, #0
 80008b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008b6:	4881      	ldr	r0, [pc, #516]	; (8000abc <main+0x34c>)
 80008b8:	f000 ff71 	bl	800179e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(L_GO_GPIO_Port, L_GO_Pin, RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c2:	4882      	ldr	r0, [pc, #520]	; (8000acc <main+0x35c>)
 80008c4:	f000 ff6b 	bl	800179e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(R_BACK_GPIO_Port, R_BACK_Pin, RESET);
 80008c8:	2200      	movs	r2, #0
 80008ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ce:	487b      	ldr	r0, [pc, #492]	; (8000abc <main+0x34c>)
 80008d0:	f000 ff65 	bl	800179e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(L_BACK_GPIO_Port, L_BACK_Pin, RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008da:	4878      	ldr	r0, [pc, #480]	; (8000abc <main+0x34c>)
 80008dc:	f000 ff5f 	bl	800179e <HAL_GPIO_WritePin>
		  HAL_Delay(1000);
 80008e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008e4:	f000 fbdc 	bl	80010a0 <HAL_Delay>
		  HAL_GPIO_WritePin(R_BACK_GPIO_Port, R_BACK_Pin, SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ee:	4873      	ldr	r0, [pc, #460]	; (8000abc <main+0x34c>)
 80008f0:	f000 ff55 	bl	800179e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(L_BACK_GPIO_Port, L_BACK_Pin, SET);
 80008f4:	2201      	movs	r2, #1
 80008f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008fa:	4870      	ldr	r0, [pc, #448]	; (8000abc <main+0x34c>)
 80008fc:	f000 ff4f 	bl	800179e <HAL_GPIO_WritePin>
		  HAL_Delay(1000);
 8000900:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000904:	f000 fbcc 	bl	80010a0 <HAL_Delay>
		  HAL_GPIO_WritePin(R_BACK_GPIO_Port, R_BACK_Pin, RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800090e:	486b      	ldr	r0, [pc, #428]	; (8000abc <main+0x34c>)
 8000910:	f000 ff45 	bl	800179e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(L_BACK_GPIO_Port, L_BACK_Pin, RESET);
 8000914:	2200      	movs	r2, #0
 8000916:	f44f 7180 	mov.w	r1, #256	; 0x100
 800091a:	4868      	ldr	r0, [pc, #416]	; (8000abc <main+0x34c>)
 800091c:	f000 ff3f 	bl	800179e <HAL_GPIO_WritePin>
 8000920:	e75e      	b.n	80007e0 <main+0x70>
		  continue;
	  }

	  HAL_UART_Receive_IT(&huart1,(uint8_t*)buffer, 5);
 8000922:	f107 0310 	add.w	r3, r7, #16
 8000926:	2205      	movs	r2, #5
 8000928:	4619      	mov	r1, r3
 800092a:	4862      	ldr	r0, [pc, #392]	; (8000ab4 <main+0x344>)
 800092c:	f001 feef 	bl	800270e <HAL_UART_Receive_IT>
	  switch(buffer[0])
 8000930:	7c3b      	ldrb	r3, [r7, #16]
 8000932:	3b61      	subs	r3, #97	; 0x61
 8000934:	2b16      	cmp	r3, #22
 8000936:	f200 80ae 	bhi.w	8000a96 <main+0x326>
 800093a:	a201      	add	r2, pc, #4	; (adr r2, 8000940 <main+0x1d0>)
 800093c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000940:	080009cf 	.word	0x080009cf
 8000944:	08000a97 	.word	0x08000a97
 8000948:	08000a97 	.word	0x08000a97
 800094c:	08000a33 	.word	0x08000a33
 8000950:	08000a97 	.word	0x08000a97
 8000954:	08000a97 	.word	0x08000a97
 8000958:	08000a97 	.word	0x08000a97
 800095c:	08000a97 	.word	0x08000a97
 8000960:	08000a97 	.word	0x08000a97
 8000964:	08000a97 	.word	0x08000a97
 8000968:	08000a97 	.word	0x08000a97
 800096c:	08000a97 	.word	0x08000a97
 8000970:	08000a97 	.word	0x08000a97
 8000974:	08000a97 	.word	0x08000a97
 8000978:	08000a97 	.word	0x08000a97
 800097c:	08000a97 	.word	0x08000a97
 8000980:	08000a97 	.word	0x08000a97
 8000984:	08000a97 	.word	0x08000a97
 8000988:	08000a01 	.word	0x08000a01
 800098c:	08000a65 	.word	0x08000a65
 8000990:	08000a97 	.word	0x08000a97
 8000994:	08000a97 	.word	0x08000a97
 8000998:	0800099d 	.word	0x0800099d
	  {
	  	  case 'w':
	  		  HAL_GPIO_WritePin(R_BACK_GPIO_Port, R_BACK_Pin, RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009a2:	4846      	ldr	r0, [pc, #280]	; (8000abc <main+0x34c>)
 80009a4:	f000 fefb 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_BACK_GPIO_Port, L_BACK_Pin, RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ae:	4843      	ldr	r0, [pc, #268]	; (8000abc <main+0x34c>)
 80009b0:	f000 fef5 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(R_GO_GPIO_Port, R_GO_Pin, SET);
 80009b4:	2201      	movs	r2, #1
 80009b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ba:	4840      	ldr	r0, [pc, #256]	; (8000abc <main+0x34c>)
 80009bc:	f000 feef 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_GO_GPIO_Port, L_GO_Pin, SET);
 80009c0:	2201      	movs	r2, #1
 80009c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009c6:	4841      	ldr	r0, [pc, #260]	; (8000acc <main+0x35c>)
 80009c8:	f000 fee9 	bl	800179e <HAL_GPIO_WritePin>
	  	  	  break;
 80009cc:	e064      	b.n	8000a98 <main+0x328>
	  	  case 'a':
	  		  HAL_GPIO_WritePin(R_BACK_GPIO_Port, R_BACK_Pin, RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d4:	4839      	ldr	r0, [pc, #228]	; (8000abc <main+0x34c>)
 80009d6:	f000 fee2 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_GO_GPIO_Port, L_GO_Pin, RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009e0:	483a      	ldr	r0, [pc, #232]	; (8000acc <main+0x35c>)
 80009e2:	f000 fedc 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(R_GO_GPIO_Port, R_GO_Pin, SET);
 80009e6:	2201      	movs	r2, #1
 80009e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ec:	4833      	ldr	r0, [pc, #204]	; (8000abc <main+0x34c>)
 80009ee:	f000 fed6 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_BACK_GPIO_Port, L_BACK_Pin, SET);
 80009f2:	2201      	movs	r2, #1
 80009f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009f8:	4830      	ldr	r0, [pc, #192]	; (8000abc <main+0x34c>)
 80009fa:	f000 fed0 	bl	800179e <HAL_GPIO_WritePin>
	  		  break;
 80009fe:	e04b      	b.n	8000a98 <main+0x328>
	  	  case 's':
	  		  HAL_GPIO_WritePin(R_GO_GPIO_Port, R_GO_Pin, RESET);
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a06:	482d      	ldr	r0, [pc, #180]	; (8000abc <main+0x34c>)
 8000a08:	f000 fec9 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_GO_GPIO_Port, L_GO_Pin, RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a12:	482e      	ldr	r0, [pc, #184]	; (8000acc <main+0x35c>)
 8000a14:	f000 fec3 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(R_BACK_GPIO_Port, R_BACK_Pin, SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a1e:	4827      	ldr	r0, [pc, #156]	; (8000abc <main+0x34c>)
 8000a20:	f000 febd 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_BACK_GPIO_Port, L_BACK_Pin, SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a2a:	4824      	ldr	r0, [pc, #144]	; (8000abc <main+0x34c>)
 8000a2c:	f000 feb7 	bl	800179e <HAL_GPIO_WritePin>
	  		  break;
 8000a30:	e032      	b.n	8000a98 <main+0x328>
	  	  case 'd':
	  		  HAL_GPIO_WritePin(R_GO_GPIO_Port, R_GO_Pin, RESET);
 8000a32:	2200      	movs	r2, #0
 8000a34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a38:	4820      	ldr	r0, [pc, #128]	; (8000abc <main+0x34c>)
 8000a3a:	f000 feb0 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_BACK_GPIO_Port, L_BACK_Pin, RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a44:	481d      	ldr	r0, [pc, #116]	; (8000abc <main+0x34c>)
 8000a46:	f000 feaa 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(R_BACK_GPIO_Port, R_BACK_Pin, SET);
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a50:	481a      	ldr	r0, [pc, #104]	; (8000abc <main+0x34c>)
 8000a52:	f000 fea4 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_GO_GPIO_Port, L_GO_Pin, SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a5c:	481b      	ldr	r0, [pc, #108]	; (8000acc <main+0x35c>)
 8000a5e:	f000 fe9e 	bl	800179e <HAL_GPIO_WritePin>
	  		  break;
 8000a62:	e019      	b.n	8000a98 <main+0x328>
	  	  case 't':
	  		  HAL_GPIO_WritePin(R_BACK_GPIO_Port, R_BACK_Pin, RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a6a:	4814      	ldr	r0, [pc, #80]	; (8000abc <main+0x34c>)
 8000a6c:	f000 fe97 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_BACK_GPIO_Port, L_BACK_Pin, RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a76:	4811      	ldr	r0, [pc, #68]	; (8000abc <main+0x34c>)
 8000a78:	f000 fe91 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(R_GO_GPIO_Port, R_GO_Pin, RESET);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a82:	480e      	ldr	r0, [pc, #56]	; (8000abc <main+0x34c>)
 8000a84:	f000 fe8b 	bl	800179e <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(L_GO_GPIO_Port, L_GO_Pin, RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a8e:	480f      	ldr	r0, [pc, #60]	; (8000acc <main+0x35c>)
 8000a90:	f000 fe85 	bl	800179e <HAL_GPIO_WritePin>
	  		  break;
 8000a94:	e000      	b.n	8000a98 <main+0x328>
	  	  default:
	  		  break;
 8000a96:	bf00      	nop
  {
 8000a98:	e6a2      	b.n	80007e0 <main+0x70>
 8000a9a:	bf00      	nop
 8000a9c:	f3af 8000 	nop.w
 8000aa0:	33333333 	.word	0x33333333
 8000aa4:	40133333 	.word	0x40133333
 8000aa8:	08003b00 	.word	0x08003b00
 8000aac:	08003b04 	.word	0x08003b04
 8000ab0:	08003b18 	.word	0x08003b18
 8000ab4:	200000d4 	.word	0x200000d4
 8000ab8:	2000008c 	.word	0x2000008c
 8000abc:	40010800 	.word	0x40010800
 8000ac0:	3c8b4396 	.word	0x3c8b4396
 8000ac4:	2000011c 	.word	0x2000011c
 8000ac8:	08003afc 	.word	0x08003afc
 8000acc:	40010c00 	.word	0x40010c00

08000ad0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b090      	sub	sp, #64	; 0x40
 8000ad4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ad6:	f107 0318 	add.w	r3, r7, #24
 8000ada:	2228      	movs	r2, #40	; 0x28
 8000adc:	2100      	movs	r1, #0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f002 fb7e 	bl	80031e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]
 8000aec:	609a      	str	r2, [r3, #8]
 8000aee:	60da      	str	r2, [r3, #12]
 8000af0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000af2:	2302      	movs	r3, #2
 8000af4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000af6:	2301      	movs	r3, #1
 8000af8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000afa:	2310      	movs	r3, #16
 8000afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000afe:	2302      	movs	r3, #2
 8000b00:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000b02:	2300      	movs	r3, #0
 8000b04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000b06:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0c:	f107 0318 	add.w	r3, r7, #24
 8000b10:	4618      	mov	r0, r3
 8000b12:	f000 fe5d 	bl	80017d0 <HAL_RCC_OscConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000b1c:	f000 f930 	bl	8000d80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b20:	230f      	movs	r3, #15
 8000b22:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b24:	2302      	movs	r3, #2
 8000b26:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	2102      	movs	r1, #2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 f8ca 	bl	8001cd4 <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000b46:	f000 f91b 	bl	8000d80 <Error_Handler>
  }
}
 8000b4a:	bf00      	nop
 8000b4c:	3740      	adds	r7, #64	; 0x40
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
	...

08000b54 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b086      	sub	sp, #24
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b5a:	f107 0308 	add.w	r3, r7, #8
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b68:	463b      	mov	r3, r7
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b70:	4b1d      	ldr	r3, [pc, #116]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b72:	4a1e      	ldr	r2, [pc, #120]	; (8000bec <MX_TIM3_Init+0x98>)
 8000b74:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 8000b76:	4b1c      	ldr	r3, [pc, #112]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b78:	223f      	movs	r2, #63	; 0x3f
 8000b7a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7c:	4b1a      	ldr	r3, [pc, #104]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000b82:	4b19      	ldr	r3, [pc, #100]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b88:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b8a:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b90:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b96:	4814      	ldr	r0, [pc, #80]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b98:	f001 fa2a 	bl	8001ff0 <HAL_TIM_Base_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000ba2:	f000 f8ed 	bl	8000d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ba6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000baa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bac:	f107 0308 	add.w	r3, r7, #8
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	480d      	ldr	r0, [pc, #52]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000bb4:	f001 fb08 	bl	80021c8 <HAL_TIM_ConfigClockSource>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000bbe:	f000 f8df 	bl	8000d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bca:	463b      	mov	r3, r7
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4806      	ldr	r0, [pc, #24]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000bd0:	f001 fcba 	bl	8002548 <HAL_TIMEx_MasterConfigSynchronization>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000bda:	f000 f8d1 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000bde:	bf00      	nop
 8000be0:	3718      	adds	r7, #24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	2000008c 	.word	0x2000008c
 8000bec:	40000400 	.word	0x40000400

08000bf0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bf4:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000bf6:	4a12      	ldr	r2, [pc, #72]	; (8000c40 <MX_USART1_UART_Init+0x50>)
 8000bf8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000bfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c14:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c16:	220c      	movs	r2, #12
 8000c18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1a:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c20:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c26:	4805      	ldr	r0, [pc, #20]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c28:	f001 fcec 	bl	8002604 <HAL_UART_Init>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c32:	f000 f8a5 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	200000d4 	.word	0x200000d4
 8000c40:	40013800 	.word	0x40013800

08000c44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4a:	f107 0310 	add.w	r3, r7, #16
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c58:	4b2e      	ldr	r3, [pc, #184]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	4a2d      	ldr	r2, [pc, #180]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c5e:	f043 0320 	orr.w	r3, r3, #32
 8000c62:	6193      	str	r3, [r2, #24]
 8000c64:	4b2b      	ldr	r3, [pc, #172]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	f003 0320 	and.w	r3, r3, #32
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c70:	4b28      	ldr	r3, [pc, #160]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a27      	ldr	r2, [pc, #156]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c76:	f043 0304 	orr.w	r3, r3, #4
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b25      	ldr	r3, [pc, #148]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f003 0304 	and.w	r3, r3, #4
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c88:	4b22      	ldr	r3, [pc, #136]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	4a21      	ldr	r2, [pc, #132]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c8e:	f043 0308 	orr.w	r3, r3, #8
 8000c92:	6193      	str	r3, [r2, #24]
 8000c94:	4b1f      	ldr	r3, [pc, #124]	; (8000d14 <MX_GPIO_Init+0xd0>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f003 0308 	and.w	r3, r3, #8
 8000c9c:	607b      	str	r3, [r7, #4]
 8000c9e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Trig_Pin|L_BACK_Pin|R_GO_Pin|R_BACK_Pin, GPIO_PIN_RESET);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f44f 51cc 	mov.w	r1, #6528	; 0x1980
 8000ca6:	481c      	ldr	r0, [pc, #112]	; (8000d18 <MX_GPIO_Init+0xd4>)
 8000ca8:	f000 fd79 	bl	800179e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L_GO_GPIO_Port, L_GO_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cb2:	481a      	ldr	r0, [pc, #104]	; (8000d1c <MX_GPIO_Init+0xd8>)
 8000cb4:	f000 fd73 	bl	800179e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Echo_Pin */
  GPIO_InitStruct.Pin = Echo_Pin;
 8000cb8:	2340      	movs	r3, #64	; 0x40
 8000cba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8000cc4:	f107 0310 	add.w	r3, r7, #16
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4813      	ldr	r0, [pc, #76]	; (8000d18 <MX_GPIO_Init+0xd4>)
 8000ccc:	f000 fbcc 	bl	8001468 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_Pin L_BACK_Pin R_GO_Pin R_BACK_Pin */
  GPIO_InitStruct.Pin = Trig_Pin|L_BACK_Pin|R_GO_Pin|R_BACK_Pin;
 8000cd0:	f44f 53cc 	mov.w	r3, #6528	; 0x1980
 8000cd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce2:	f107 0310 	add.w	r3, r7, #16
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	480b      	ldr	r0, [pc, #44]	; (8000d18 <MX_GPIO_Init+0xd4>)
 8000cea:	f000 fbbd 	bl	8001468 <HAL_GPIO_Init>

  /*Configure GPIO pin : L_GO_Pin */
  GPIO_InitStruct.Pin = L_GO_Pin;
 8000cee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L_GO_GPIO_Port, &GPIO_InitStruct);
 8000d00:	f107 0310 	add.w	r3, r7, #16
 8000d04:	4619      	mov	r1, r3
 8000d06:	4805      	ldr	r0, [pc, #20]	; (8000d1c <MX_GPIO_Init+0xd8>)
 8000d08:	f000 fbae 	bl	8001468 <HAL_GPIO_Init>

}
 8000d0c:	bf00      	nop
 8000d0e:	3720      	adds	r7, #32
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40010800 	.word	0x40010800
 8000d1c:	40010c00 	.word	0x40010c00

08000d20 <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(uint32_t uSec)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	if(uSec < 2) uSec = 2;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d801      	bhi.n	8000d32 <usDelay+0x12>
 8000d2e:	2302      	movs	r3, #2
 8000d30:	607b      	str	r3, [r7, #4]
	usTIM->ARR = uSec - 1;
 8000d32:	4a12      	ldr	r2, [pc, #72]	; (8000d7c <usDelay+0x5c>)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	62d3      	str	r3, [r2, #44]	; 0x2c
	usTIM->EGR = 1;
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <usDelay+0x5c>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	615a      	str	r2, [r3, #20]
	usTIM->SR &= ~1;
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <usDelay+0x5c>)
 8000d42:	691b      	ldr	r3, [r3, #16]
 8000d44:	4a0d      	ldr	r2, [pc, #52]	; (8000d7c <usDelay+0x5c>)
 8000d46:	f023 0301 	bic.w	r3, r3, #1
 8000d4a:	6113      	str	r3, [r2, #16]
	usTIM->CR1 |= 1;
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <usDelay+0x5c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0a      	ldr	r2, [pc, #40]	; (8000d7c <usDelay+0x5c>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	6013      	str	r3, [r2, #0]
	while((usTIM->SR&0x0001) != 1);
 8000d58:	bf00      	nop
 8000d5a:	4b08      	ldr	r3, [pc, #32]	; (8000d7c <usDelay+0x5c>)
 8000d5c:	691b      	ldr	r3, [r3, #16]
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d1f9      	bne.n	8000d5a <usDelay+0x3a>
	usTIM->SR &= ~(0x0001);
 8000d66:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <usDelay+0x5c>)
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	4a04      	ldr	r2, [pc, #16]	; (8000d7c <usDelay+0x5c>)
 8000d6c:	f023 0301 	bic.w	r3, r3, #1
 8000d70:	6113      	str	r3, [r2, #16]
}
 8000d72:	bf00      	nop
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	40000400 	.word	0x40000400

08000d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d84:	b672      	cpsid	i
}
 8000d86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d88:	e7fe      	b.n	8000d88 <Error_Handler+0x8>
	...

08000d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d92:	4b0e      	ldr	r3, [pc, #56]	; (8000dcc <HAL_MspInit+0x40>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	4a0d      	ldr	r2, [pc, #52]	; (8000dcc <HAL_MspInit+0x40>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6193      	str	r3, [r2, #24]
 8000d9e:	4b0b      	ldr	r3, [pc, #44]	; (8000dcc <HAL_MspInit+0x40>)
 8000da0:	699b      	ldr	r3, [r3, #24]
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000daa:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <HAL_MspInit+0x40>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	4a07      	ldr	r2, [pc, #28]	; (8000dcc <HAL_MspInit+0x40>)
 8000db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000db4:	61d3      	str	r3, [r2, #28]
 8000db6:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <HAL_MspInit+0x40>)
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dbe:	603b      	str	r3, [r7, #0]
 8000dc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	40021000 	.word	0x40021000

08000dd0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a09      	ldr	r2, [pc, #36]	; (8000e04 <HAL_TIM_Base_MspInit+0x34>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d10b      	bne.n	8000dfa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000de2:	4b09      	ldr	r3, [pc, #36]	; (8000e08 <HAL_TIM_Base_MspInit+0x38>)
 8000de4:	69db      	ldr	r3, [r3, #28]
 8000de6:	4a08      	ldr	r2, [pc, #32]	; (8000e08 <HAL_TIM_Base_MspInit+0x38>)
 8000de8:	f043 0302 	orr.w	r3, r3, #2
 8000dec:	61d3      	str	r3, [r2, #28]
 8000dee:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <HAL_TIM_Base_MspInit+0x38>)
 8000df0:	69db      	ldr	r3, [r3, #28]
 8000df2:	f003 0302 	and.w	r3, r3, #2
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000dfa:	bf00      	nop
 8000dfc:	3714      	adds	r7, #20
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr
 8000e04:	40000400 	.word	0x40000400
 8000e08:	40021000 	.word	0x40021000

08000e0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b088      	sub	sp, #32
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a20      	ldr	r2, [pc, #128]	; (8000ea8 <HAL_UART_MspInit+0x9c>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d139      	bne.n	8000ea0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e2c:	4b1f      	ldr	r3, [pc, #124]	; (8000eac <HAL_UART_MspInit+0xa0>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	4a1e      	ldr	r2, [pc, #120]	; (8000eac <HAL_UART_MspInit+0xa0>)
 8000e32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e36:	6193      	str	r3, [r2, #24]
 8000e38:	4b1c      	ldr	r3, [pc, #112]	; (8000eac <HAL_UART_MspInit+0xa0>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e44:	4b19      	ldr	r3, [pc, #100]	; (8000eac <HAL_UART_MspInit+0xa0>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	4a18      	ldr	r2, [pc, #96]	; (8000eac <HAL_UART_MspInit+0xa0>)
 8000e4a:	f043 0304 	orr.w	r3, r3, #4
 8000e4e:	6193      	str	r3, [r2, #24]
 8000e50:	4b16      	ldr	r3, [pc, #88]	; (8000eac <HAL_UART_MspInit+0xa0>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	f003 0304 	and.w	r3, r3, #4
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e62:	2302      	movs	r3, #2
 8000e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e66:	2303      	movs	r3, #3
 8000e68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	f107 0310 	add.w	r3, r7, #16
 8000e6e:	4619      	mov	r1, r3
 8000e70:	480f      	ldr	r0, [pc, #60]	; (8000eb0 <HAL_UART_MspInit+0xa4>)
 8000e72:	f000 faf9 	bl	8001468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e84:	f107 0310 	add.w	r3, r7, #16
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4809      	ldr	r0, [pc, #36]	; (8000eb0 <HAL_UART_MspInit+0xa4>)
 8000e8c:	f000 faec 	bl	8001468 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e90:	2200      	movs	r2, #0
 8000e92:	2100      	movs	r1, #0
 8000e94:	2025      	movs	r0, #37	; 0x25
 8000e96:	f000 f9fe 	bl	8001296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e9a:	2025      	movs	r0, #37	; 0x25
 8000e9c:	f000 fa17 	bl	80012ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ea0:	bf00      	nop
 8000ea2:	3720      	adds	r7, #32
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40013800 	.word	0x40013800
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	40010800 	.word	0x40010800

08000eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eb8:	e7fe      	b.n	8000eb8 <NMI_Handler+0x4>

08000eba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ebe:	e7fe      	b.n	8000ebe <HardFault_Handler+0x4>

08000ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec4:	e7fe      	b.n	8000ec4 <MemManage_Handler+0x4>

08000ec6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eca:	e7fe      	b.n	8000eca <BusFault_Handler+0x4>

08000ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <UsageFault_Handler+0x4>

08000ed2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr

08000ede <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bc80      	pop	{r7}
 8000ee8:	4770      	bx	lr

08000eea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr

08000ef6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000efa:	f000 f8b5 	bl	8001068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
	...

08000f04 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f08:	4802      	ldr	r0, [pc, #8]	; (8000f14 <USART1_IRQHandler+0x10>)
 8000f0a:	f001 fc25 	bl	8002758 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	200000d4 	.word	0x200000d4

08000f18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f20:	4a14      	ldr	r2, [pc, #80]	; (8000f74 <_sbrk+0x5c>)
 8000f22:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <_sbrk+0x60>)
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f2c:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <_sbrk+0x64>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d102      	bne.n	8000f3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <_sbrk+0x64>)
 8000f36:	4a12      	ldr	r2, [pc, #72]	; (8000f80 <_sbrk+0x68>)
 8000f38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f3a:	4b10      	ldr	r3, [pc, #64]	; (8000f7c <_sbrk+0x64>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d207      	bcs.n	8000f58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f48:	f002 f920 	bl	800318c <__errno>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	220c      	movs	r2, #12
 8000f50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	e009      	b.n	8000f6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <_sbrk+0x64>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f5e:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <_sbrk+0x64>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	4a05      	ldr	r2, [pc, #20]	; (8000f7c <_sbrk+0x64>)
 8000f68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20005000 	.word	0x20005000
 8000f78:	00000400 	.word	0x00000400
 8000f7c:	20000120 	.word	0x20000120
 8000f80:	20000138 	.word	0x20000138

08000f84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr

08000f90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f90:	f7ff fff8 	bl	8000f84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f94:	480b      	ldr	r0, [pc, #44]	; (8000fc4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f96:	490c      	ldr	r1, [pc, #48]	; (8000fc8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f98:	4a0c      	ldr	r2, [pc, #48]	; (8000fcc <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f9c:	e002      	b.n	8000fa4 <LoopCopyDataInit>

08000f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fa2:	3304      	adds	r3, #4

08000fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa8:	d3f9      	bcc.n	8000f9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000faa:	4a09      	ldr	r2, [pc, #36]	; (8000fd0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fac:	4c09      	ldr	r4, [pc, #36]	; (8000fd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fb0:	e001      	b.n	8000fb6 <LoopFillZerobss>

08000fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fb4:	3204      	adds	r2, #4

08000fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb8:	d3fb      	bcc.n	8000fb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fba:	f002 f8ed 	bl	8003198 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fbe:	f7ff fbd7 	bl	8000770 <main>
  bx lr
 8000fc2:	4770      	bx	lr
  ldr r0, =_sdata
 8000fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fc8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fcc:	08003b90 	.word	0x08003b90
  ldr r2, =_sbss
 8000fd0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fd4:	20000138 	.word	0x20000138

08000fd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC1_2_IRQHandler>
	...

08000fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe0:	4b08      	ldr	r3, [pc, #32]	; (8001004 <HAL_Init+0x28>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a07      	ldr	r2, [pc, #28]	; (8001004 <HAL_Init+0x28>)
 8000fe6:	f043 0310 	orr.w	r3, r3, #16
 8000fea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fec:	2003      	movs	r0, #3
 8000fee:	f000 f947 	bl	8001280 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ff2:	200f      	movs	r0, #15
 8000ff4:	f000 f808 	bl	8001008 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ff8:	f7ff fec8 	bl	8000d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40022000 	.word	0x40022000

08001008 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <HAL_InitTick+0x54>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b12      	ldr	r3, [pc, #72]	; (8001060 <HAL_InitTick+0x58>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	4619      	mov	r1, r3
 800101a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001022:	fbb2 f3f3 	udiv	r3, r2, r3
 8001026:	4618      	mov	r0, r3
 8001028:	f000 f95f 	bl	80012ea <HAL_SYSTICK_Config>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e00e      	b.n	8001054 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b0f      	cmp	r3, #15
 800103a:	d80a      	bhi.n	8001052 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800103c:	2200      	movs	r2, #0
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	f04f 30ff 	mov.w	r0, #4294967295
 8001044:	f000 f927 	bl	8001296 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001048:	4a06      	ldr	r2, [pc, #24]	; (8001064 <HAL_InitTick+0x5c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800104e:	2300      	movs	r3, #0
 8001050:	e000      	b.n	8001054 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
}
 8001054:	4618      	mov	r0, r3
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000000 	.word	0x20000000
 8001060:	20000008 	.word	0x20000008
 8001064:	20000004 	.word	0x20000004

08001068 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <HAL_IncTick+0x1c>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	461a      	mov	r2, r3
 8001072:	4b05      	ldr	r3, [pc, #20]	; (8001088 <HAL_IncTick+0x20>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4413      	add	r3, r2
 8001078:	4a03      	ldr	r2, [pc, #12]	; (8001088 <HAL_IncTick+0x20>)
 800107a:	6013      	str	r3, [r2, #0]
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr
 8001084:	20000008 	.word	0x20000008
 8001088:	20000124 	.word	0x20000124

0800108c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  return uwTick;
 8001090:	4b02      	ldr	r3, [pc, #8]	; (800109c <HAL_GetTick+0x10>)
 8001092:	681b      	ldr	r3, [r3, #0]
}
 8001094:	4618      	mov	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr
 800109c:	20000124 	.word	0x20000124

080010a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010a8:	f7ff fff0 	bl	800108c <HAL_GetTick>
 80010ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010b8:	d005      	beq.n	80010c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ba:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <HAL_Delay+0x44>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	461a      	mov	r2, r3
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	4413      	add	r3, r2
 80010c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010c6:	bf00      	nop
 80010c8:	f7ff ffe0 	bl	800108c <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d8f7      	bhi.n	80010c8 <HAL_Delay+0x28>
  {
  }
}
 80010d8:	bf00      	nop
 80010da:	bf00      	nop
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000008 	.word	0x20000008

080010e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f003 0307 	and.w	r3, r3, #7
 80010f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010f8:	4b0c      	ldr	r3, [pc, #48]	; (800112c <__NVIC_SetPriorityGrouping+0x44>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010fe:	68ba      	ldr	r2, [r7, #8]
 8001100:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001104:	4013      	ands	r3, r2
 8001106:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001110:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800111a:	4a04      	ldr	r2, [pc, #16]	; (800112c <__NVIC_SetPriorityGrouping+0x44>)
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	60d3      	str	r3, [r2, #12]
}
 8001120:	bf00      	nop
 8001122:	3714      	adds	r7, #20
 8001124:	46bd      	mov	sp, r7
 8001126:	bc80      	pop	{r7}
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001134:	4b04      	ldr	r3, [pc, #16]	; (8001148 <__NVIC_GetPriorityGrouping+0x18>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	0a1b      	lsrs	r3, r3, #8
 800113a:	f003 0307 	and.w	r3, r3, #7
}
 800113e:	4618      	mov	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115a:	2b00      	cmp	r3, #0
 800115c:	db0b      	blt.n	8001176 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	f003 021f 	and.w	r2, r3, #31
 8001164:	4906      	ldr	r1, [pc, #24]	; (8001180 <__NVIC_EnableIRQ+0x34>)
 8001166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116a:	095b      	lsrs	r3, r3, #5
 800116c:	2001      	movs	r0, #1
 800116e:	fa00 f202 	lsl.w	r2, r0, r2
 8001172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr
 8001180:	e000e100 	.word	0xe000e100

08001184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001194:	2b00      	cmp	r3, #0
 8001196:	db0a      	blt.n	80011ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	b2da      	uxtb	r2, r3
 800119c:	490c      	ldr	r1, [pc, #48]	; (80011d0 <__NVIC_SetPriority+0x4c>)
 800119e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a2:	0112      	lsls	r2, r2, #4
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	440b      	add	r3, r1
 80011a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011ac:	e00a      	b.n	80011c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4908      	ldr	r1, [pc, #32]	; (80011d4 <__NVIC_SetPriority+0x50>)
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	3b04      	subs	r3, #4
 80011bc:	0112      	lsls	r2, r2, #4
 80011be:	b2d2      	uxtb	r2, r2
 80011c0:	440b      	add	r3, r1
 80011c2:	761a      	strb	r2, [r3, #24]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	e000e100 	.word	0xe000e100
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d8:	b480      	push	{r7}
 80011da:	b089      	sub	sp, #36	; 0x24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f003 0307 	and.w	r3, r3, #7
 80011ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	f1c3 0307 	rsb	r3, r3, #7
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	bf28      	it	cs
 80011f6:	2304      	movcs	r3, #4
 80011f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	3304      	adds	r3, #4
 80011fe:	2b06      	cmp	r3, #6
 8001200:	d902      	bls.n	8001208 <NVIC_EncodePriority+0x30>
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	3b03      	subs	r3, #3
 8001206:	e000      	b.n	800120a <NVIC_EncodePriority+0x32>
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	f04f 32ff 	mov.w	r2, #4294967295
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43da      	mvns	r2, r3
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	401a      	ands	r2, r3
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001220:	f04f 31ff 	mov.w	r1, #4294967295
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	fa01 f303 	lsl.w	r3, r1, r3
 800122a:	43d9      	mvns	r1, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001230:	4313      	orrs	r3, r2
         );
}
 8001232:	4618      	mov	r0, r3
 8001234:	3724      	adds	r7, #36	; 0x24
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3b01      	subs	r3, #1
 8001248:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800124c:	d301      	bcc.n	8001252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800124e:	2301      	movs	r3, #1
 8001250:	e00f      	b.n	8001272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001252:	4a0a      	ldr	r2, [pc, #40]	; (800127c <SysTick_Config+0x40>)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3b01      	subs	r3, #1
 8001258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800125a:	210f      	movs	r1, #15
 800125c:	f04f 30ff 	mov.w	r0, #4294967295
 8001260:	f7ff ff90 	bl	8001184 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <SysTick_Config+0x40>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800126a:	4b04      	ldr	r3, [pc, #16]	; (800127c <SysTick_Config+0x40>)
 800126c:	2207      	movs	r2, #7
 800126e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	e000e010 	.word	0xe000e010

08001280 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff ff2d 	bl	80010e8 <__NVIC_SetPriorityGrouping>
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001296:	b580      	push	{r7, lr}
 8001298:	b086      	sub	sp, #24
 800129a:	af00      	add	r7, sp, #0
 800129c:	4603      	mov	r3, r0
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	607a      	str	r2, [r7, #4]
 80012a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012a8:	f7ff ff42 	bl	8001130 <__NVIC_GetPriorityGrouping>
 80012ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	68b9      	ldr	r1, [r7, #8]
 80012b2:	6978      	ldr	r0, [r7, #20]
 80012b4:	f7ff ff90 	bl	80011d8 <NVIC_EncodePriority>
 80012b8:	4602      	mov	r2, r0
 80012ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012be:	4611      	mov	r1, r2
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff ff5f 	bl	8001184 <__NVIC_SetPriority>
}
 80012c6:	bf00      	nop
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	4603      	mov	r3, r0
 80012d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff ff35 	bl	800114c <__NVIC_EnableIRQ>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff ffa2 	bl	800123c <SysTick_Config>
 80012f8:	4603      	mov	r3, r0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001302:	b480      	push	{r7}
 8001304:	b085      	sub	sp, #20
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d008      	beq.n	800132c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2204      	movs	r2, #4
 800131e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e020      	b.n	800136e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f022 020e 	bic.w	r2, r2, #14
 800133a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f022 0201 	bic.w	r2, r2, #1
 800134a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001354:	2101      	movs	r1, #1
 8001356:	fa01 f202 	lsl.w	r2, r1, r2
 800135a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2201      	movs	r2, #1
 8001360:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800136c:	7bfb      	ldrb	r3, [r7, #15]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3714      	adds	r7, #20
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001380:	2300      	movs	r3, #0
 8001382:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d005      	beq.n	800139c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2204      	movs	r2, #4
 8001394:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	e051      	b.n	8001440 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f022 020e 	bic.w	r2, r2, #14
 80013aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f022 0201 	bic.w	r2, r2, #1
 80013ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a22      	ldr	r2, [pc, #136]	; (800144c <HAL_DMA_Abort_IT+0xd4>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d029      	beq.n	800141a <HAL_DMA_Abort_IT+0xa2>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a21      	ldr	r2, [pc, #132]	; (8001450 <HAL_DMA_Abort_IT+0xd8>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d022      	beq.n	8001416 <HAL_DMA_Abort_IT+0x9e>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a1f      	ldr	r2, [pc, #124]	; (8001454 <HAL_DMA_Abort_IT+0xdc>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d01a      	beq.n	8001410 <HAL_DMA_Abort_IT+0x98>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a1e      	ldr	r2, [pc, #120]	; (8001458 <HAL_DMA_Abort_IT+0xe0>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d012      	beq.n	800140a <HAL_DMA_Abort_IT+0x92>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a1c      	ldr	r2, [pc, #112]	; (800145c <HAL_DMA_Abort_IT+0xe4>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d00a      	beq.n	8001404 <HAL_DMA_Abort_IT+0x8c>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a1b      	ldr	r2, [pc, #108]	; (8001460 <HAL_DMA_Abort_IT+0xe8>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d102      	bne.n	80013fe <HAL_DMA_Abort_IT+0x86>
 80013f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013fc:	e00e      	b.n	800141c <HAL_DMA_Abort_IT+0xa4>
 80013fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001402:	e00b      	b.n	800141c <HAL_DMA_Abort_IT+0xa4>
 8001404:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001408:	e008      	b.n	800141c <HAL_DMA_Abort_IT+0xa4>
 800140a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140e:	e005      	b.n	800141c <HAL_DMA_Abort_IT+0xa4>
 8001410:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001414:	e002      	b.n	800141c <HAL_DMA_Abort_IT+0xa4>
 8001416:	2310      	movs	r3, #16
 8001418:	e000      	b.n	800141c <HAL_DMA_Abort_IT+0xa4>
 800141a:	2301      	movs	r3, #1
 800141c:	4a11      	ldr	r2, [pc, #68]	; (8001464 <HAL_DMA_Abort_IT+0xec>)
 800141e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2201      	movs	r2, #1
 8001424:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001434:	2b00      	cmp	r3, #0
 8001436:	d003      	beq.n	8001440 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	4798      	blx	r3
    } 
  }
  return status;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40020008 	.word	0x40020008
 8001450:	4002001c 	.word	0x4002001c
 8001454:	40020030 	.word	0x40020030
 8001458:	40020044 	.word	0x40020044
 800145c:	40020058 	.word	0x40020058
 8001460:	4002006c 	.word	0x4002006c
 8001464:	40020000 	.word	0x40020000

08001468 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001468:	b480      	push	{r7}
 800146a:	b08b      	sub	sp, #44	; 0x2c
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001472:	2300      	movs	r3, #0
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001476:	2300      	movs	r3, #0
 8001478:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800147a:	e169      	b.n	8001750 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800147c:	2201      	movs	r2, #1
 800147e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	69fa      	ldr	r2, [r7, #28]
 800148c:	4013      	ands	r3, r2
 800148e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	429a      	cmp	r2, r3
 8001496:	f040 8158 	bne.w	800174a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	4a9a      	ldr	r2, [pc, #616]	; (8001708 <HAL_GPIO_Init+0x2a0>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d05e      	beq.n	8001562 <HAL_GPIO_Init+0xfa>
 80014a4:	4a98      	ldr	r2, [pc, #608]	; (8001708 <HAL_GPIO_Init+0x2a0>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d875      	bhi.n	8001596 <HAL_GPIO_Init+0x12e>
 80014aa:	4a98      	ldr	r2, [pc, #608]	; (800170c <HAL_GPIO_Init+0x2a4>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d058      	beq.n	8001562 <HAL_GPIO_Init+0xfa>
 80014b0:	4a96      	ldr	r2, [pc, #600]	; (800170c <HAL_GPIO_Init+0x2a4>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d86f      	bhi.n	8001596 <HAL_GPIO_Init+0x12e>
 80014b6:	4a96      	ldr	r2, [pc, #600]	; (8001710 <HAL_GPIO_Init+0x2a8>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d052      	beq.n	8001562 <HAL_GPIO_Init+0xfa>
 80014bc:	4a94      	ldr	r2, [pc, #592]	; (8001710 <HAL_GPIO_Init+0x2a8>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d869      	bhi.n	8001596 <HAL_GPIO_Init+0x12e>
 80014c2:	4a94      	ldr	r2, [pc, #592]	; (8001714 <HAL_GPIO_Init+0x2ac>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d04c      	beq.n	8001562 <HAL_GPIO_Init+0xfa>
 80014c8:	4a92      	ldr	r2, [pc, #584]	; (8001714 <HAL_GPIO_Init+0x2ac>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d863      	bhi.n	8001596 <HAL_GPIO_Init+0x12e>
 80014ce:	4a92      	ldr	r2, [pc, #584]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d046      	beq.n	8001562 <HAL_GPIO_Init+0xfa>
 80014d4:	4a90      	ldr	r2, [pc, #576]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d85d      	bhi.n	8001596 <HAL_GPIO_Init+0x12e>
 80014da:	2b12      	cmp	r3, #18
 80014dc:	d82a      	bhi.n	8001534 <HAL_GPIO_Init+0xcc>
 80014de:	2b12      	cmp	r3, #18
 80014e0:	d859      	bhi.n	8001596 <HAL_GPIO_Init+0x12e>
 80014e2:	a201      	add	r2, pc, #4	; (adr r2, 80014e8 <HAL_GPIO_Init+0x80>)
 80014e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e8:	08001563 	.word	0x08001563
 80014ec:	0800153d 	.word	0x0800153d
 80014f0:	0800154f 	.word	0x0800154f
 80014f4:	08001591 	.word	0x08001591
 80014f8:	08001597 	.word	0x08001597
 80014fc:	08001597 	.word	0x08001597
 8001500:	08001597 	.word	0x08001597
 8001504:	08001597 	.word	0x08001597
 8001508:	08001597 	.word	0x08001597
 800150c:	08001597 	.word	0x08001597
 8001510:	08001597 	.word	0x08001597
 8001514:	08001597 	.word	0x08001597
 8001518:	08001597 	.word	0x08001597
 800151c:	08001597 	.word	0x08001597
 8001520:	08001597 	.word	0x08001597
 8001524:	08001597 	.word	0x08001597
 8001528:	08001597 	.word	0x08001597
 800152c:	08001545 	.word	0x08001545
 8001530:	08001559 	.word	0x08001559
 8001534:	4a79      	ldr	r2, [pc, #484]	; (800171c <HAL_GPIO_Init+0x2b4>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d013      	beq.n	8001562 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800153a:	e02c      	b.n	8001596 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	623b      	str	r3, [r7, #32]
          break;
 8001542:	e029      	b.n	8001598 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	3304      	adds	r3, #4
 800154a:	623b      	str	r3, [r7, #32]
          break;
 800154c:	e024      	b.n	8001598 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	3308      	adds	r3, #8
 8001554:	623b      	str	r3, [r7, #32]
          break;
 8001556:	e01f      	b.n	8001598 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	330c      	adds	r3, #12
 800155e:	623b      	str	r3, [r7, #32]
          break;
 8001560:	e01a      	b.n	8001598 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d102      	bne.n	8001570 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800156a:	2304      	movs	r3, #4
 800156c:	623b      	str	r3, [r7, #32]
          break;
 800156e:	e013      	b.n	8001598 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d105      	bne.n	8001584 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001578:	2308      	movs	r3, #8
 800157a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	69fa      	ldr	r2, [r7, #28]
 8001580:	611a      	str	r2, [r3, #16]
          break;
 8001582:	e009      	b.n	8001598 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001584:	2308      	movs	r3, #8
 8001586:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	69fa      	ldr	r2, [r7, #28]
 800158c:	615a      	str	r2, [r3, #20]
          break;
 800158e:	e003      	b.n	8001598 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001590:	2300      	movs	r3, #0
 8001592:	623b      	str	r3, [r7, #32]
          break;
 8001594:	e000      	b.n	8001598 <HAL_GPIO_Init+0x130>
          break;
 8001596:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	2bff      	cmp	r3, #255	; 0xff
 800159c:	d801      	bhi.n	80015a2 <HAL_GPIO_Init+0x13a>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	e001      	b.n	80015a6 <HAL_GPIO_Init+0x13e>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	3304      	adds	r3, #4
 80015a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	2bff      	cmp	r3, #255	; 0xff
 80015ac:	d802      	bhi.n	80015b4 <HAL_GPIO_Init+0x14c>
 80015ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	e002      	b.n	80015ba <HAL_GPIO_Init+0x152>
 80015b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b6:	3b08      	subs	r3, #8
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	210f      	movs	r1, #15
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	fa01 f303 	lsl.w	r3, r1, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	401a      	ands	r2, r3
 80015cc:	6a39      	ldr	r1, [r7, #32]
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	fa01 f303 	lsl.w	r3, r1, r3
 80015d4:	431a      	orrs	r2, r3
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f000 80b1 	beq.w	800174a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015e8:	4b4d      	ldr	r3, [pc, #308]	; (8001720 <HAL_GPIO_Init+0x2b8>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a4c      	ldr	r2, [pc, #304]	; (8001720 <HAL_GPIO_Init+0x2b8>)
 80015ee:	f043 0301 	orr.w	r3, r3, #1
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b4a      	ldr	r3, [pc, #296]	; (8001720 <HAL_GPIO_Init+0x2b8>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001600:	4a48      	ldr	r2, [pc, #288]	; (8001724 <HAL_GPIO_Init+0x2bc>)
 8001602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001604:	089b      	lsrs	r3, r3, #2
 8001606:	3302      	adds	r3, #2
 8001608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800160c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800160e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001610:	f003 0303 	and.w	r3, r3, #3
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	220f      	movs	r2, #15
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	43db      	mvns	r3, r3
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	4013      	ands	r3, r2
 8001622:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a40      	ldr	r2, [pc, #256]	; (8001728 <HAL_GPIO_Init+0x2c0>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d013      	beq.n	8001654 <HAL_GPIO_Init+0x1ec>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a3f      	ldr	r2, [pc, #252]	; (800172c <HAL_GPIO_Init+0x2c4>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d00d      	beq.n	8001650 <HAL_GPIO_Init+0x1e8>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4a3e      	ldr	r2, [pc, #248]	; (8001730 <HAL_GPIO_Init+0x2c8>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d007      	beq.n	800164c <HAL_GPIO_Init+0x1e4>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a3d      	ldr	r2, [pc, #244]	; (8001734 <HAL_GPIO_Init+0x2cc>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d101      	bne.n	8001648 <HAL_GPIO_Init+0x1e0>
 8001644:	2303      	movs	r3, #3
 8001646:	e006      	b.n	8001656 <HAL_GPIO_Init+0x1ee>
 8001648:	2304      	movs	r3, #4
 800164a:	e004      	b.n	8001656 <HAL_GPIO_Init+0x1ee>
 800164c:	2302      	movs	r3, #2
 800164e:	e002      	b.n	8001656 <HAL_GPIO_Init+0x1ee>
 8001650:	2301      	movs	r3, #1
 8001652:	e000      	b.n	8001656 <HAL_GPIO_Init+0x1ee>
 8001654:	2300      	movs	r3, #0
 8001656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001658:	f002 0203 	and.w	r2, r2, #3
 800165c:	0092      	lsls	r2, r2, #2
 800165e:	4093      	lsls	r3, r2
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	4313      	orrs	r3, r2
 8001664:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001666:	492f      	ldr	r1, [pc, #188]	; (8001724 <HAL_GPIO_Init+0x2bc>)
 8001668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800166a:	089b      	lsrs	r3, r3, #2
 800166c:	3302      	adds	r3, #2
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d006      	beq.n	800168e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001680:	4b2d      	ldr	r3, [pc, #180]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 8001682:	689a      	ldr	r2, [r3, #8]
 8001684:	492c      	ldr	r1, [pc, #176]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	4313      	orrs	r3, r2
 800168a:	608b      	str	r3, [r1, #8]
 800168c:	e006      	b.n	800169c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800168e:	4b2a      	ldr	r3, [pc, #168]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 8001690:	689a      	ldr	r2, [r3, #8]
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	43db      	mvns	r3, r3
 8001696:	4928      	ldr	r1, [pc, #160]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 8001698:	4013      	ands	r3, r2
 800169a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d006      	beq.n	80016b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016a8:	4b23      	ldr	r3, [pc, #140]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016aa:	68da      	ldr	r2, [r3, #12]
 80016ac:	4922      	ldr	r1, [pc, #136]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	60cb      	str	r3, [r1, #12]
 80016b4:	e006      	b.n	80016c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016b6:	4b20      	ldr	r3, [pc, #128]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016b8:	68da      	ldr	r2, [r3, #12]
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	43db      	mvns	r3, r3
 80016be:	491e      	ldr	r1, [pc, #120]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016c0:	4013      	ands	r3, r2
 80016c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d006      	beq.n	80016de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016d0:	4b19      	ldr	r3, [pc, #100]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016d2:	685a      	ldr	r2, [r3, #4]
 80016d4:	4918      	ldr	r1, [pc, #96]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	4313      	orrs	r3, r2
 80016da:	604b      	str	r3, [r1, #4]
 80016dc:	e006      	b.n	80016ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016de:	4b16      	ldr	r3, [pc, #88]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	43db      	mvns	r3, r3
 80016e6:	4914      	ldr	r1, [pc, #80]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016e8:	4013      	ands	r3, r2
 80016ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d021      	beq.n	800173c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016f8:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	490e      	ldr	r1, [pc, #56]	; (8001738 <HAL_GPIO_Init+0x2d0>)
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	4313      	orrs	r3, r2
 8001702:	600b      	str	r3, [r1, #0]
 8001704:	e021      	b.n	800174a <HAL_GPIO_Init+0x2e2>
 8001706:	bf00      	nop
 8001708:	10320000 	.word	0x10320000
 800170c:	10310000 	.word	0x10310000
 8001710:	10220000 	.word	0x10220000
 8001714:	10210000 	.word	0x10210000
 8001718:	10120000 	.word	0x10120000
 800171c:	10110000 	.word	0x10110000
 8001720:	40021000 	.word	0x40021000
 8001724:	40010000 	.word	0x40010000
 8001728:	40010800 	.word	0x40010800
 800172c:	40010c00 	.word	0x40010c00
 8001730:	40011000 	.word	0x40011000
 8001734:	40011400 	.word	0x40011400
 8001738:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800173c:	4b0b      	ldr	r3, [pc, #44]	; (800176c <HAL_GPIO_Init+0x304>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	43db      	mvns	r3, r3
 8001744:	4909      	ldr	r1, [pc, #36]	; (800176c <HAL_GPIO_Init+0x304>)
 8001746:	4013      	ands	r3, r2
 8001748:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800174a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174c:	3301      	adds	r3, #1
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001756:	fa22 f303 	lsr.w	r3, r2, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	f47f ae8e 	bne.w	800147c <HAL_GPIO_Init+0x14>
  }
}
 8001760:	bf00      	nop
 8001762:	bf00      	nop
 8001764:	372c      	adds	r7, #44	; 0x2c
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr
 800176c:	40010400 	.word	0x40010400

08001770 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	460b      	mov	r3, r1
 800177a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689a      	ldr	r2, [r3, #8]
 8001780:	887b      	ldrh	r3, [r7, #2]
 8001782:	4013      	ands	r3, r2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d002      	beq.n	800178e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001788:	2301      	movs	r3, #1
 800178a:	73fb      	strb	r3, [r7, #15]
 800178c:	e001      	b.n	8001792 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800178e:	2300      	movs	r3, #0
 8001790:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001792:	7bfb      	ldrb	r3, [r7, #15]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr

0800179e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	460b      	mov	r3, r1
 80017a8:	807b      	strh	r3, [r7, #2]
 80017aa:	4613      	mov	r3, r2
 80017ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017ae:	787b      	ldrb	r3, [r7, #1]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d003      	beq.n	80017bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017b4:	887a      	ldrh	r2, [r7, #2]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017ba:	e003      	b.n	80017c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017bc:	887b      	ldrh	r3, [r7, #2]
 80017be:	041a      	lsls	r2, r3, #16
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	611a      	str	r2, [r3, #16]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
	...

080017d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e272      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 8087 	beq.w	80018fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017f0:	4b92      	ldr	r3, [pc, #584]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 030c 	and.w	r3, r3, #12
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	d00c      	beq.n	8001816 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017fc:	4b8f      	ldr	r3, [pc, #572]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 030c 	and.w	r3, r3, #12
 8001804:	2b08      	cmp	r3, #8
 8001806:	d112      	bne.n	800182e <HAL_RCC_OscConfig+0x5e>
 8001808:	4b8c      	ldr	r3, [pc, #560]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001814:	d10b      	bne.n	800182e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001816:	4b89      	ldr	r3, [pc, #548]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d06c      	beq.n	80018fc <HAL_RCC_OscConfig+0x12c>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d168      	bne.n	80018fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e24c      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001836:	d106      	bne.n	8001846 <HAL_RCC_OscConfig+0x76>
 8001838:	4b80      	ldr	r3, [pc, #512]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a7f      	ldr	r2, [pc, #508]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 800183e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001842:	6013      	str	r3, [r2, #0]
 8001844:	e02e      	b.n	80018a4 <HAL_RCC_OscConfig+0xd4>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d10c      	bne.n	8001868 <HAL_RCC_OscConfig+0x98>
 800184e:	4b7b      	ldr	r3, [pc, #492]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a7a      	ldr	r2, [pc, #488]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001854:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001858:	6013      	str	r3, [r2, #0]
 800185a:	4b78      	ldr	r3, [pc, #480]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a77      	ldr	r2, [pc, #476]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001860:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	e01d      	b.n	80018a4 <HAL_RCC_OscConfig+0xd4>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001870:	d10c      	bne.n	800188c <HAL_RCC_OscConfig+0xbc>
 8001872:	4b72      	ldr	r3, [pc, #456]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a71      	ldr	r2, [pc, #452]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001878:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	4b6f      	ldr	r3, [pc, #444]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a6e      	ldr	r2, [pc, #440]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	e00b      	b.n	80018a4 <HAL_RCC_OscConfig+0xd4>
 800188c:	4b6b      	ldr	r3, [pc, #428]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a6a      	ldr	r2, [pc, #424]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	4b68      	ldr	r3, [pc, #416]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a67      	ldr	r2, [pc, #412]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 800189e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d013      	beq.n	80018d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ac:	f7ff fbee 	bl	800108c <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b4:	f7ff fbea 	bl	800108c <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b64      	cmp	r3, #100	; 0x64
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e200      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c6:	4b5d      	ldr	r3, [pc, #372]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d0f0      	beq.n	80018b4 <HAL_RCC_OscConfig+0xe4>
 80018d2:	e014      	b.n	80018fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff fbda 	bl	800108c <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff fbd6 	bl	800108c <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	; 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e1ec      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ee:	4b53      	ldr	r3, [pc, #332]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1f0      	bne.n	80018dc <HAL_RCC_OscConfig+0x10c>
 80018fa:	e000      	b.n	80018fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	2b00      	cmp	r3, #0
 8001908:	d063      	beq.n	80019d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800190a:	4b4c      	ldr	r3, [pc, #304]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f003 030c 	and.w	r3, r3, #12
 8001912:	2b00      	cmp	r3, #0
 8001914:	d00b      	beq.n	800192e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001916:	4b49      	ldr	r3, [pc, #292]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 030c 	and.w	r3, r3, #12
 800191e:	2b08      	cmp	r3, #8
 8001920:	d11c      	bne.n	800195c <HAL_RCC_OscConfig+0x18c>
 8001922:	4b46      	ldr	r3, [pc, #280]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d116      	bne.n	800195c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800192e:	4b43      	ldr	r3, [pc, #268]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d005      	beq.n	8001946 <HAL_RCC_OscConfig+0x176>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d001      	beq.n	8001946 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e1c0      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001946:	4b3d      	ldr	r3, [pc, #244]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	695b      	ldr	r3, [r3, #20]
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	4939      	ldr	r1, [pc, #228]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001956:	4313      	orrs	r3, r2
 8001958:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800195a:	e03a      	b.n	80019d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d020      	beq.n	80019a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001964:	4b36      	ldr	r3, [pc, #216]	; (8001a40 <HAL_RCC_OscConfig+0x270>)
 8001966:	2201      	movs	r2, #1
 8001968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196a:	f7ff fb8f 	bl	800108c <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001972:	f7ff fb8b 	bl	800108c <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e1a1      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001984:	4b2d      	ldr	r3, [pc, #180]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001990:	4b2a      	ldr	r3, [pc, #168]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	4927      	ldr	r1, [pc, #156]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 80019a0:	4313      	orrs	r3, r2
 80019a2:	600b      	str	r3, [r1, #0]
 80019a4:	e015      	b.n	80019d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019a6:	4b26      	ldr	r3, [pc, #152]	; (8001a40 <HAL_RCC_OscConfig+0x270>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ac:	f7ff fb6e 	bl	800108c <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019b2:	e008      	b.n	80019c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019b4:	f7ff fb6a 	bl	800108c <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d901      	bls.n	80019c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e180      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019c6:	4b1d      	ldr	r3, [pc, #116]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1f0      	bne.n	80019b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d03a      	beq.n	8001a54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d019      	beq.n	8001a1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019e6:	4b17      	ldr	r3, [pc, #92]	; (8001a44 <HAL_RCC_OscConfig+0x274>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ec:	f7ff fb4e 	bl	800108c <HAL_GetTick>
 80019f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019f2:	e008      	b.n	8001a06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019f4:	f7ff fb4a 	bl	800108c <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e160      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a06:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <HAL_RCC_OscConfig+0x26c>)
 8001a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d0f0      	beq.n	80019f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a12:	2001      	movs	r0, #1
 8001a14:	f000 face 	bl	8001fb4 <RCC_Delay>
 8001a18:	e01c      	b.n	8001a54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	; (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a20:	f7ff fb34 	bl	800108c <HAL_GetTick>
 8001a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a26:	e00f      	b.n	8001a48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a28:	f7ff fb30 	bl	800108c <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d908      	bls.n	8001a48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e146      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
 8001a3a:	bf00      	nop
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	42420000 	.word	0x42420000
 8001a44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a48:	4b92      	ldr	r3, [pc, #584]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d1e9      	bne.n	8001a28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f000 80a6 	beq.w	8001bae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a62:	2300      	movs	r3, #0
 8001a64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a66:	4b8b      	ldr	r3, [pc, #556]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10d      	bne.n	8001a8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	4b88      	ldr	r3, [pc, #544]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	4a87      	ldr	r2, [pc, #540]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	61d3      	str	r3, [r2, #28]
 8001a7e:	4b85      	ldr	r3, [pc, #532]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8e:	4b82      	ldr	r3, [pc, #520]	; (8001c98 <HAL_RCC_OscConfig+0x4c8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d118      	bne.n	8001acc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a9a:	4b7f      	ldr	r3, [pc, #508]	; (8001c98 <HAL_RCC_OscConfig+0x4c8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a7e      	ldr	r2, [pc, #504]	; (8001c98 <HAL_RCC_OscConfig+0x4c8>)
 8001aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aa6:	f7ff faf1 	bl	800108c <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aae:	f7ff faed 	bl	800108c <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b64      	cmp	r3, #100	; 0x64
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e103      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac0:	4b75      	ldr	r3, [pc, #468]	; (8001c98 <HAL_RCC_OscConfig+0x4c8>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d106      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x312>
 8001ad4:	4b6f      	ldr	r3, [pc, #444]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	4a6e      	ldr	r2, [pc, #440]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6213      	str	r3, [r2, #32]
 8001ae0:	e02d      	b.n	8001b3e <HAL_RCC_OscConfig+0x36e>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d10c      	bne.n	8001b04 <HAL_RCC_OscConfig+0x334>
 8001aea:	4b6a      	ldr	r3, [pc, #424]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	4a69      	ldr	r2, [pc, #420]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001af0:	f023 0301 	bic.w	r3, r3, #1
 8001af4:	6213      	str	r3, [r2, #32]
 8001af6:	4b67      	ldr	r3, [pc, #412]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	6a1b      	ldr	r3, [r3, #32]
 8001afa:	4a66      	ldr	r2, [pc, #408]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001afc:	f023 0304 	bic.w	r3, r3, #4
 8001b00:	6213      	str	r3, [r2, #32]
 8001b02:	e01c      	b.n	8001b3e <HAL_RCC_OscConfig+0x36e>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	2b05      	cmp	r3, #5
 8001b0a:	d10c      	bne.n	8001b26 <HAL_RCC_OscConfig+0x356>
 8001b0c:	4b61      	ldr	r3, [pc, #388]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	4a60      	ldr	r2, [pc, #384]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b12:	f043 0304 	orr.w	r3, r3, #4
 8001b16:	6213      	str	r3, [r2, #32]
 8001b18:	4b5e      	ldr	r3, [pc, #376]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	4a5d      	ldr	r2, [pc, #372]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6213      	str	r3, [r2, #32]
 8001b24:	e00b      	b.n	8001b3e <HAL_RCC_OscConfig+0x36e>
 8001b26:	4b5b      	ldr	r3, [pc, #364]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	4a5a      	ldr	r2, [pc, #360]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	f023 0301 	bic.w	r3, r3, #1
 8001b30:	6213      	str	r3, [r2, #32]
 8001b32:	4b58      	ldr	r3, [pc, #352]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b34:	6a1b      	ldr	r3, [r3, #32]
 8001b36:	4a57      	ldr	r2, [pc, #348]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b38:	f023 0304 	bic.w	r3, r3, #4
 8001b3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d015      	beq.n	8001b72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b46:	f7ff faa1 	bl	800108c <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4c:	e00a      	b.n	8001b64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7ff fa9d 	bl	800108c <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e0b1      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b64:	4b4b      	ldr	r3, [pc, #300]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0ee      	beq.n	8001b4e <HAL_RCC_OscConfig+0x37e>
 8001b70:	e014      	b.n	8001b9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b72:	f7ff fa8b 	bl	800108c <HAL_GetTick>
 8001b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b78:	e00a      	b.n	8001b90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7a:	f7ff fa87 	bl	800108c <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e09b      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b90:	4b40      	ldr	r3, [pc, #256]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1ee      	bne.n	8001b7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b9c:	7dfb      	ldrb	r3, [r7, #23]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d105      	bne.n	8001bae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ba2:	4b3c      	ldr	r3, [pc, #240]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	4a3b      	ldr	r2, [pc, #236]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 8087 	beq.w	8001cc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bb8:	4b36      	ldr	r3, [pc, #216]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 030c 	and.w	r3, r3, #12
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	d061      	beq.n	8001c88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d146      	bne.n	8001c5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bcc:	4b33      	ldr	r3, [pc, #204]	; (8001c9c <HAL_RCC_OscConfig+0x4cc>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd2:	f7ff fa5b 	bl	800108c <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd8:	e008      	b.n	8001bec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bda:	f7ff fa57 	bl	800108c <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e06d      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bec:	4b29      	ldr	r3, [pc, #164]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1f0      	bne.n	8001bda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a1b      	ldr	r3, [r3, #32]
 8001bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c00:	d108      	bne.n	8001c14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c02:	4b24      	ldr	r3, [pc, #144]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	4921      	ldr	r1, [pc, #132]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c14:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a19      	ldr	r1, [r3, #32]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c24:	430b      	orrs	r3, r1
 8001c26:	491b      	ldr	r1, [pc, #108]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c2c:	4b1b      	ldr	r3, [pc, #108]	; (8001c9c <HAL_RCC_OscConfig+0x4cc>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c32:	f7ff fa2b 	bl	800108c <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c38:	e008      	b.n	8001c4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c3a:	f7ff fa27 	bl	800108c <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e03d      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d0f0      	beq.n	8001c3a <HAL_RCC_OscConfig+0x46a>
 8001c58:	e035      	b.n	8001cc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <HAL_RCC_OscConfig+0x4cc>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c60:	f7ff fa14 	bl	800108c <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c68:	f7ff fa10 	bl	800108c <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e026      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c7a:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <HAL_RCC_OscConfig+0x4c4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x498>
 8001c86:	e01e      	b.n	8001cc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	69db      	ldr	r3, [r3, #28]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d107      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e019      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
 8001c94:	40021000 	.word	0x40021000
 8001c98:	40007000 	.word	0x40007000
 8001c9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ca0:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <HAL_RCC_OscConfig+0x500>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d106      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d001      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e000      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40021000 	.word	0x40021000

08001cd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d101      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e0d0      	b.n	8001e8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ce8:	4b6a      	ldr	r3, [pc, #424]	; (8001e94 <HAL_RCC_ClockConfig+0x1c0>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d910      	bls.n	8001d18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cf6:	4b67      	ldr	r3, [pc, #412]	; (8001e94 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f023 0207 	bic.w	r2, r3, #7
 8001cfe:	4965      	ldr	r1, [pc, #404]	; (8001e94 <HAL_RCC_ClockConfig+0x1c0>)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d06:	4b63      	ldr	r3, [pc, #396]	; (8001e94 <HAL_RCC_ClockConfig+0x1c0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	683a      	ldr	r2, [r7, #0]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d001      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e0b8      	b.n	8001e8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d020      	beq.n	8001d66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0304 	and.w	r3, r3, #4
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d005      	beq.n	8001d3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d30:	4b59      	ldr	r3, [pc, #356]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	4a58      	ldr	r2, [pc, #352]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d36:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0308 	and.w	r3, r3, #8
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d005      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d48:	4b53      	ldr	r3, [pc, #332]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	4a52      	ldr	r2, [pc, #328]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d54:	4b50      	ldr	r3, [pc, #320]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	494d      	ldr	r1, [pc, #308]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d040      	beq.n	8001df4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d107      	bne.n	8001d8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d7a:	4b47      	ldr	r3, [pc, #284]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d115      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e07f      	b.n	8001e8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d107      	bne.n	8001da2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d92:	4b41      	ldr	r3, [pc, #260]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d109      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e073      	b.n	8001e8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da2:	4b3d      	ldr	r3, [pc, #244]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e06b      	b.n	8001e8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001db2:	4b39      	ldr	r3, [pc, #228]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f023 0203 	bic.w	r2, r3, #3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	4936      	ldr	r1, [pc, #216]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dc4:	f7ff f962 	bl	800108c <HAL_GetTick>
 8001dc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dca:	e00a      	b.n	8001de2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dcc:	f7ff f95e 	bl	800108c <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e053      	b.n	8001e8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de2:	4b2d      	ldr	r3, [pc, #180]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 020c 	and.w	r2, r3, #12
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d1eb      	bne.n	8001dcc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001df4:	4b27      	ldr	r3, [pc, #156]	; (8001e94 <HAL_RCC_ClockConfig+0x1c0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0307 	and.w	r3, r3, #7
 8001dfc:	683a      	ldr	r2, [r7, #0]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d210      	bcs.n	8001e24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e02:	4b24      	ldr	r3, [pc, #144]	; (8001e94 <HAL_RCC_ClockConfig+0x1c0>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f023 0207 	bic.w	r2, r3, #7
 8001e0a:	4922      	ldr	r1, [pc, #136]	; (8001e94 <HAL_RCC_ClockConfig+0x1c0>)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e12:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <HAL_RCC_ClockConfig+0x1c0>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	683a      	ldr	r2, [r7, #0]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d001      	beq.n	8001e24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e032      	b.n	8001e8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0304 	and.w	r3, r3, #4
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d008      	beq.n	8001e42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e30:	4b19      	ldr	r3, [pc, #100]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	4916      	ldr	r1, [pc, #88]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0308 	and.w	r3, r3, #8
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d009      	beq.n	8001e62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e4e:	4b12      	ldr	r3, [pc, #72]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	490e      	ldr	r1, [pc, #56]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e62:	f000 f821 	bl	8001ea8 <HAL_RCC_GetSysClockFreq>
 8001e66:	4602      	mov	r2, r0
 8001e68:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	091b      	lsrs	r3, r3, #4
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	490a      	ldr	r1, [pc, #40]	; (8001e9c <HAL_RCC_ClockConfig+0x1c8>)
 8001e74:	5ccb      	ldrb	r3, [r1, r3]
 8001e76:	fa22 f303 	lsr.w	r3, r2, r3
 8001e7a:	4a09      	ldr	r2, [pc, #36]	; (8001ea0 <HAL_RCC_ClockConfig+0x1cc>)
 8001e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e7e:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <HAL_RCC_ClockConfig+0x1d0>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff f8c0 	bl	8001008 <HAL_InitTick>

  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40022000 	.word	0x40022000
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	08003b28 	.word	0x08003b28
 8001ea0:	20000000 	.word	0x20000000
 8001ea4:	20000004 	.word	0x20000004

08001ea8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	2300      	movs	r3, #0
 8001ebc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ec2:	4b1e      	ldr	r3, [pc, #120]	; (8001f3c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f003 030c 	and.w	r3, r3, #12
 8001ece:	2b04      	cmp	r3, #4
 8001ed0:	d002      	beq.n	8001ed8 <HAL_RCC_GetSysClockFreq+0x30>
 8001ed2:	2b08      	cmp	r3, #8
 8001ed4:	d003      	beq.n	8001ede <HAL_RCC_GetSysClockFreq+0x36>
 8001ed6:	e027      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ed8:	4b19      	ldr	r3, [pc, #100]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8001eda:	613b      	str	r3, [r7, #16]
      break;
 8001edc:	e027      	b.n	8001f2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	0c9b      	lsrs	r3, r3, #18
 8001ee2:	f003 030f 	and.w	r3, r3, #15
 8001ee6:	4a17      	ldr	r2, [pc, #92]	; (8001f44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ee8:	5cd3      	ldrb	r3, [r2, r3]
 8001eea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d010      	beq.n	8001f18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ef6:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	0c5b      	lsrs	r3, r3, #17
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	4a11      	ldr	r2, [pc, #68]	; (8001f48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f02:	5cd3      	ldrb	r3, [r2, r3]
 8001f04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a0d      	ldr	r2, [pc, #52]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f0a:	fb03 f202 	mul.w	r2, r3, r2
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	e004      	b.n	8001f22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a0c      	ldr	r2, [pc, #48]	; (8001f4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f1c:	fb02 f303 	mul.w	r3, r2, r3
 8001f20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	613b      	str	r3, [r7, #16]
      break;
 8001f26:	e002      	b.n	8001f2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f28:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f2a:	613b      	str	r3, [r7, #16]
      break;
 8001f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f2e:	693b      	ldr	r3, [r7, #16]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	371c      	adds	r7, #28
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	007a1200 	.word	0x007a1200
 8001f44:	08003b40 	.word	0x08003b40
 8001f48:	08003b50 	.word	0x08003b50
 8001f4c:	003d0900 	.word	0x003d0900

08001f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f54:	4b02      	ldr	r3, [pc, #8]	; (8001f60 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f56:	681b      	ldr	r3, [r3, #0]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	20000000 	.word	0x20000000

08001f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f68:	f7ff fff2 	bl	8001f50 <HAL_RCC_GetHCLKFreq>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	4b05      	ldr	r3, [pc, #20]	; (8001f84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	0a1b      	lsrs	r3, r3, #8
 8001f74:	f003 0307 	and.w	r3, r3, #7
 8001f78:	4903      	ldr	r1, [pc, #12]	; (8001f88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f7a:	5ccb      	ldrb	r3, [r1, r3]
 8001f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40021000 	.word	0x40021000
 8001f88:	08003b38 	.word	0x08003b38

08001f8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f90:	f7ff ffde 	bl	8001f50 <HAL_RCC_GetHCLKFreq>
 8001f94:	4602      	mov	r2, r0
 8001f96:	4b05      	ldr	r3, [pc, #20]	; (8001fac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	0adb      	lsrs	r3, r3, #11
 8001f9c:	f003 0307 	and.w	r3, r3, #7
 8001fa0:	4903      	ldr	r1, [pc, #12]	; (8001fb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fa2:	5ccb      	ldrb	r3, [r1, r3]
 8001fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	08003b38 	.word	0x08003b38

08001fb4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fbc:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <RCC_Delay+0x34>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0a      	ldr	r2, [pc, #40]	; (8001fec <RCC_Delay+0x38>)
 8001fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc6:	0a5b      	lsrs	r3, r3, #9
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	fb02 f303 	mul.w	r3, r2, r3
 8001fce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fd0:	bf00      	nop
  }
  while (Delay --);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	1e5a      	subs	r2, r3, #1
 8001fd6:	60fa      	str	r2, [r7, #12]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1f9      	bne.n	8001fd0 <RCC_Delay+0x1c>
}
 8001fdc:	bf00      	nop
 8001fde:	bf00      	nop
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr
 8001fe8:	20000000 	.word	0x20000000
 8001fec:	10624dd3 	.word	0x10624dd3

08001ff0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e041      	b.n	8002086 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d106      	bne.n	800201c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f7fe feda 	bl	8000dd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2202      	movs	r2, #2
 8002020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3304      	adds	r3, #4
 800202c:	4619      	mov	r1, r3
 800202e:	4610      	mov	r0, r2
 8002030:	f000 f992 	bl	8002358 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2201      	movs	r2, #1
 8002070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d001      	beq.n	80020a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e032      	b.n	800210e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2202      	movs	r2, #2
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a18      	ldr	r2, [pc, #96]	; (8002118 <HAL_TIM_Base_Start+0x88>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d00e      	beq.n	80020d8 <HAL_TIM_Base_Start+0x48>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020c2:	d009      	beq.n	80020d8 <HAL_TIM_Base_Start+0x48>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a14      	ldr	r2, [pc, #80]	; (800211c <HAL_TIM_Base_Start+0x8c>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d004      	beq.n	80020d8 <HAL_TIM_Base_Start+0x48>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a13      	ldr	r2, [pc, #76]	; (8002120 <HAL_TIM_Base_Start+0x90>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d111      	bne.n	80020fc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 0307 	and.w	r3, r3, #7
 80020e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2b06      	cmp	r3, #6
 80020e8:	d010      	beq.n	800210c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f042 0201 	orr.w	r2, r2, #1
 80020f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020fa:	e007      	b.n	800210c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0201 	orr.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr
 8002118:	40012c00 	.word	0x40012c00
 800211c:	40000400 	.word	0x40000400
 8002120:	40000800 	.word	0x40000800

08002124 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b01      	cmp	r3, #1
 8002136:	d001      	beq.n	800213c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e03a      	b.n	80021b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2202      	movs	r2, #2
 8002140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68da      	ldr	r2, [r3, #12]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a18      	ldr	r2, [pc, #96]	; (80021bc <HAL_TIM_Base_Start_IT+0x98>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d00e      	beq.n	800217c <HAL_TIM_Base_Start_IT+0x58>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002166:	d009      	beq.n	800217c <HAL_TIM_Base_Start_IT+0x58>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a14      	ldr	r2, [pc, #80]	; (80021c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d004      	beq.n	800217c <HAL_TIM_Base_Start_IT+0x58>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a13      	ldr	r2, [pc, #76]	; (80021c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d111      	bne.n	80021a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b06      	cmp	r3, #6
 800218c:	d010      	beq.n	80021b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f042 0201 	orr.w	r2, r2, #1
 800219c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800219e:	e007      	b.n	80021b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f042 0201 	orr.w	r2, r2, #1
 80021ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr
 80021bc:	40012c00 	.word	0x40012c00
 80021c0:	40000400 	.word	0x40000400
 80021c4:	40000800 	.word	0x40000800

080021c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021d2:	2300      	movs	r3, #0
 80021d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d101      	bne.n	80021e4 <HAL_TIM_ConfigClockSource+0x1c>
 80021e0:	2302      	movs	r3, #2
 80021e2:	e0b4      	b.n	800234e <HAL_TIM_ConfigClockSource+0x186>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2202      	movs	r2, #2
 80021f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002202:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800220a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68ba      	ldr	r2, [r7, #8]
 8002212:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800221c:	d03e      	beq.n	800229c <HAL_TIM_ConfigClockSource+0xd4>
 800221e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002222:	f200 8087 	bhi.w	8002334 <HAL_TIM_ConfigClockSource+0x16c>
 8002226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800222a:	f000 8086 	beq.w	800233a <HAL_TIM_ConfigClockSource+0x172>
 800222e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002232:	d87f      	bhi.n	8002334 <HAL_TIM_ConfigClockSource+0x16c>
 8002234:	2b70      	cmp	r3, #112	; 0x70
 8002236:	d01a      	beq.n	800226e <HAL_TIM_ConfigClockSource+0xa6>
 8002238:	2b70      	cmp	r3, #112	; 0x70
 800223a:	d87b      	bhi.n	8002334 <HAL_TIM_ConfigClockSource+0x16c>
 800223c:	2b60      	cmp	r3, #96	; 0x60
 800223e:	d050      	beq.n	80022e2 <HAL_TIM_ConfigClockSource+0x11a>
 8002240:	2b60      	cmp	r3, #96	; 0x60
 8002242:	d877      	bhi.n	8002334 <HAL_TIM_ConfigClockSource+0x16c>
 8002244:	2b50      	cmp	r3, #80	; 0x50
 8002246:	d03c      	beq.n	80022c2 <HAL_TIM_ConfigClockSource+0xfa>
 8002248:	2b50      	cmp	r3, #80	; 0x50
 800224a:	d873      	bhi.n	8002334 <HAL_TIM_ConfigClockSource+0x16c>
 800224c:	2b40      	cmp	r3, #64	; 0x40
 800224e:	d058      	beq.n	8002302 <HAL_TIM_ConfigClockSource+0x13a>
 8002250:	2b40      	cmp	r3, #64	; 0x40
 8002252:	d86f      	bhi.n	8002334 <HAL_TIM_ConfigClockSource+0x16c>
 8002254:	2b30      	cmp	r3, #48	; 0x30
 8002256:	d064      	beq.n	8002322 <HAL_TIM_ConfigClockSource+0x15a>
 8002258:	2b30      	cmp	r3, #48	; 0x30
 800225a:	d86b      	bhi.n	8002334 <HAL_TIM_ConfigClockSource+0x16c>
 800225c:	2b20      	cmp	r3, #32
 800225e:	d060      	beq.n	8002322 <HAL_TIM_ConfigClockSource+0x15a>
 8002260:	2b20      	cmp	r3, #32
 8002262:	d867      	bhi.n	8002334 <HAL_TIM_ConfigClockSource+0x16c>
 8002264:	2b00      	cmp	r3, #0
 8002266:	d05c      	beq.n	8002322 <HAL_TIM_ConfigClockSource+0x15a>
 8002268:	2b10      	cmp	r3, #16
 800226a:	d05a      	beq.n	8002322 <HAL_TIM_ConfigClockSource+0x15a>
 800226c:	e062      	b.n	8002334 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6818      	ldr	r0, [r3, #0]
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	6899      	ldr	r1, [r3, #8]
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	f000 f944 	bl	800250a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002290:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68ba      	ldr	r2, [r7, #8]
 8002298:	609a      	str	r2, [r3, #8]
      break;
 800229a:	e04f      	b.n	800233c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6818      	ldr	r0, [r3, #0]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	6899      	ldr	r1, [r3, #8]
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	f000 f92d 	bl	800250a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689a      	ldr	r2, [r3, #8]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022be:	609a      	str	r2, [r3, #8]
      break;
 80022c0:	e03c      	b.n	800233c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6818      	ldr	r0, [r3, #0]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	6859      	ldr	r1, [r3, #4]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	461a      	mov	r2, r3
 80022d0:	f000 f8a4 	bl	800241c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2150      	movs	r1, #80	; 0x50
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f8fb 	bl	80024d6 <TIM_ITRx_SetConfig>
      break;
 80022e0:	e02c      	b.n	800233c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6818      	ldr	r0, [r3, #0]
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	6859      	ldr	r1, [r3, #4]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	461a      	mov	r2, r3
 80022f0:	f000 f8c2 	bl	8002478 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2160      	movs	r1, #96	; 0x60
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 f8eb 	bl	80024d6 <TIM_ITRx_SetConfig>
      break;
 8002300:	e01c      	b.n	800233c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6818      	ldr	r0, [r3, #0]
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	6859      	ldr	r1, [r3, #4]
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	461a      	mov	r2, r3
 8002310:	f000 f884 	bl	800241c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2140      	movs	r1, #64	; 0x40
 800231a:	4618      	mov	r0, r3
 800231c:	f000 f8db 	bl	80024d6 <TIM_ITRx_SetConfig>
      break;
 8002320:	e00c      	b.n	800233c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4619      	mov	r1, r3
 800232c:	4610      	mov	r0, r2
 800232e:	f000 f8d2 	bl	80024d6 <TIM_ITRx_SetConfig>
      break;
 8002332:	e003      	b.n	800233c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	73fb      	strb	r3, [r7, #15]
      break;
 8002338:	e000      	b.n	800233c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800233a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800234c:	7bfb      	ldrb	r3, [r7, #15]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
	...

08002358 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a29      	ldr	r2, [pc, #164]	; (8002410 <TIM_Base_SetConfig+0xb8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d00b      	beq.n	8002388 <TIM_Base_SetConfig+0x30>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002376:	d007      	beq.n	8002388 <TIM_Base_SetConfig+0x30>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a26      	ldr	r2, [pc, #152]	; (8002414 <TIM_Base_SetConfig+0xbc>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d003      	beq.n	8002388 <TIM_Base_SetConfig+0x30>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a25      	ldr	r2, [pc, #148]	; (8002418 <TIM_Base_SetConfig+0xc0>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d108      	bne.n	800239a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800238e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	4313      	orrs	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a1c      	ldr	r2, [pc, #112]	; (8002410 <TIM_Base_SetConfig+0xb8>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d00b      	beq.n	80023ba <TIM_Base_SetConfig+0x62>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023a8:	d007      	beq.n	80023ba <TIM_Base_SetConfig+0x62>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a19      	ldr	r2, [pc, #100]	; (8002414 <TIM_Base_SetConfig+0xbc>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d003      	beq.n	80023ba <TIM_Base_SetConfig+0x62>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a18      	ldr	r2, [pc, #96]	; (8002418 <TIM_Base_SetConfig+0xc0>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d108      	bne.n	80023cc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a07      	ldr	r2, [pc, #28]	; (8002410 <TIM_Base_SetConfig+0xb8>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d103      	bne.n	8002400 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	615a      	str	r2, [r3, #20]
}
 8002406:	bf00      	nop
 8002408:	3714      	adds	r7, #20
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr
 8002410:	40012c00 	.word	0x40012c00
 8002414:	40000400 	.word	0x40000400
 8002418:	40000800 	.word	0x40000800

0800241c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800241c:	b480      	push	{r7}
 800241e:	b087      	sub	sp, #28
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6a1b      	ldr	r3, [r3, #32]
 8002432:	f023 0201 	bic.w	r2, r3, #1
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002446:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4313      	orrs	r3, r2
 8002450:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	f023 030a 	bic.w	r3, r3, #10
 8002458:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	4313      	orrs	r3, r2
 8002460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	621a      	str	r2, [r3, #32]
}
 800246e:	bf00      	nop
 8002470:	371c      	adds	r7, #28
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr

08002478 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002478:	b480      	push	{r7}
 800247a:	b087      	sub	sp, #28
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6a1b      	ldr	r3, [r3, #32]
 8002488:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	f023 0210 	bic.w	r2, r3, #16
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80024a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	031b      	lsls	r3, r3, #12
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80024b4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	011b      	lsls	r3, r3, #4
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	4313      	orrs	r3, r2
 80024be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	621a      	str	r2, [r3, #32]
}
 80024cc:	bf00      	nop
 80024ce:	371c      	adds	r7, #28
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr

080024d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80024d6:	b480      	push	{r7}
 80024d8:	b085      	sub	sp, #20
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
 80024de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	f043 0307 	orr.w	r3, r3, #7
 80024f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	609a      	str	r2, [r3, #8]
}
 8002500:	bf00      	nop
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr

0800250a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800250a:	b480      	push	{r7}
 800250c:	b087      	sub	sp, #28
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
 8002516:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002524:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	021a      	lsls	r2, r3, #8
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	431a      	orrs	r2, r3
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	4313      	orrs	r3, r2
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	4313      	orrs	r3, r2
 8002536:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	609a      	str	r2, [r3, #8]
}
 800253e:	bf00      	nop
 8002540:	371c      	adds	r7, #28
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr

08002548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002558:	2b01      	cmp	r3, #1
 800255a:	d101      	bne.n	8002560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800255c:	2302      	movs	r3, #2
 800255e:	e046      	b.n	80025ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2202      	movs	r2, #2
 800256c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002586:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68fa      	ldr	r2, [r7, #12]
 800258e:	4313      	orrs	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a16      	ldr	r2, [pc, #88]	; (80025f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d00e      	beq.n	80025c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025ac:	d009      	beq.n	80025c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a12      	ldr	r2, [pc, #72]	; (80025fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d004      	beq.n	80025c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a10      	ldr	r2, [pc, #64]	; (8002600 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d10c      	bne.n	80025dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68ba      	ldr	r2, [r7, #8]
 80025da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr
 80025f8:	40012c00 	.word	0x40012c00
 80025fc:	40000400 	.word	0x40000400
 8002600:	40000800 	.word	0x40000800

08002604 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e042      	b.n	800269c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7fe fbee 	bl	8000e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2224      	movs	r2, #36	; 0x24
 8002634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002646:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 fd11 	bl	8003070 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	691a      	ldr	r2, [r3, #16]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800265c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	695a      	ldr	r2, [r3, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800266c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800267c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2220      	movs	r2, #32
 8002688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2220      	movs	r2, #32
 8002690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	4613      	mov	r3, r2
 80026b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b20      	cmp	r3, #32
 80026bc:	d121      	bne.n	8002702 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d002      	beq.n	80026ca <HAL_UART_Transmit_IT+0x26>
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e01a      	b.n	8002704 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	88fa      	ldrh	r2, [r7, #6]
 80026d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	88fa      	ldrh	r2, [r7, #6]
 80026de:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2221      	movs	r2, #33	; 0x21
 80026ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68da      	ldr	r2, [r3, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80026fc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80026fe:	2300      	movs	r3, #0
 8002700:	e000      	b.n	8002704 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8002702:	2302      	movs	r3, #2
  }
}
 8002704:	4618      	mov	r0, r3
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	bc80      	pop	{r7}
 800270c:	4770      	bx	lr

0800270e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	4613      	mov	r3, r2
 800271a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b20      	cmp	r3, #32
 8002726:	d112      	bne.n	800274e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d002      	beq.n	8002734 <HAL_UART_Receive_IT+0x26>
 800272e:	88fb      	ldrh	r3, [r7, #6]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d101      	bne.n	8002738 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e00b      	b.n	8002750 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2200      	movs	r2, #0
 800273c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800273e:	88fb      	ldrh	r3, [r7, #6]
 8002740:	461a      	mov	r2, r3
 8002742:	68b9      	ldr	r1, [r7, #8]
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 fabf 	bl	8002cc8 <UART_Start_Receive_IT>
 800274a:	4603      	mov	r3, r0
 800274c:	e000      	b.n	8002750 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800274e:	2302      	movs	r3, #2
  }
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b0ba      	sub	sp, #232	; 0xe8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800277e:	2300      	movs	r3, #0
 8002780:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002784:	2300      	movs	r3, #0
 8002786:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800278a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002796:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10f      	bne.n	80027be <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800279e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027a2:	f003 0320 	and.w	r3, r3, #32
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d009      	beq.n	80027be <HAL_UART_IRQHandler+0x66>
 80027aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027ae:	f003 0320 	and.w	r3, r3, #32
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 fb9c 	bl	8002ef4 <UART_Receive_IT>
      return;
 80027bc:	e25b      	b.n	8002c76 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80027be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f000 80de 	beq.w	8002984 <HAL_UART_IRQHandler+0x22c>
 80027c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d106      	bne.n	80027e2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027d8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 80d1 	beq.w	8002984 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d00b      	beq.n	8002806 <HAL_UART_IRQHandler+0xae>
 80027ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d005      	beq.n	8002806 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fe:	f043 0201 	orr.w	r2, r3, #1
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800280a:	f003 0304 	and.w	r3, r3, #4
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00b      	beq.n	800282a <HAL_UART_IRQHandler+0xd2>
 8002812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b00      	cmp	r3, #0
 800281c:	d005      	beq.n	800282a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002822:	f043 0202 	orr.w	r2, r3, #2
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800282a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00b      	beq.n	800284e <HAL_UART_IRQHandler+0xf6>
 8002836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	d005      	beq.n	800284e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002846:	f043 0204 	orr.w	r2, r3, #4
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800284e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b00      	cmp	r3, #0
 8002858:	d011      	beq.n	800287e <HAL_UART_IRQHandler+0x126>
 800285a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800285e:	f003 0320 	and.w	r3, r3, #32
 8002862:	2b00      	cmp	r3, #0
 8002864:	d105      	bne.n	8002872 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b00      	cmp	r3, #0
 8002870:	d005      	beq.n	800287e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002876:	f043 0208 	orr.w	r2, r3, #8
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 81f2 	beq.w	8002c6c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800288c:	f003 0320 	and.w	r3, r3, #32
 8002890:	2b00      	cmp	r3, #0
 8002892:	d008      	beq.n	80028a6 <HAL_UART_IRQHandler+0x14e>
 8002894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002898:	f003 0320 	and.w	r3, r3, #32
 800289c:	2b00      	cmp	r3, #0
 800289e:	d002      	beq.n	80028a6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f000 fb27 	bl	8002ef4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	bf14      	ite	ne
 80028b4:	2301      	movne	r3, #1
 80028b6:	2300      	moveq	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d103      	bne.n	80028d2 <HAL_UART_IRQHandler+0x17a>
 80028ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d04f      	beq.n	8002972 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fa31 	bl	8002d3a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d041      	beq.n	800296a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	3314      	adds	r3, #20
 80028ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028f4:	e853 3f00 	ldrex	r3, [r3]
 80028f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80028fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002900:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002904:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	3314      	adds	r3, #20
 800290e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002912:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002916:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800291a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800291e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002922:	e841 2300 	strex	r3, r2, [r1]
 8002926:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800292a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1d9      	bne.n	80028e6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002936:	2b00      	cmp	r3, #0
 8002938:	d013      	beq.n	8002962 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293e:	4a7e      	ldr	r2, [pc, #504]	; (8002b38 <HAL_UART_IRQHandler+0x3e0>)
 8002940:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002946:	4618      	mov	r0, r3
 8002948:	f7fe fd16 	bl	8001378 <HAL_DMA_Abort_IT>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d016      	beq.n	8002980 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800295c:	4610      	mov	r0, r2
 800295e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002960:	e00e      	b.n	8002980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 f99c 	bl	8002ca0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002968:	e00a      	b.n	8002980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f998 	bl	8002ca0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002970:	e006      	b.n	8002980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 f994 	bl	8002ca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800297e:	e175      	b.n	8002c6c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002980:	bf00      	nop
    return;
 8002982:	e173      	b.n	8002c6c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002988:	2b01      	cmp	r3, #1
 800298a:	f040 814f 	bne.w	8002c2c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800298e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002992:	f003 0310 	and.w	r3, r3, #16
 8002996:	2b00      	cmp	r3, #0
 8002998:	f000 8148 	beq.w	8002c2c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800299c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029a0:	f003 0310 	and.w	r3, r3, #16
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 8141 	beq.w	8002c2c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029aa:	2300      	movs	r3, #0
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	60bb      	str	r3, [r7, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 80b6 	beq.w	8002b3c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80029dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f000 8145 	beq.w	8002c70 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80029ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029ee:	429a      	cmp	r2, r3
 80029f0:	f080 813e 	bcs.w	8002c70 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029fa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	2b20      	cmp	r3, #32
 8002a04:	f000 8088 	beq.w	8002b18 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	330c      	adds	r3, #12
 8002a0e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a12:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a16:	e853 3f00 	ldrex	r3, [r3]
 8002a1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002a1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002a22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a26:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	330c      	adds	r3, #12
 8002a30:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002a34:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002a38:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a3c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002a40:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002a44:	e841 2300 	strex	r3, r2, [r1]
 8002a48:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002a4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1d9      	bne.n	8002a08 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	3314      	adds	r3, #20
 8002a5a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a5e:	e853 3f00 	ldrex	r3, [r3]
 8002a62:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002a64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a66:	f023 0301 	bic.w	r3, r3, #1
 8002a6a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	3314      	adds	r3, #20
 8002a74:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a78:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002a7c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a7e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a80:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a84:	e841 2300 	strex	r3, r2, [r1]
 8002a88:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002a8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1e1      	bne.n	8002a54 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	3314      	adds	r3, #20
 8002a96:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a98:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a9a:	e853 3f00 	ldrex	r3, [r3]
 8002a9e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002aa0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002aa2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002aa6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	3314      	adds	r3, #20
 8002ab0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002ab4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002ab6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002aba:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002abc:	e841 2300 	strex	r3, r2, [r1]
 8002ac0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002ac2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1e3      	bne.n	8002a90 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	330c      	adds	r3, #12
 8002adc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ade:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ae0:	e853 3f00 	ldrex	r3, [r3]
 8002ae4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002ae6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ae8:	f023 0310 	bic.w	r3, r3, #16
 8002aec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	330c      	adds	r3, #12
 8002af6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002afa:	65ba      	str	r2, [r7, #88]	; 0x58
 8002afc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002afe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002b00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b02:	e841 2300 	strex	r3, r2, [r1]
 8002b06:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002b08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1e3      	bne.n	8002ad6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fe fbf5 	bl	8001302 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f8bf 	bl	8002cb2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b34:	e09c      	b.n	8002c70 <HAL_UART_IRQHandler+0x518>
 8002b36:	bf00      	nop
 8002b38:	08002dff 	.word	0x08002dff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f000 808e 	beq.w	8002c74 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002b58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f000 8089 	beq.w	8002c74 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	330c      	adds	r3, #12
 8002b68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b6c:	e853 3f00 	ldrex	r3, [r3]
 8002b70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	330c      	adds	r3, #12
 8002b82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b86:	647a      	str	r2, [r7, #68]	; 0x44
 8002b88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b8e:	e841 2300 	strex	r3, r2, [r1]
 8002b92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1e3      	bne.n	8002b62 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	3314      	adds	r3, #20
 8002ba0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	e853 3f00 	ldrex	r3, [r3]
 8002ba8:	623b      	str	r3, [r7, #32]
   return(result);
 8002baa:	6a3b      	ldr	r3, [r7, #32]
 8002bac:	f023 0301 	bic.w	r3, r3, #1
 8002bb0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	3314      	adds	r3, #20
 8002bba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002bbe:	633a      	str	r2, [r7, #48]	; 0x30
 8002bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bc6:	e841 2300 	strex	r3, r2, [r1]
 8002bca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1e3      	bne.n	8002b9a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	330c      	adds	r3, #12
 8002be6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	e853 3f00 	ldrex	r3, [r3]
 8002bee:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f023 0310 	bic.w	r3, r3, #16
 8002bf6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	330c      	adds	r3, #12
 8002c00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002c04:	61fa      	str	r2, [r7, #28]
 8002c06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c08:	69b9      	ldr	r1, [r7, #24]
 8002c0a:	69fa      	ldr	r2, [r7, #28]
 8002c0c:	e841 2300 	strex	r3, r2, [r1]
 8002c10:	617b      	str	r3, [r7, #20]
   return(result);
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1e3      	bne.n	8002be0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c22:	4619      	mov	r1, r3
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f844 	bl	8002cb2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c2a:	e023      	b.n	8002c74 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d009      	beq.n	8002c4c <HAL_UART_IRQHandler+0x4f4>
 8002c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f8ee 	bl	8002e26 <UART_Transmit_IT>
    return;
 8002c4a:	e014      	b.n	8002c76 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00e      	beq.n	8002c76 <HAL_UART_IRQHandler+0x51e>
 8002c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d008      	beq.n	8002c76 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 f92d 	bl	8002ec4 <UART_EndTransmit_IT>
    return;
 8002c6a:	e004      	b.n	8002c76 <HAL_UART_IRQHandler+0x51e>
    return;
 8002c6c:	bf00      	nop
 8002c6e:	e002      	b.n	8002c76 <HAL_UART_IRQHandler+0x51e>
      return;
 8002c70:	bf00      	nop
 8002c72:	e000      	b.n	8002c76 <HAL_UART_IRQHandler+0x51e>
      return;
 8002c74:	bf00      	nop
  }
}
 8002c76:	37e8      	adds	r7, #232	; 0xe8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bc80      	pop	{r7}
 8002c8c:	4770      	bx	lr

08002c8e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b083      	sub	sp, #12
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr

08002ca0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr

08002cb2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	460b      	mov	r3, r1
 8002cbc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	88fa      	ldrh	r2, [r7, #6]
 8002ce0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	88fa      	ldrh	r2, [r7, #6]
 8002ce6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2222      	movs	r2, #34	; 0x22
 8002cf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d007      	beq.n	8002d0e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d0c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	695a      	ldr	r2, [r3, #20]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f042 0201 	orr.w	r2, r2, #1
 8002d1c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68da      	ldr	r2, [r3, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f042 0220 	orr.w	r2, r2, #32
 8002d2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr

08002d3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b095      	sub	sp, #84	; 0x54
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	330c      	adds	r3, #12
 8002d48:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d4c:	e853 3f00 	ldrex	r3, [r3]
 8002d50:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	330c      	adds	r3, #12
 8002d60:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d62:	643a      	str	r2, [r7, #64]	; 0x40
 8002d64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d66:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002d68:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d6a:	e841 2300 	strex	r3, r2, [r1]
 8002d6e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1e5      	bne.n	8002d42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	3314      	adds	r3, #20
 8002d7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	e853 3f00 	ldrex	r3, [r3]
 8002d84:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	f023 0301 	bic.w	r3, r3, #1
 8002d8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	3314      	adds	r3, #20
 8002d94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d98:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d9e:	e841 2300 	strex	r3, r2, [r1]
 8002da2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1e5      	bne.n	8002d76 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d119      	bne.n	8002de6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	330c      	adds	r3, #12
 8002db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	e853 3f00 	ldrex	r3, [r3]
 8002dc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	f023 0310 	bic.w	r3, r3, #16
 8002dc8:	647b      	str	r3, [r7, #68]	; 0x44
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	330c      	adds	r3, #12
 8002dd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002dd2:	61ba      	str	r2, [r7, #24]
 8002dd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd6:	6979      	ldr	r1, [r7, #20]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	e841 2300 	strex	r3, r2, [r1]
 8002dde:	613b      	str	r3, [r7, #16]
   return(result);
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1e5      	bne.n	8002db2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2220      	movs	r2, #32
 8002dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002df4:	bf00      	nop
 8002df6:	3754      	adds	r7, #84	; 0x54
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr

08002dfe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b084      	sub	sp, #16
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f7ff ff41 	bl	8002ca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e26:	b480      	push	{r7}
 8002e28:	b085      	sub	sp, #20
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b21      	cmp	r3, #33	; 0x21
 8002e38:	d13e      	bne.n	8002eb8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e42:	d114      	bne.n	8002e6e <UART_Transmit_IT+0x48>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d110      	bne.n	8002e6e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	461a      	mov	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e60:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	1c9a      	adds	r2, r3, #2
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	621a      	str	r2, [r3, #32]
 8002e6c:	e008      	b.n	8002e80 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a1b      	ldr	r3, [r3, #32]
 8002e72:	1c59      	adds	r1, r3, #1
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6211      	str	r1, [r2, #32]
 8002e78:	781a      	ldrb	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	3b01      	subs	r3, #1
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d10f      	bne.n	8002eb4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68da      	ldr	r2, [r3, #12]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ea2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68da      	ldr	r2, [r3, #12]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002eb2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e000      	b.n	8002eba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002eb8:	2302      	movs	r3, #2
  }
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3714      	adds	r7, #20
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr

08002ec4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68da      	ldr	r2, [r3, #12]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002eda:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2220      	movs	r2, #32
 8002ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7ff fec9 	bl	8002c7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08c      	sub	sp, #48	; 0x30
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b22      	cmp	r3, #34	; 0x22
 8002f06:	f040 80ae 	bne.w	8003066 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f12:	d117      	bne.n	8002f44 <UART_Receive_IT+0x50>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d113      	bne.n	8002f44 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f24:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f36:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3c:	1c9a      	adds	r2, r3, #2
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	629a      	str	r2, [r3, #40]	; 0x28
 8002f42:	e026      	b.n	8002f92 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f48:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f56:	d007      	beq.n	8002f68 <UART_Receive_IT+0x74>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10a      	bne.n	8002f76 <UART_Receive_IT+0x82>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d106      	bne.n	8002f76 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	b2da      	uxtb	r2, r3
 8002f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f72:	701a      	strb	r2, [r3, #0]
 8002f74:	e008      	b.n	8002f88 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f82:	b2da      	uxtb	r2, r3
 8002f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f86:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8c:	1c5a      	adds	r2, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d15d      	bne.n	8003062 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68da      	ldr	r2, [r3, #12]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0220 	bic.w	r2, r2, #32
 8002fb4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68da      	ldr	r2, [r3, #12]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	695a      	ldr	r2, [r3, #20]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0201 	bic.w	r2, r2, #1
 8002fd4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2220      	movs	r2, #32
 8002fda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d135      	bne.n	8003058 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	330c      	adds	r3, #12
 8002ff8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	e853 3f00 	ldrex	r3, [r3]
 8003000:	613b      	str	r3, [r7, #16]
   return(result);
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	f023 0310 	bic.w	r3, r3, #16
 8003008:	627b      	str	r3, [r7, #36]	; 0x24
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	330c      	adds	r3, #12
 8003010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003012:	623a      	str	r2, [r7, #32]
 8003014:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003016:	69f9      	ldr	r1, [r7, #28]
 8003018:	6a3a      	ldr	r2, [r7, #32]
 800301a:	e841 2300 	strex	r3, r2, [r1]
 800301e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1e5      	bne.n	8002ff2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0310 	and.w	r3, r3, #16
 8003030:	2b10      	cmp	r3, #16
 8003032:	d10a      	bne.n	800304a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003034:	2300      	movs	r3, #0
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800304e:	4619      	mov	r1, r3
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7ff fe2e 	bl	8002cb2 <HAL_UARTEx_RxEventCallback>
 8003056:	e002      	b.n	800305e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f7ff fe18 	bl	8002c8e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800305e:	2300      	movs	r3, #0
 8003060:	e002      	b.n	8003068 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	e000      	b.n	8003068 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003066:	2302      	movs	r3, #2
  }
}
 8003068:	4618      	mov	r0, r3
 800306a:	3730      	adds	r7, #48	; 0x30
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	430a      	orrs	r2, r1
 800308c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689a      	ldr	r2, [r3, #8]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	4313      	orrs	r3, r2
 800309e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80030aa:	f023 030c 	bic.w	r3, r3, #12
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	6812      	ldr	r2, [r2, #0]
 80030b2:	68b9      	ldr	r1, [r7, #8]
 80030b4:	430b      	orrs	r3, r1
 80030b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699a      	ldr	r2, [r3, #24]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a2c      	ldr	r2, [pc, #176]	; (8003184 <UART_SetConfig+0x114>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d103      	bne.n	80030e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80030d8:	f7fe ff58 	bl	8001f8c <HAL_RCC_GetPCLK2Freq>
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	e002      	b.n	80030e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80030e0:	f7fe ff40 	bl	8001f64 <HAL_RCC_GetPCLK1Freq>
 80030e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	009a      	lsls	r2, r3, #2
 80030f0:	441a      	add	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030fc:	4a22      	ldr	r2, [pc, #136]	; (8003188 <UART_SetConfig+0x118>)
 80030fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003102:	095b      	lsrs	r3, r3, #5
 8003104:	0119      	lsls	r1, r3, #4
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	009a      	lsls	r2, r3, #2
 8003110:	441a      	add	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	fbb2 f2f3 	udiv	r2, r2, r3
 800311c:	4b1a      	ldr	r3, [pc, #104]	; (8003188 <UART_SetConfig+0x118>)
 800311e:	fba3 0302 	umull	r0, r3, r3, r2
 8003122:	095b      	lsrs	r3, r3, #5
 8003124:	2064      	movs	r0, #100	; 0x64
 8003126:	fb00 f303 	mul.w	r3, r0, r3
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	3332      	adds	r3, #50	; 0x32
 8003130:	4a15      	ldr	r2, [pc, #84]	; (8003188 <UART_SetConfig+0x118>)
 8003132:	fba2 2303 	umull	r2, r3, r2, r3
 8003136:	095b      	lsrs	r3, r3, #5
 8003138:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800313c:	4419      	add	r1, r3
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	4613      	mov	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	009a      	lsls	r2, r3, #2
 8003148:	441a      	add	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	fbb2 f2f3 	udiv	r2, r2, r3
 8003154:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <UART_SetConfig+0x118>)
 8003156:	fba3 0302 	umull	r0, r3, r3, r2
 800315a:	095b      	lsrs	r3, r3, #5
 800315c:	2064      	movs	r0, #100	; 0x64
 800315e:	fb00 f303 	mul.w	r3, r0, r3
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	3332      	adds	r3, #50	; 0x32
 8003168:	4a07      	ldr	r2, [pc, #28]	; (8003188 <UART_SetConfig+0x118>)
 800316a:	fba2 2303 	umull	r2, r3, r2, r3
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	f003 020f 	and.w	r2, r3, #15
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	440a      	add	r2, r1
 800317a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800317c:	bf00      	nop
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40013800 	.word	0x40013800
 8003188:	51eb851f 	.word	0x51eb851f

0800318c <__errno>:
 800318c:	4b01      	ldr	r3, [pc, #4]	; (8003194 <__errno+0x8>)
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	2000000c 	.word	0x2000000c

08003198 <__libc_init_array>:
 8003198:	b570      	push	{r4, r5, r6, lr}
 800319a:	2600      	movs	r6, #0
 800319c:	4d0c      	ldr	r5, [pc, #48]	; (80031d0 <__libc_init_array+0x38>)
 800319e:	4c0d      	ldr	r4, [pc, #52]	; (80031d4 <__libc_init_array+0x3c>)
 80031a0:	1b64      	subs	r4, r4, r5
 80031a2:	10a4      	asrs	r4, r4, #2
 80031a4:	42a6      	cmp	r6, r4
 80031a6:	d109      	bne.n	80031bc <__libc_init_array+0x24>
 80031a8:	f000 fc9c 	bl	8003ae4 <_init>
 80031ac:	2600      	movs	r6, #0
 80031ae:	4d0a      	ldr	r5, [pc, #40]	; (80031d8 <__libc_init_array+0x40>)
 80031b0:	4c0a      	ldr	r4, [pc, #40]	; (80031dc <__libc_init_array+0x44>)
 80031b2:	1b64      	subs	r4, r4, r5
 80031b4:	10a4      	asrs	r4, r4, #2
 80031b6:	42a6      	cmp	r6, r4
 80031b8:	d105      	bne.n	80031c6 <__libc_init_array+0x2e>
 80031ba:	bd70      	pop	{r4, r5, r6, pc}
 80031bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80031c0:	4798      	blx	r3
 80031c2:	3601      	adds	r6, #1
 80031c4:	e7ee      	b.n	80031a4 <__libc_init_array+0xc>
 80031c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80031ca:	4798      	blx	r3
 80031cc:	3601      	adds	r6, #1
 80031ce:	e7f2      	b.n	80031b6 <__libc_init_array+0x1e>
 80031d0:	08003b88 	.word	0x08003b88
 80031d4:	08003b88 	.word	0x08003b88
 80031d8:	08003b88 	.word	0x08003b88
 80031dc:	08003b8c 	.word	0x08003b8c

080031e0 <memset>:
 80031e0:	4603      	mov	r3, r0
 80031e2:	4402      	add	r2, r0
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d100      	bne.n	80031ea <memset+0xa>
 80031e8:	4770      	bx	lr
 80031ea:	f803 1b01 	strb.w	r1, [r3], #1
 80031ee:	e7f9      	b.n	80031e4 <memset+0x4>

080031f0 <siprintf>:
 80031f0:	b40e      	push	{r1, r2, r3}
 80031f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80031f6:	b500      	push	{lr}
 80031f8:	b09c      	sub	sp, #112	; 0x70
 80031fa:	ab1d      	add	r3, sp, #116	; 0x74
 80031fc:	9002      	str	r0, [sp, #8]
 80031fe:	9006      	str	r0, [sp, #24]
 8003200:	9107      	str	r1, [sp, #28]
 8003202:	9104      	str	r1, [sp, #16]
 8003204:	4808      	ldr	r0, [pc, #32]	; (8003228 <siprintf+0x38>)
 8003206:	4909      	ldr	r1, [pc, #36]	; (800322c <siprintf+0x3c>)
 8003208:	f853 2b04 	ldr.w	r2, [r3], #4
 800320c:	9105      	str	r1, [sp, #20]
 800320e:	6800      	ldr	r0, [r0, #0]
 8003210:	a902      	add	r1, sp, #8
 8003212:	9301      	str	r3, [sp, #4]
 8003214:	f000 f868 	bl	80032e8 <_svfiprintf_r>
 8003218:	2200      	movs	r2, #0
 800321a:	9b02      	ldr	r3, [sp, #8]
 800321c:	701a      	strb	r2, [r3, #0]
 800321e:	b01c      	add	sp, #112	; 0x70
 8003220:	f85d eb04 	ldr.w	lr, [sp], #4
 8003224:	b003      	add	sp, #12
 8003226:	4770      	bx	lr
 8003228:	2000000c 	.word	0x2000000c
 800322c:	ffff0208 	.word	0xffff0208

08003230 <__ssputs_r>:
 8003230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003234:	688e      	ldr	r6, [r1, #8]
 8003236:	4682      	mov	sl, r0
 8003238:	429e      	cmp	r6, r3
 800323a:	460c      	mov	r4, r1
 800323c:	4690      	mov	r8, r2
 800323e:	461f      	mov	r7, r3
 8003240:	d838      	bhi.n	80032b4 <__ssputs_r+0x84>
 8003242:	898a      	ldrh	r2, [r1, #12]
 8003244:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003248:	d032      	beq.n	80032b0 <__ssputs_r+0x80>
 800324a:	6825      	ldr	r5, [r4, #0]
 800324c:	6909      	ldr	r1, [r1, #16]
 800324e:	3301      	adds	r3, #1
 8003250:	eba5 0901 	sub.w	r9, r5, r1
 8003254:	6965      	ldr	r5, [r4, #20]
 8003256:	444b      	add	r3, r9
 8003258:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800325c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003260:	106d      	asrs	r5, r5, #1
 8003262:	429d      	cmp	r5, r3
 8003264:	bf38      	it	cc
 8003266:	461d      	movcc	r5, r3
 8003268:	0553      	lsls	r3, r2, #21
 800326a:	d531      	bpl.n	80032d0 <__ssputs_r+0xa0>
 800326c:	4629      	mov	r1, r5
 800326e:	f000 fb6f 	bl	8003950 <_malloc_r>
 8003272:	4606      	mov	r6, r0
 8003274:	b950      	cbnz	r0, 800328c <__ssputs_r+0x5c>
 8003276:	230c      	movs	r3, #12
 8003278:	f04f 30ff 	mov.w	r0, #4294967295
 800327c:	f8ca 3000 	str.w	r3, [sl]
 8003280:	89a3      	ldrh	r3, [r4, #12]
 8003282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003286:	81a3      	strh	r3, [r4, #12]
 8003288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800328c:	464a      	mov	r2, r9
 800328e:	6921      	ldr	r1, [r4, #16]
 8003290:	f000 face 	bl	8003830 <memcpy>
 8003294:	89a3      	ldrh	r3, [r4, #12]
 8003296:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800329a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800329e:	81a3      	strh	r3, [r4, #12]
 80032a0:	6126      	str	r6, [r4, #16]
 80032a2:	444e      	add	r6, r9
 80032a4:	6026      	str	r6, [r4, #0]
 80032a6:	463e      	mov	r6, r7
 80032a8:	6165      	str	r5, [r4, #20]
 80032aa:	eba5 0509 	sub.w	r5, r5, r9
 80032ae:	60a5      	str	r5, [r4, #8]
 80032b0:	42be      	cmp	r6, r7
 80032b2:	d900      	bls.n	80032b6 <__ssputs_r+0x86>
 80032b4:	463e      	mov	r6, r7
 80032b6:	4632      	mov	r2, r6
 80032b8:	4641      	mov	r1, r8
 80032ba:	6820      	ldr	r0, [r4, #0]
 80032bc:	f000 fac6 	bl	800384c <memmove>
 80032c0:	68a3      	ldr	r3, [r4, #8]
 80032c2:	2000      	movs	r0, #0
 80032c4:	1b9b      	subs	r3, r3, r6
 80032c6:	60a3      	str	r3, [r4, #8]
 80032c8:	6823      	ldr	r3, [r4, #0]
 80032ca:	4433      	add	r3, r6
 80032cc:	6023      	str	r3, [r4, #0]
 80032ce:	e7db      	b.n	8003288 <__ssputs_r+0x58>
 80032d0:	462a      	mov	r2, r5
 80032d2:	f000 fbb1 	bl	8003a38 <_realloc_r>
 80032d6:	4606      	mov	r6, r0
 80032d8:	2800      	cmp	r0, #0
 80032da:	d1e1      	bne.n	80032a0 <__ssputs_r+0x70>
 80032dc:	4650      	mov	r0, sl
 80032de:	6921      	ldr	r1, [r4, #16]
 80032e0:	f000 face 	bl	8003880 <_free_r>
 80032e4:	e7c7      	b.n	8003276 <__ssputs_r+0x46>
	...

080032e8 <_svfiprintf_r>:
 80032e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ec:	4698      	mov	r8, r3
 80032ee:	898b      	ldrh	r3, [r1, #12]
 80032f0:	4607      	mov	r7, r0
 80032f2:	061b      	lsls	r3, r3, #24
 80032f4:	460d      	mov	r5, r1
 80032f6:	4614      	mov	r4, r2
 80032f8:	b09d      	sub	sp, #116	; 0x74
 80032fa:	d50e      	bpl.n	800331a <_svfiprintf_r+0x32>
 80032fc:	690b      	ldr	r3, [r1, #16]
 80032fe:	b963      	cbnz	r3, 800331a <_svfiprintf_r+0x32>
 8003300:	2140      	movs	r1, #64	; 0x40
 8003302:	f000 fb25 	bl	8003950 <_malloc_r>
 8003306:	6028      	str	r0, [r5, #0]
 8003308:	6128      	str	r0, [r5, #16]
 800330a:	b920      	cbnz	r0, 8003316 <_svfiprintf_r+0x2e>
 800330c:	230c      	movs	r3, #12
 800330e:	603b      	str	r3, [r7, #0]
 8003310:	f04f 30ff 	mov.w	r0, #4294967295
 8003314:	e0d1      	b.n	80034ba <_svfiprintf_r+0x1d2>
 8003316:	2340      	movs	r3, #64	; 0x40
 8003318:	616b      	str	r3, [r5, #20]
 800331a:	2300      	movs	r3, #0
 800331c:	9309      	str	r3, [sp, #36]	; 0x24
 800331e:	2320      	movs	r3, #32
 8003320:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003324:	2330      	movs	r3, #48	; 0x30
 8003326:	f04f 0901 	mov.w	r9, #1
 800332a:	f8cd 800c 	str.w	r8, [sp, #12]
 800332e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80034d4 <_svfiprintf_r+0x1ec>
 8003332:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003336:	4623      	mov	r3, r4
 8003338:	469a      	mov	sl, r3
 800333a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800333e:	b10a      	cbz	r2, 8003344 <_svfiprintf_r+0x5c>
 8003340:	2a25      	cmp	r2, #37	; 0x25
 8003342:	d1f9      	bne.n	8003338 <_svfiprintf_r+0x50>
 8003344:	ebba 0b04 	subs.w	fp, sl, r4
 8003348:	d00b      	beq.n	8003362 <_svfiprintf_r+0x7a>
 800334a:	465b      	mov	r3, fp
 800334c:	4622      	mov	r2, r4
 800334e:	4629      	mov	r1, r5
 8003350:	4638      	mov	r0, r7
 8003352:	f7ff ff6d 	bl	8003230 <__ssputs_r>
 8003356:	3001      	adds	r0, #1
 8003358:	f000 80aa 	beq.w	80034b0 <_svfiprintf_r+0x1c8>
 800335c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800335e:	445a      	add	r2, fp
 8003360:	9209      	str	r2, [sp, #36]	; 0x24
 8003362:	f89a 3000 	ldrb.w	r3, [sl]
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 80a2 	beq.w	80034b0 <_svfiprintf_r+0x1c8>
 800336c:	2300      	movs	r3, #0
 800336e:	f04f 32ff 	mov.w	r2, #4294967295
 8003372:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003376:	f10a 0a01 	add.w	sl, sl, #1
 800337a:	9304      	str	r3, [sp, #16]
 800337c:	9307      	str	r3, [sp, #28]
 800337e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003382:	931a      	str	r3, [sp, #104]	; 0x68
 8003384:	4654      	mov	r4, sl
 8003386:	2205      	movs	r2, #5
 8003388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800338c:	4851      	ldr	r0, [pc, #324]	; (80034d4 <_svfiprintf_r+0x1ec>)
 800338e:	f000 fa41 	bl	8003814 <memchr>
 8003392:	9a04      	ldr	r2, [sp, #16]
 8003394:	b9d8      	cbnz	r0, 80033ce <_svfiprintf_r+0xe6>
 8003396:	06d0      	lsls	r0, r2, #27
 8003398:	bf44      	itt	mi
 800339a:	2320      	movmi	r3, #32
 800339c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80033a0:	0711      	lsls	r1, r2, #28
 80033a2:	bf44      	itt	mi
 80033a4:	232b      	movmi	r3, #43	; 0x2b
 80033a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80033aa:	f89a 3000 	ldrb.w	r3, [sl]
 80033ae:	2b2a      	cmp	r3, #42	; 0x2a
 80033b0:	d015      	beq.n	80033de <_svfiprintf_r+0xf6>
 80033b2:	4654      	mov	r4, sl
 80033b4:	2000      	movs	r0, #0
 80033b6:	f04f 0c0a 	mov.w	ip, #10
 80033ba:	9a07      	ldr	r2, [sp, #28]
 80033bc:	4621      	mov	r1, r4
 80033be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80033c2:	3b30      	subs	r3, #48	; 0x30
 80033c4:	2b09      	cmp	r3, #9
 80033c6:	d94e      	bls.n	8003466 <_svfiprintf_r+0x17e>
 80033c8:	b1b0      	cbz	r0, 80033f8 <_svfiprintf_r+0x110>
 80033ca:	9207      	str	r2, [sp, #28]
 80033cc:	e014      	b.n	80033f8 <_svfiprintf_r+0x110>
 80033ce:	eba0 0308 	sub.w	r3, r0, r8
 80033d2:	fa09 f303 	lsl.w	r3, r9, r3
 80033d6:	4313      	orrs	r3, r2
 80033d8:	46a2      	mov	sl, r4
 80033da:	9304      	str	r3, [sp, #16]
 80033dc:	e7d2      	b.n	8003384 <_svfiprintf_r+0x9c>
 80033de:	9b03      	ldr	r3, [sp, #12]
 80033e0:	1d19      	adds	r1, r3, #4
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	9103      	str	r1, [sp, #12]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	bfbb      	ittet	lt
 80033ea:	425b      	neglt	r3, r3
 80033ec:	f042 0202 	orrlt.w	r2, r2, #2
 80033f0:	9307      	strge	r3, [sp, #28]
 80033f2:	9307      	strlt	r3, [sp, #28]
 80033f4:	bfb8      	it	lt
 80033f6:	9204      	strlt	r2, [sp, #16]
 80033f8:	7823      	ldrb	r3, [r4, #0]
 80033fa:	2b2e      	cmp	r3, #46	; 0x2e
 80033fc:	d10c      	bne.n	8003418 <_svfiprintf_r+0x130>
 80033fe:	7863      	ldrb	r3, [r4, #1]
 8003400:	2b2a      	cmp	r3, #42	; 0x2a
 8003402:	d135      	bne.n	8003470 <_svfiprintf_r+0x188>
 8003404:	9b03      	ldr	r3, [sp, #12]
 8003406:	3402      	adds	r4, #2
 8003408:	1d1a      	adds	r2, r3, #4
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	9203      	str	r2, [sp, #12]
 800340e:	2b00      	cmp	r3, #0
 8003410:	bfb8      	it	lt
 8003412:	f04f 33ff 	movlt.w	r3, #4294967295
 8003416:	9305      	str	r3, [sp, #20]
 8003418:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80034d8 <_svfiprintf_r+0x1f0>
 800341c:	2203      	movs	r2, #3
 800341e:	4650      	mov	r0, sl
 8003420:	7821      	ldrb	r1, [r4, #0]
 8003422:	f000 f9f7 	bl	8003814 <memchr>
 8003426:	b140      	cbz	r0, 800343a <_svfiprintf_r+0x152>
 8003428:	2340      	movs	r3, #64	; 0x40
 800342a:	eba0 000a 	sub.w	r0, r0, sl
 800342e:	fa03 f000 	lsl.w	r0, r3, r0
 8003432:	9b04      	ldr	r3, [sp, #16]
 8003434:	3401      	adds	r4, #1
 8003436:	4303      	orrs	r3, r0
 8003438:	9304      	str	r3, [sp, #16]
 800343a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800343e:	2206      	movs	r2, #6
 8003440:	4826      	ldr	r0, [pc, #152]	; (80034dc <_svfiprintf_r+0x1f4>)
 8003442:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003446:	f000 f9e5 	bl	8003814 <memchr>
 800344a:	2800      	cmp	r0, #0
 800344c:	d038      	beq.n	80034c0 <_svfiprintf_r+0x1d8>
 800344e:	4b24      	ldr	r3, [pc, #144]	; (80034e0 <_svfiprintf_r+0x1f8>)
 8003450:	bb1b      	cbnz	r3, 800349a <_svfiprintf_r+0x1b2>
 8003452:	9b03      	ldr	r3, [sp, #12]
 8003454:	3307      	adds	r3, #7
 8003456:	f023 0307 	bic.w	r3, r3, #7
 800345a:	3308      	adds	r3, #8
 800345c:	9303      	str	r3, [sp, #12]
 800345e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003460:	4433      	add	r3, r6
 8003462:	9309      	str	r3, [sp, #36]	; 0x24
 8003464:	e767      	b.n	8003336 <_svfiprintf_r+0x4e>
 8003466:	460c      	mov	r4, r1
 8003468:	2001      	movs	r0, #1
 800346a:	fb0c 3202 	mla	r2, ip, r2, r3
 800346e:	e7a5      	b.n	80033bc <_svfiprintf_r+0xd4>
 8003470:	2300      	movs	r3, #0
 8003472:	f04f 0c0a 	mov.w	ip, #10
 8003476:	4619      	mov	r1, r3
 8003478:	3401      	adds	r4, #1
 800347a:	9305      	str	r3, [sp, #20]
 800347c:	4620      	mov	r0, r4
 800347e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003482:	3a30      	subs	r2, #48	; 0x30
 8003484:	2a09      	cmp	r2, #9
 8003486:	d903      	bls.n	8003490 <_svfiprintf_r+0x1a8>
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0c5      	beq.n	8003418 <_svfiprintf_r+0x130>
 800348c:	9105      	str	r1, [sp, #20]
 800348e:	e7c3      	b.n	8003418 <_svfiprintf_r+0x130>
 8003490:	4604      	mov	r4, r0
 8003492:	2301      	movs	r3, #1
 8003494:	fb0c 2101 	mla	r1, ip, r1, r2
 8003498:	e7f0      	b.n	800347c <_svfiprintf_r+0x194>
 800349a:	ab03      	add	r3, sp, #12
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	462a      	mov	r2, r5
 80034a0:	4638      	mov	r0, r7
 80034a2:	4b10      	ldr	r3, [pc, #64]	; (80034e4 <_svfiprintf_r+0x1fc>)
 80034a4:	a904      	add	r1, sp, #16
 80034a6:	f3af 8000 	nop.w
 80034aa:	1c42      	adds	r2, r0, #1
 80034ac:	4606      	mov	r6, r0
 80034ae:	d1d6      	bne.n	800345e <_svfiprintf_r+0x176>
 80034b0:	89ab      	ldrh	r3, [r5, #12]
 80034b2:	065b      	lsls	r3, r3, #25
 80034b4:	f53f af2c 	bmi.w	8003310 <_svfiprintf_r+0x28>
 80034b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80034ba:	b01d      	add	sp, #116	; 0x74
 80034bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034c0:	ab03      	add	r3, sp, #12
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	462a      	mov	r2, r5
 80034c6:	4638      	mov	r0, r7
 80034c8:	4b06      	ldr	r3, [pc, #24]	; (80034e4 <_svfiprintf_r+0x1fc>)
 80034ca:	a904      	add	r1, sp, #16
 80034cc:	f000 f87c 	bl	80035c8 <_printf_i>
 80034d0:	e7eb      	b.n	80034aa <_svfiprintf_r+0x1c2>
 80034d2:	bf00      	nop
 80034d4:	08003b52 	.word	0x08003b52
 80034d8:	08003b58 	.word	0x08003b58
 80034dc:	08003b5c 	.word	0x08003b5c
 80034e0:	00000000 	.word	0x00000000
 80034e4:	08003231 	.word	0x08003231

080034e8 <_printf_common>:
 80034e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034ec:	4616      	mov	r6, r2
 80034ee:	4699      	mov	r9, r3
 80034f0:	688a      	ldr	r2, [r1, #8]
 80034f2:	690b      	ldr	r3, [r1, #16]
 80034f4:	4607      	mov	r7, r0
 80034f6:	4293      	cmp	r3, r2
 80034f8:	bfb8      	it	lt
 80034fa:	4613      	movlt	r3, r2
 80034fc:	6033      	str	r3, [r6, #0]
 80034fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003502:	460c      	mov	r4, r1
 8003504:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003508:	b10a      	cbz	r2, 800350e <_printf_common+0x26>
 800350a:	3301      	adds	r3, #1
 800350c:	6033      	str	r3, [r6, #0]
 800350e:	6823      	ldr	r3, [r4, #0]
 8003510:	0699      	lsls	r1, r3, #26
 8003512:	bf42      	ittt	mi
 8003514:	6833      	ldrmi	r3, [r6, #0]
 8003516:	3302      	addmi	r3, #2
 8003518:	6033      	strmi	r3, [r6, #0]
 800351a:	6825      	ldr	r5, [r4, #0]
 800351c:	f015 0506 	ands.w	r5, r5, #6
 8003520:	d106      	bne.n	8003530 <_printf_common+0x48>
 8003522:	f104 0a19 	add.w	sl, r4, #25
 8003526:	68e3      	ldr	r3, [r4, #12]
 8003528:	6832      	ldr	r2, [r6, #0]
 800352a:	1a9b      	subs	r3, r3, r2
 800352c:	42ab      	cmp	r3, r5
 800352e:	dc28      	bgt.n	8003582 <_printf_common+0x9a>
 8003530:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003534:	1e13      	subs	r3, r2, #0
 8003536:	6822      	ldr	r2, [r4, #0]
 8003538:	bf18      	it	ne
 800353a:	2301      	movne	r3, #1
 800353c:	0692      	lsls	r2, r2, #26
 800353e:	d42d      	bmi.n	800359c <_printf_common+0xb4>
 8003540:	4649      	mov	r1, r9
 8003542:	4638      	mov	r0, r7
 8003544:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003548:	47c0      	blx	r8
 800354a:	3001      	adds	r0, #1
 800354c:	d020      	beq.n	8003590 <_printf_common+0xa8>
 800354e:	6823      	ldr	r3, [r4, #0]
 8003550:	68e5      	ldr	r5, [r4, #12]
 8003552:	f003 0306 	and.w	r3, r3, #6
 8003556:	2b04      	cmp	r3, #4
 8003558:	bf18      	it	ne
 800355a:	2500      	movne	r5, #0
 800355c:	6832      	ldr	r2, [r6, #0]
 800355e:	f04f 0600 	mov.w	r6, #0
 8003562:	68a3      	ldr	r3, [r4, #8]
 8003564:	bf08      	it	eq
 8003566:	1aad      	subeq	r5, r5, r2
 8003568:	6922      	ldr	r2, [r4, #16]
 800356a:	bf08      	it	eq
 800356c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003570:	4293      	cmp	r3, r2
 8003572:	bfc4      	itt	gt
 8003574:	1a9b      	subgt	r3, r3, r2
 8003576:	18ed      	addgt	r5, r5, r3
 8003578:	341a      	adds	r4, #26
 800357a:	42b5      	cmp	r5, r6
 800357c:	d11a      	bne.n	80035b4 <_printf_common+0xcc>
 800357e:	2000      	movs	r0, #0
 8003580:	e008      	b.n	8003594 <_printf_common+0xac>
 8003582:	2301      	movs	r3, #1
 8003584:	4652      	mov	r2, sl
 8003586:	4649      	mov	r1, r9
 8003588:	4638      	mov	r0, r7
 800358a:	47c0      	blx	r8
 800358c:	3001      	adds	r0, #1
 800358e:	d103      	bne.n	8003598 <_printf_common+0xb0>
 8003590:	f04f 30ff 	mov.w	r0, #4294967295
 8003594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003598:	3501      	adds	r5, #1
 800359a:	e7c4      	b.n	8003526 <_printf_common+0x3e>
 800359c:	2030      	movs	r0, #48	; 0x30
 800359e:	18e1      	adds	r1, r4, r3
 80035a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80035a4:	1c5a      	adds	r2, r3, #1
 80035a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80035aa:	4422      	add	r2, r4
 80035ac:	3302      	adds	r3, #2
 80035ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80035b2:	e7c5      	b.n	8003540 <_printf_common+0x58>
 80035b4:	2301      	movs	r3, #1
 80035b6:	4622      	mov	r2, r4
 80035b8:	4649      	mov	r1, r9
 80035ba:	4638      	mov	r0, r7
 80035bc:	47c0      	blx	r8
 80035be:	3001      	adds	r0, #1
 80035c0:	d0e6      	beq.n	8003590 <_printf_common+0xa8>
 80035c2:	3601      	adds	r6, #1
 80035c4:	e7d9      	b.n	800357a <_printf_common+0x92>
	...

080035c8 <_printf_i>:
 80035c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035cc:	7e0f      	ldrb	r7, [r1, #24]
 80035ce:	4691      	mov	r9, r2
 80035d0:	2f78      	cmp	r7, #120	; 0x78
 80035d2:	4680      	mov	r8, r0
 80035d4:	460c      	mov	r4, r1
 80035d6:	469a      	mov	sl, r3
 80035d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80035da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80035de:	d807      	bhi.n	80035f0 <_printf_i+0x28>
 80035e0:	2f62      	cmp	r7, #98	; 0x62
 80035e2:	d80a      	bhi.n	80035fa <_printf_i+0x32>
 80035e4:	2f00      	cmp	r7, #0
 80035e6:	f000 80d9 	beq.w	800379c <_printf_i+0x1d4>
 80035ea:	2f58      	cmp	r7, #88	; 0x58
 80035ec:	f000 80a4 	beq.w	8003738 <_printf_i+0x170>
 80035f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035f8:	e03a      	b.n	8003670 <_printf_i+0xa8>
 80035fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035fe:	2b15      	cmp	r3, #21
 8003600:	d8f6      	bhi.n	80035f0 <_printf_i+0x28>
 8003602:	a101      	add	r1, pc, #4	; (adr r1, 8003608 <_printf_i+0x40>)
 8003604:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003608:	08003661 	.word	0x08003661
 800360c:	08003675 	.word	0x08003675
 8003610:	080035f1 	.word	0x080035f1
 8003614:	080035f1 	.word	0x080035f1
 8003618:	080035f1 	.word	0x080035f1
 800361c:	080035f1 	.word	0x080035f1
 8003620:	08003675 	.word	0x08003675
 8003624:	080035f1 	.word	0x080035f1
 8003628:	080035f1 	.word	0x080035f1
 800362c:	080035f1 	.word	0x080035f1
 8003630:	080035f1 	.word	0x080035f1
 8003634:	08003783 	.word	0x08003783
 8003638:	080036a5 	.word	0x080036a5
 800363c:	08003765 	.word	0x08003765
 8003640:	080035f1 	.word	0x080035f1
 8003644:	080035f1 	.word	0x080035f1
 8003648:	080037a5 	.word	0x080037a5
 800364c:	080035f1 	.word	0x080035f1
 8003650:	080036a5 	.word	0x080036a5
 8003654:	080035f1 	.word	0x080035f1
 8003658:	080035f1 	.word	0x080035f1
 800365c:	0800376d 	.word	0x0800376d
 8003660:	682b      	ldr	r3, [r5, #0]
 8003662:	1d1a      	adds	r2, r3, #4
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	602a      	str	r2, [r5, #0]
 8003668:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800366c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003670:	2301      	movs	r3, #1
 8003672:	e0a4      	b.n	80037be <_printf_i+0x1f6>
 8003674:	6820      	ldr	r0, [r4, #0]
 8003676:	6829      	ldr	r1, [r5, #0]
 8003678:	0606      	lsls	r6, r0, #24
 800367a:	f101 0304 	add.w	r3, r1, #4
 800367e:	d50a      	bpl.n	8003696 <_printf_i+0xce>
 8003680:	680e      	ldr	r6, [r1, #0]
 8003682:	602b      	str	r3, [r5, #0]
 8003684:	2e00      	cmp	r6, #0
 8003686:	da03      	bge.n	8003690 <_printf_i+0xc8>
 8003688:	232d      	movs	r3, #45	; 0x2d
 800368a:	4276      	negs	r6, r6
 800368c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003690:	230a      	movs	r3, #10
 8003692:	485e      	ldr	r0, [pc, #376]	; (800380c <_printf_i+0x244>)
 8003694:	e019      	b.n	80036ca <_printf_i+0x102>
 8003696:	680e      	ldr	r6, [r1, #0]
 8003698:	f010 0f40 	tst.w	r0, #64	; 0x40
 800369c:	602b      	str	r3, [r5, #0]
 800369e:	bf18      	it	ne
 80036a0:	b236      	sxthne	r6, r6
 80036a2:	e7ef      	b.n	8003684 <_printf_i+0xbc>
 80036a4:	682b      	ldr	r3, [r5, #0]
 80036a6:	6820      	ldr	r0, [r4, #0]
 80036a8:	1d19      	adds	r1, r3, #4
 80036aa:	6029      	str	r1, [r5, #0]
 80036ac:	0601      	lsls	r1, r0, #24
 80036ae:	d501      	bpl.n	80036b4 <_printf_i+0xec>
 80036b0:	681e      	ldr	r6, [r3, #0]
 80036b2:	e002      	b.n	80036ba <_printf_i+0xf2>
 80036b4:	0646      	lsls	r6, r0, #25
 80036b6:	d5fb      	bpl.n	80036b0 <_printf_i+0xe8>
 80036b8:	881e      	ldrh	r6, [r3, #0]
 80036ba:	2f6f      	cmp	r7, #111	; 0x6f
 80036bc:	bf0c      	ite	eq
 80036be:	2308      	moveq	r3, #8
 80036c0:	230a      	movne	r3, #10
 80036c2:	4852      	ldr	r0, [pc, #328]	; (800380c <_printf_i+0x244>)
 80036c4:	2100      	movs	r1, #0
 80036c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80036ca:	6865      	ldr	r5, [r4, #4]
 80036cc:	2d00      	cmp	r5, #0
 80036ce:	bfa8      	it	ge
 80036d0:	6821      	ldrge	r1, [r4, #0]
 80036d2:	60a5      	str	r5, [r4, #8]
 80036d4:	bfa4      	itt	ge
 80036d6:	f021 0104 	bicge.w	r1, r1, #4
 80036da:	6021      	strge	r1, [r4, #0]
 80036dc:	b90e      	cbnz	r6, 80036e2 <_printf_i+0x11a>
 80036de:	2d00      	cmp	r5, #0
 80036e0:	d04d      	beq.n	800377e <_printf_i+0x1b6>
 80036e2:	4615      	mov	r5, r2
 80036e4:	fbb6 f1f3 	udiv	r1, r6, r3
 80036e8:	fb03 6711 	mls	r7, r3, r1, r6
 80036ec:	5dc7      	ldrb	r7, [r0, r7]
 80036ee:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80036f2:	4637      	mov	r7, r6
 80036f4:	42bb      	cmp	r3, r7
 80036f6:	460e      	mov	r6, r1
 80036f8:	d9f4      	bls.n	80036e4 <_printf_i+0x11c>
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d10b      	bne.n	8003716 <_printf_i+0x14e>
 80036fe:	6823      	ldr	r3, [r4, #0]
 8003700:	07de      	lsls	r6, r3, #31
 8003702:	d508      	bpl.n	8003716 <_printf_i+0x14e>
 8003704:	6923      	ldr	r3, [r4, #16]
 8003706:	6861      	ldr	r1, [r4, #4]
 8003708:	4299      	cmp	r1, r3
 800370a:	bfde      	ittt	le
 800370c:	2330      	movle	r3, #48	; 0x30
 800370e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003712:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003716:	1b52      	subs	r2, r2, r5
 8003718:	6122      	str	r2, [r4, #16]
 800371a:	464b      	mov	r3, r9
 800371c:	4621      	mov	r1, r4
 800371e:	4640      	mov	r0, r8
 8003720:	f8cd a000 	str.w	sl, [sp]
 8003724:	aa03      	add	r2, sp, #12
 8003726:	f7ff fedf 	bl	80034e8 <_printf_common>
 800372a:	3001      	adds	r0, #1
 800372c:	d14c      	bne.n	80037c8 <_printf_i+0x200>
 800372e:	f04f 30ff 	mov.w	r0, #4294967295
 8003732:	b004      	add	sp, #16
 8003734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003738:	4834      	ldr	r0, [pc, #208]	; (800380c <_printf_i+0x244>)
 800373a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800373e:	6829      	ldr	r1, [r5, #0]
 8003740:	6823      	ldr	r3, [r4, #0]
 8003742:	f851 6b04 	ldr.w	r6, [r1], #4
 8003746:	6029      	str	r1, [r5, #0]
 8003748:	061d      	lsls	r5, r3, #24
 800374a:	d514      	bpl.n	8003776 <_printf_i+0x1ae>
 800374c:	07df      	lsls	r7, r3, #31
 800374e:	bf44      	itt	mi
 8003750:	f043 0320 	orrmi.w	r3, r3, #32
 8003754:	6023      	strmi	r3, [r4, #0]
 8003756:	b91e      	cbnz	r6, 8003760 <_printf_i+0x198>
 8003758:	6823      	ldr	r3, [r4, #0]
 800375a:	f023 0320 	bic.w	r3, r3, #32
 800375e:	6023      	str	r3, [r4, #0]
 8003760:	2310      	movs	r3, #16
 8003762:	e7af      	b.n	80036c4 <_printf_i+0xfc>
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	f043 0320 	orr.w	r3, r3, #32
 800376a:	6023      	str	r3, [r4, #0]
 800376c:	2378      	movs	r3, #120	; 0x78
 800376e:	4828      	ldr	r0, [pc, #160]	; (8003810 <_printf_i+0x248>)
 8003770:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003774:	e7e3      	b.n	800373e <_printf_i+0x176>
 8003776:	0659      	lsls	r1, r3, #25
 8003778:	bf48      	it	mi
 800377a:	b2b6      	uxthmi	r6, r6
 800377c:	e7e6      	b.n	800374c <_printf_i+0x184>
 800377e:	4615      	mov	r5, r2
 8003780:	e7bb      	b.n	80036fa <_printf_i+0x132>
 8003782:	682b      	ldr	r3, [r5, #0]
 8003784:	6826      	ldr	r6, [r4, #0]
 8003786:	1d18      	adds	r0, r3, #4
 8003788:	6961      	ldr	r1, [r4, #20]
 800378a:	6028      	str	r0, [r5, #0]
 800378c:	0635      	lsls	r5, r6, #24
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	d501      	bpl.n	8003796 <_printf_i+0x1ce>
 8003792:	6019      	str	r1, [r3, #0]
 8003794:	e002      	b.n	800379c <_printf_i+0x1d4>
 8003796:	0670      	lsls	r0, r6, #25
 8003798:	d5fb      	bpl.n	8003792 <_printf_i+0x1ca>
 800379a:	8019      	strh	r1, [r3, #0]
 800379c:	2300      	movs	r3, #0
 800379e:	4615      	mov	r5, r2
 80037a0:	6123      	str	r3, [r4, #16]
 80037a2:	e7ba      	b.n	800371a <_printf_i+0x152>
 80037a4:	682b      	ldr	r3, [r5, #0]
 80037a6:	2100      	movs	r1, #0
 80037a8:	1d1a      	adds	r2, r3, #4
 80037aa:	602a      	str	r2, [r5, #0]
 80037ac:	681d      	ldr	r5, [r3, #0]
 80037ae:	6862      	ldr	r2, [r4, #4]
 80037b0:	4628      	mov	r0, r5
 80037b2:	f000 f82f 	bl	8003814 <memchr>
 80037b6:	b108      	cbz	r0, 80037bc <_printf_i+0x1f4>
 80037b8:	1b40      	subs	r0, r0, r5
 80037ba:	6060      	str	r0, [r4, #4]
 80037bc:	6863      	ldr	r3, [r4, #4]
 80037be:	6123      	str	r3, [r4, #16]
 80037c0:	2300      	movs	r3, #0
 80037c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037c6:	e7a8      	b.n	800371a <_printf_i+0x152>
 80037c8:	462a      	mov	r2, r5
 80037ca:	4649      	mov	r1, r9
 80037cc:	4640      	mov	r0, r8
 80037ce:	6923      	ldr	r3, [r4, #16]
 80037d0:	47d0      	blx	sl
 80037d2:	3001      	adds	r0, #1
 80037d4:	d0ab      	beq.n	800372e <_printf_i+0x166>
 80037d6:	6823      	ldr	r3, [r4, #0]
 80037d8:	079b      	lsls	r3, r3, #30
 80037da:	d413      	bmi.n	8003804 <_printf_i+0x23c>
 80037dc:	68e0      	ldr	r0, [r4, #12]
 80037de:	9b03      	ldr	r3, [sp, #12]
 80037e0:	4298      	cmp	r0, r3
 80037e2:	bfb8      	it	lt
 80037e4:	4618      	movlt	r0, r3
 80037e6:	e7a4      	b.n	8003732 <_printf_i+0x16a>
 80037e8:	2301      	movs	r3, #1
 80037ea:	4632      	mov	r2, r6
 80037ec:	4649      	mov	r1, r9
 80037ee:	4640      	mov	r0, r8
 80037f0:	47d0      	blx	sl
 80037f2:	3001      	adds	r0, #1
 80037f4:	d09b      	beq.n	800372e <_printf_i+0x166>
 80037f6:	3501      	adds	r5, #1
 80037f8:	68e3      	ldr	r3, [r4, #12]
 80037fa:	9903      	ldr	r1, [sp, #12]
 80037fc:	1a5b      	subs	r3, r3, r1
 80037fe:	42ab      	cmp	r3, r5
 8003800:	dcf2      	bgt.n	80037e8 <_printf_i+0x220>
 8003802:	e7eb      	b.n	80037dc <_printf_i+0x214>
 8003804:	2500      	movs	r5, #0
 8003806:	f104 0619 	add.w	r6, r4, #25
 800380a:	e7f5      	b.n	80037f8 <_printf_i+0x230>
 800380c:	08003b63 	.word	0x08003b63
 8003810:	08003b74 	.word	0x08003b74

08003814 <memchr>:
 8003814:	4603      	mov	r3, r0
 8003816:	b510      	push	{r4, lr}
 8003818:	b2c9      	uxtb	r1, r1
 800381a:	4402      	add	r2, r0
 800381c:	4293      	cmp	r3, r2
 800381e:	4618      	mov	r0, r3
 8003820:	d101      	bne.n	8003826 <memchr+0x12>
 8003822:	2000      	movs	r0, #0
 8003824:	e003      	b.n	800382e <memchr+0x1a>
 8003826:	7804      	ldrb	r4, [r0, #0]
 8003828:	3301      	adds	r3, #1
 800382a:	428c      	cmp	r4, r1
 800382c:	d1f6      	bne.n	800381c <memchr+0x8>
 800382e:	bd10      	pop	{r4, pc}

08003830 <memcpy>:
 8003830:	440a      	add	r2, r1
 8003832:	4291      	cmp	r1, r2
 8003834:	f100 33ff 	add.w	r3, r0, #4294967295
 8003838:	d100      	bne.n	800383c <memcpy+0xc>
 800383a:	4770      	bx	lr
 800383c:	b510      	push	{r4, lr}
 800383e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003842:	4291      	cmp	r1, r2
 8003844:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003848:	d1f9      	bne.n	800383e <memcpy+0xe>
 800384a:	bd10      	pop	{r4, pc}

0800384c <memmove>:
 800384c:	4288      	cmp	r0, r1
 800384e:	b510      	push	{r4, lr}
 8003850:	eb01 0402 	add.w	r4, r1, r2
 8003854:	d902      	bls.n	800385c <memmove+0x10>
 8003856:	4284      	cmp	r4, r0
 8003858:	4623      	mov	r3, r4
 800385a:	d807      	bhi.n	800386c <memmove+0x20>
 800385c:	1e43      	subs	r3, r0, #1
 800385e:	42a1      	cmp	r1, r4
 8003860:	d008      	beq.n	8003874 <memmove+0x28>
 8003862:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003866:	f803 2f01 	strb.w	r2, [r3, #1]!
 800386a:	e7f8      	b.n	800385e <memmove+0x12>
 800386c:	4601      	mov	r1, r0
 800386e:	4402      	add	r2, r0
 8003870:	428a      	cmp	r2, r1
 8003872:	d100      	bne.n	8003876 <memmove+0x2a>
 8003874:	bd10      	pop	{r4, pc}
 8003876:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800387a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800387e:	e7f7      	b.n	8003870 <memmove+0x24>

08003880 <_free_r>:
 8003880:	b538      	push	{r3, r4, r5, lr}
 8003882:	4605      	mov	r5, r0
 8003884:	2900      	cmp	r1, #0
 8003886:	d040      	beq.n	800390a <_free_r+0x8a>
 8003888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800388c:	1f0c      	subs	r4, r1, #4
 800388e:	2b00      	cmp	r3, #0
 8003890:	bfb8      	it	lt
 8003892:	18e4      	addlt	r4, r4, r3
 8003894:	f000 f910 	bl	8003ab8 <__malloc_lock>
 8003898:	4a1c      	ldr	r2, [pc, #112]	; (800390c <_free_r+0x8c>)
 800389a:	6813      	ldr	r3, [r2, #0]
 800389c:	b933      	cbnz	r3, 80038ac <_free_r+0x2c>
 800389e:	6063      	str	r3, [r4, #4]
 80038a0:	6014      	str	r4, [r2, #0]
 80038a2:	4628      	mov	r0, r5
 80038a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038a8:	f000 b90c 	b.w	8003ac4 <__malloc_unlock>
 80038ac:	42a3      	cmp	r3, r4
 80038ae:	d908      	bls.n	80038c2 <_free_r+0x42>
 80038b0:	6820      	ldr	r0, [r4, #0]
 80038b2:	1821      	adds	r1, r4, r0
 80038b4:	428b      	cmp	r3, r1
 80038b6:	bf01      	itttt	eq
 80038b8:	6819      	ldreq	r1, [r3, #0]
 80038ba:	685b      	ldreq	r3, [r3, #4]
 80038bc:	1809      	addeq	r1, r1, r0
 80038be:	6021      	streq	r1, [r4, #0]
 80038c0:	e7ed      	b.n	800389e <_free_r+0x1e>
 80038c2:	461a      	mov	r2, r3
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	b10b      	cbz	r3, 80038cc <_free_r+0x4c>
 80038c8:	42a3      	cmp	r3, r4
 80038ca:	d9fa      	bls.n	80038c2 <_free_r+0x42>
 80038cc:	6811      	ldr	r1, [r2, #0]
 80038ce:	1850      	adds	r0, r2, r1
 80038d0:	42a0      	cmp	r0, r4
 80038d2:	d10b      	bne.n	80038ec <_free_r+0x6c>
 80038d4:	6820      	ldr	r0, [r4, #0]
 80038d6:	4401      	add	r1, r0
 80038d8:	1850      	adds	r0, r2, r1
 80038da:	4283      	cmp	r3, r0
 80038dc:	6011      	str	r1, [r2, #0]
 80038de:	d1e0      	bne.n	80038a2 <_free_r+0x22>
 80038e0:	6818      	ldr	r0, [r3, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	4401      	add	r1, r0
 80038e6:	6011      	str	r1, [r2, #0]
 80038e8:	6053      	str	r3, [r2, #4]
 80038ea:	e7da      	b.n	80038a2 <_free_r+0x22>
 80038ec:	d902      	bls.n	80038f4 <_free_r+0x74>
 80038ee:	230c      	movs	r3, #12
 80038f0:	602b      	str	r3, [r5, #0]
 80038f2:	e7d6      	b.n	80038a2 <_free_r+0x22>
 80038f4:	6820      	ldr	r0, [r4, #0]
 80038f6:	1821      	adds	r1, r4, r0
 80038f8:	428b      	cmp	r3, r1
 80038fa:	bf01      	itttt	eq
 80038fc:	6819      	ldreq	r1, [r3, #0]
 80038fe:	685b      	ldreq	r3, [r3, #4]
 8003900:	1809      	addeq	r1, r1, r0
 8003902:	6021      	streq	r1, [r4, #0]
 8003904:	6063      	str	r3, [r4, #4]
 8003906:	6054      	str	r4, [r2, #4]
 8003908:	e7cb      	b.n	80038a2 <_free_r+0x22>
 800390a:	bd38      	pop	{r3, r4, r5, pc}
 800390c:	20000128 	.word	0x20000128

08003910 <sbrk_aligned>:
 8003910:	b570      	push	{r4, r5, r6, lr}
 8003912:	4e0e      	ldr	r6, [pc, #56]	; (800394c <sbrk_aligned+0x3c>)
 8003914:	460c      	mov	r4, r1
 8003916:	6831      	ldr	r1, [r6, #0]
 8003918:	4605      	mov	r5, r0
 800391a:	b911      	cbnz	r1, 8003922 <sbrk_aligned+0x12>
 800391c:	f000 f8bc 	bl	8003a98 <_sbrk_r>
 8003920:	6030      	str	r0, [r6, #0]
 8003922:	4621      	mov	r1, r4
 8003924:	4628      	mov	r0, r5
 8003926:	f000 f8b7 	bl	8003a98 <_sbrk_r>
 800392a:	1c43      	adds	r3, r0, #1
 800392c:	d00a      	beq.n	8003944 <sbrk_aligned+0x34>
 800392e:	1cc4      	adds	r4, r0, #3
 8003930:	f024 0403 	bic.w	r4, r4, #3
 8003934:	42a0      	cmp	r0, r4
 8003936:	d007      	beq.n	8003948 <sbrk_aligned+0x38>
 8003938:	1a21      	subs	r1, r4, r0
 800393a:	4628      	mov	r0, r5
 800393c:	f000 f8ac 	bl	8003a98 <_sbrk_r>
 8003940:	3001      	adds	r0, #1
 8003942:	d101      	bne.n	8003948 <sbrk_aligned+0x38>
 8003944:	f04f 34ff 	mov.w	r4, #4294967295
 8003948:	4620      	mov	r0, r4
 800394a:	bd70      	pop	{r4, r5, r6, pc}
 800394c:	2000012c 	.word	0x2000012c

08003950 <_malloc_r>:
 8003950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003954:	1ccd      	adds	r5, r1, #3
 8003956:	f025 0503 	bic.w	r5, r5, #3
 800395a:	3508      	adds	r5, #8
 800395c:	2d0c      	cmp	r5, #12
 800395e:	bf38      	it	cc
 8003960:	250c      	movcc	r5, #12
 8003962:	2d00      	cmp	r5, #0
 8003964:	4607      	mov	r7, r0
 8003966:	db01      	blt.n	800396c <_malloc_r+0x1c>
 8003968:	42a9      	cmp	r1, r5
 800396a:	d905      	bls.n	8003978 <_malloc_r+0x28>
 800396c:	230c      	movs	r3, #12
 800396e:	2600      	movs	r6, #0
 8003970:	603b      	str	r3, [r7, #0]
 8003972:	4630      	mov	r0, r6
 8003974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003978:	4e2e      	ldr	r6, [pc, #184]	; (8003a34 <_malloc_r+0xe4>)
 800397a:	f000 f89d 	bl	8003ab8 <__malloc_lock>
 800397e:	6833      	ldr	r3, [r6, #0]
 8003980:	461c      	mov	r4, r3
 8003982:	bb34      	cbnz	r4, 80039d2 <_malloc_r+0x82>
 8003984:	4629      	mov	r1, r5
 8003986:	4638      	mov	r0, r7
 8003988:	f7ff ffc2 	bl	8003910 <sbrk_aligned>
 800398c:	1c43      	adds	r3, r0, #1
 800398e:	4604      	mov	r4, r0
 8003990:	d14d      	bne.n	8003a2e <_malloc_r+0xde>
 8003992:	6834      	ldr	r4, [r6, #0]
 8003994:	4626      	mov	r6, r4
 8003996:	2e00      	cmp	r6, #0
 8003998:	d140      	bne.n	8003a1c <_malloc_r+0xcc>
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	4631      	mov	r1, r6
 800399e:	4638      	mov	r0, r7
 80039a0:	eb04 0803 	add.w	r8, r4, r3
 80039a4:	f000 f878 	bl	8003a98 <_sbrk_r>
 80039a8:	4580      	cmp	r8, r0
 80039aa:	d13a      	bne.n	8003a22 <_malloc_r+0xd2>
 80039ac:	6821      	ldr	r1, [r4, #0]
 80039ae:	3503      	adds	r5, #3
 80039b0:	1a6d      	subs	r5, r5, r1
 80039b2:	f025 0503 	bic.w	r5, r5, #3
 80039b6:	3508      	adds	r5, #8
 80039b8:	2d0c      	cmp	r5, #12
 80039ba:	bf38      	it	cc
 80039bc:	250c      	movcc	r5, #12
 80039be:	4638      	mov	r0, r7
 80039c0:	4629      	mov	r1, r5
 80039c2:	f7ff ffa5 	bl	8003910 <sbrk_aligned>
 80039c6:	3001      	adds	r0, #1
 80039c8:	d02b      	beq.n	8003a22 <_malloc_r+0xd2>
 80039ca:	6823      	ldr	r3, [r4, #0]
 80039cc:	442b      	add	r3, r5
 80039ce:	6023      	str	r3, [r4, #0]
 80039d0:	e00e      	b.n	80039f0 <_malloc_r+0xa0>
 80039d2:	6822      	ldr	r2, [r4, #0]
 80039d4:	1b52      	subs	r2, r2, r5
 80039d6:	d41e      	bmi.n	8003a16 <_malloc_r+0xc6>
 80039d8:	2a0b      	cmp	r2, #11
 80039da:	d916      	bls.n	8003a0a <_malloc_r+0xba>
 80039dc:	1961      	adds	r1, r4, r5
 80039de:	42a3      	cmp	r3, r4
 80039e0:	6025      	str	r5, [r4, #0]
 80039e2:	bf18      	it	ne
 80039e4:	6059      	strne	r1, [r3, #4]
 80039e6:	6863      	ldr	r3, [r4, #4]
 80039e8:	bf08      	it	eq
 80039ea:	6031      	streq	r1, [r6, #0]
 80039ec:	5162      	str	r2, [r4, r5]
 80039ee:	604b      	str	r3, [r1, #4]
 80039f0:	4638      	mov	r0, r7
 80039f2:	f104 060b 	add.w	r6, r4, #11
 80039f6:	f000 f865 	bl	8003ac4 <__malloc_unlock>
 80039fa:	f026 0607 	bic.w	r6, r6, #7
 80039fe:	1d23      	adds	r3, r4, #4
 8003a00:	1af2      	subs	r2, r6, r3
 8003a02:	d0b6      	beq.n	8003972 <_malloc_r+0x22>
 8003a04:	1b9b      	subs	r3, r3, r6
 8003a06:	50a3      	str	r3, [r4, r2]
 8003a08:	e7b3      	b.n	8003972 <_malloc_r+0x22>
 8003a0a:	6862      	ldr	r2, [r4, #4]
 8003a0c:	42a3      	cmp	r3, r4
 8003a0e:	bf0c      	ite	eq
 8003a10:	6032      	streq	r2, [r6, #0]
 8003a12:	605a      	strne	r2, [r3, #4]
 8003a14:	e7ec      	b.n	80039f0 <_malloc_r+0xa0>
 8003a16:	4623      	mov	r3, r4
 8003a18:	6864      	ldr	r4, [r4, #4]
 8003a1a:	e7b2      	b.n	8003982 <_malloc_r+0x32>
 8003a1c:	4634      	mov	r4, r6
 8003a1e:	6876      	ldr	r6, [r6, #4]
 8003a20:	e7b9      	b.n	8003996 <_malloc_r+0x46>
 8003a22:	230c      	movs	r3, #12
 8003a24:	4638      	mov	r0, r7
 8003a26:	603b      	str	r3, [r7, #0]
 8003a28:	f000 f84c 	bl	8003ac4 <__malloc_unlock>
 8003a2c:	e7a1      	b.n	8003972 <_malloc_r+0x22>
 8003a2e:	6025      	str	r5, [r4, #0]
 8003a30:	e7de      	b.n	80039f0 <_malloc_r+0xa0>
 8003a32:	bf00      	nop
 8003a34:	20000128 	.word	0x20000128

08003a38 <_realloc_r>:
 8003a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a3c:	4680      	mov	r8, r0
 8003a3e:	4614      	mov	r4, r2
 8003a40:	460e      	mov	r6, r1
 8003a42:	b921      	cbnz	r1, 8003a4e <_realloc_r+0x16>
 8003a44:	4611      	mov	r1, r2
 8003a46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a4a:	f7ff bf81 	b.w	8003950 <_malloc_r>
 8003a4e:	b92a      	cbnz	r2, 8003a5c <_realloc_r+0x24>
 8003a50:	f7ff ff16 	bl	8003880 <_free_r>
 8003a54:	4625      	mov	r5, r4
 8003a56:	4628      	mov	r0, r5
 8003a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a5c:	f000 f838 	bl	8003ad0 <_malloc_usable_size_r>
 8003a60:	4284      	cmp	r4, r0
 8003a62:	4607      	mov	r7, r0
 8003a64:	d802      	bhi.n	8003a6c <_realloc_r+0x34>
 8003a66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a6a:	d812      	bhi.n	8003a92 <_realloc_r+0x5a>
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	4640      	mov	r0, r8
 8003a70:	f7ff ff6e 	bl	8003950 <_malloc_r>
 8003a74:	4605      	mov	r5, r0
 8003a76:	2800      	cmp	r0, #0
 8003a78:	d0ed      	beq.n	8003a56 <_realloc_r+0x1e>
 8003a7a:	42bc      	cmp	r4, r7
 8003a7c:	4622      	mov	r2, r4
 8003a7e:	4631      	mov	r1, r6
 8003a80:	bf28      	it	cs
 8003a82:	463a      	movcs	r2, r7
 8003a84:	f7ff fed4 	bl	8003830 <memcpy>
 8003a88:	4631      	mov	r1, r6
 8003a8a:	4640      	mov	r0, r8
 8003a8c:	f7ff fef8 	bl	8003880 <_free_r>
 8003a90:	e7e1      	b.n	8003a56 <_realloc_r+0x1e>
 8003a92:	4635      	mov	r5, r6
 8003a94:	e7df      	b.n	8003a56 <_realloc_r+0x1e>
	...

08003a98 <_sbrk_r>:
 8003a98:	b538      	push	{r3, r4, r5, lr}
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	4d05      	ldr	r5, [pc, #20]	; (8003ab4 <_sbrk_r+0x1c>)
 8003a9e:	4604      	mov	r4, r0
 8003aa0:	4608      	mov	r0, r1
 8003aa2:	602b      	str	r3, [r5, #0]
 8003aa4:	f7fd fa38 	bl	8000f18 <_sbrk>
 8003aa8:	1c43      	adds	r3, r0, #1
 8003aaa:	d102      	bne.n	8003ab2 <_sbrk_r+0x1a>
 8003aac:	682b      	ldr	r3, [r5, #0]
 8003aae:	b103      	cbz	r3, 8003ab2 <_sbrk_r+0x1a>
 8003ab0:	6023      	str	r3, [r4, #0]
 8003ab2:	bd38      	pop	{r3, r4, r5, pc}
 8003ab4:	20000130 	.word	0x20000130

08003ab8 <__malloc_lock>:
 8003ab8:	4801      	ldr	r0, [pc, #4]	; (8003ac0 <__malloc_lock+0x8>)
 8003aba:	f000 b811 	b.w	8003ae0 <__retarget_lock_acquire_recursive>
 8003abe:	bf00      	nop
 8003ac0:	20000134 	.word	0x20000134

08003ac4 <__malloc_unlock>:
 8003ac4:	4801      	ldr	r0, [pc, #4]	; (8003acc <__malloc_unlock+0x8>)
 8003ac6:	f000 b80c 	b.w	8003ae2 <__retarget_lock_release_recursive>
 8003aca:	bf00      	nop
 8003acc:	20000134 	.word	0x20000134

08003ad0 <_malloc_usable_size_r>:
 8003ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ad4:	1f18      	subs	r0, r3, #4
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	bfbc      	itt	lt
 8003ada:	580b      	ldrlt	r3, [r1, r0]
 8003adc:	18c0      	addlt	r0, r0, r3
 8003ade:	4770      	bx	lr

08003ae0 <__retarget_lock_acquire_recursive>:
 8003ae0:	4770      	bx	lr

08003ae2 <__retarget_lock_release_recursive>:
 8003ae2:	4770      	bx	lr

08003ae4 <_init>:
 8003ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ae6:	bf00      	nop
 8003ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aea:	bc08      	pop	{r3}
 8003aec:	469e      	mov	lr, r3
 8003aee:	4770      	bx	lr

08003af0 <_fini>:
 8003af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003af2:	bf00      	nop
 8003af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003af6:	bc08      	pop	{r3}
 8003af8:	469e      	mov	lr, r3
 8003afa:	4770      	bx	lr
