OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/riscv32/runs/RUN_2025.07.31_16.31.55/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/mukul/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/riscv32/runs/RUN_2025.07.31_16.31.55/tmp/17-riscv32.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   riscv32
Die area:                 ( 0 0 ) ( 55950 66670 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     312
Number of terminals:      33
Number of snets:          2
Number of nets:           152

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 82.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4810.
[INFO DRT-0033] mcon shape region query size = 168.
[INFO DRT-0033] met1 shape region query size = 1013.
[INFO DRT-0033] via shape region query size = 340.
[INFO DRT-0033] met2 shape region query size = 219.
[INFO DRT-0033] via2 shape region query size = 272.
[INFO DRT-0033] met3 shape region query size = 220.
[INFO DRT-0033] via3 shape region query size = 272.
[INFO DRT-0033] met4 shape region query size = 116.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 207 pins.
[INFO DRT-0081]   Complete 64 unique inst patterns.
[INFO DRT-0084]   Complete 86 groups.
#scanned instances     = 312
#unique  instances     = 82
#stdCellGenAp          = 1756
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 1306
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 411
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 112.40 (MB), peak = 112.40 (MB)

Number of guides:     972

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 323.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 247.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 137.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 21.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 463 vertical wires in 1 frboxes and 268 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 58 vertical wires in 1 frboxes and 74 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.13 (MB), peak = 113.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.13 (MB), peak = 113.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 136.23 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:01, memory = 120.36 (MB).
    Completing 30% with 65 violations.
    elapsed time = 00:00:01, memory = 122.11 (MB).
    Completing 40% with 65 violations.
    elapsed time = 00:00:01, memory = 122.11 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       12     13     10      6
NS Metal             1      0      0      0
Recheck              0     16     16      0
Short                0     23      0      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 478.86 (MB), peak = 478.86 (MB)
Total wire length = 2473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1234 um.
Total wire length on LAYER met2 = 1097 um.
Total wire length on LAYER met3 = 124 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 830.
Up-via summary (total 830):.

----------------------
 FR_MASTERSLICE      0
            li1    408
           met1    404
           met2     16
           met3      2
           met4      0
----------------------
                   830


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:00, memory = 478.86 (MB).
    Completing 20% with 82 violations.
    elapsed time = 00:00:00, memory = 487.48 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:01, memory = 487.48 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:01, memory = 487.48 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met2
Metal Spacing        2      4
Short               14      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 487.48 (MB), peak = 487.48 (MB)
Total wire length = 2425 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1190 um.
Total wire length on LAYER met2 = 1088 um.
Total wire length on LAYER met3 = 113 um.
Total wire length on LAYER met4 = 32 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 832.
Up-via summary (total 832):.

----------------------
 FR_MASTERSLICE      0
            li1    407
           met1    400
           met2     21
           met3      4
           met4      0
----------------------
                   832


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 487.48 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 487.48 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 487.48 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:01, memory = 510.36 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1
Metal Spacing        2
Short                8
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 477.10 (MB), peak = 510.36 (MB)
Total wire length = 2432 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1202 um.
Total wire length on LAYER met2 = 1115 um.
Total wire length on LAYER met3 = 100 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 830.
Up-via summary (total 830):.

----------------------
 FR_MASTERSLICE      0
            li1    407
           met1    405
           met2     16
           met3      2
           met4      0
----------------------
                   830


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 477.10 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 477.10 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 477.10 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 477.10 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 477.10 (MB), peak = 510.36 (MB)
Total wire length = 2422 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1198 um.
Total wire length on LAYER met2 = 1105 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 834.
Up-via summary (total 834):.

----------------------
 FR_MASTERSLICE      0
            li1    407
           met1    407
           met2     18
           met3      2
           met4      0
----------------------
                   834


[INFO DRT-0198] Complete detail routing.
Total wire length = 2422 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1198 um.
Total wire length on LAYER met2 = 1105 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 834.
Up-via summary (total 834):.

----------------------
 FR_MASTERSLICE      0
            li1    407
           met1    407
           met2     18
           met3      2
           met4      0
----------------------
                   834


[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 477.10 (MB), peak = 510.36 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/riscv32/runs/RUN_2025.07.31_16.31.55/results/routing/riscv32.odb'…
Writing netlist to '/openlane/designs/riscv32/runs/RUN_2025.07.31_16.31.55/results/routing/riscv32.nl.v'…
Writing powered netlist to '/openlane/designs/riscv32/runs/RUN_2025.07.31_16.31.55/results/routing/riscv32.pnl.v'…
Writing layout to '/openlane/designs/riscv32/runs/RUN_2025.07.31_16.31.55/results/routing/riscv32.def'…
