/*
module adda(A, B, adda_result);

endmodule

module subs(A, B, subs_result);

endmodule




module multiplexer( //Four to one
    input [2:0] s,
    input [7:0] x,
    output o
);
    wire t1, t2, t3, t4, t5;
    two_to_one_multiplexer(s[0], x[0], x[1], t1);
    two_to_one_multiplexer(s[0], x[2], x[3], t2);
    two_to_one_multiplexer(s[1], x[4], x[5], t3);
	 two_to_one_multiplexer(s[0], x[6], x[7], t4);
    two_to_one_multiplexer(s[1], t1, t2, o);
endmodule
*/



module alu(
    input s,
    input x,
    input y,
    output o
);
    wire t1, t2;
    and(t1, s, y);
    and(t2, ~s, x);
    or(o, t1, t2);
endmodule