5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd casez3.vcd -o casez3.cdd -v casez3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" casez3.v 1 23 1
1 a 3 6000a 1 0 0 0 1 17 1 1 0 0 0
1 entry 5 7000a 1 0 1 0 2 17 0 3 0 0 0
3 1 main.$u0 "main.$u0" casez3.v 0 21 1
