Loading plugins phase: Elapsed time ==> 0s.179ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring.cyprj -d CY8C5888LTI-LP097 -s C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.894ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Motorstyring.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring.cyprj -dcpsoc3 Motorstyring.v -verilog
======================================================================

======================================================================
Compiling:  Motorstyring.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring.cyprj -dcpsoc3 Motorstyring.v -verilog
======================================================================

======================================================================
Compiling:  Motorstyring.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring.cyprj -dcpsoc3 -verilog Motorstyring.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 24 15:55:41 2019


======================================================================
Compiling:  Motorstyring.v
Program  :   vpp
Options  :    -yv2 -q10 Motorstyring.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 24 15:55:41 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Motorstyring.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Motorstyring.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring.cyprj -dcpsoc3 -verilog Motorstyring.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 24 15:55:42 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\codegentemp\Motorstyring.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\codegentemp\Motorstyring.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Motorstyring.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring.cyprj -dcpsoc3 -verilog Motorstyring.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 24 15:55:43 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\codegentemp\Motorstyring.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\codegentemp\Motorstyring.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Motorpwm_right:PWMUDB:km_run\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode2_2\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode2_1\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode2_0\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode1_2\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode1_1\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode1_0\
	\Motorpwm_right:PWMUDB:capt_rising\
	\Motorpwm_right:PWMUDB:capt_falling\
	\Motorpwm_right:PWMUDB:trig_rise\
	\Motorpwm_right:PWMUDB:trig_fall\
	\Motorpwm_right:PWMUDB:sc_kill\
	\Motorpwm_right:PWMUDB:min_kill\
	\Motorpwm_right:PWMUDB:km_tc\
	\Motorpwm_right:PWMUDB:db_tc\
	\Motorpwm_right:PWMUDB:dith_sel\
	\Motorpwm_right:PWMUDB:compare2\
	\Motorpwm_right:Net_101\
	Net_787
	Net_788
	\Motorpwm_right:PWMUDB:MODULE_1:b_31\
	\Motorpwm_right:PWMUDB:MODULE_1:b_30\
	\Motorpwm_right:PWMUDB:MODULE_1:b_29\
	\Motorpwm_right:PWMUDB:MODULE_1:b_28\
	\Motorpwm_right:PWMUDB:MODULE_1:b_27\
	\Motorpwm_right:PWMUDB:MODULE_1:b_26\
	\Motorpwm_right:PWMUDB:MODULE_1:b_25\
	\Motorpwm_right:PWMUDB:MODULE_1:b_24\
	\Motorpwm_right:PWMUDB:MODULE_1:b_23\
	\Motorpwm_right:PWMUDB:MODULE_1:b_22\
	\Motorpwm_right:PWMUDB:MODULE_1:b_21\
	\Motorpwm_right:PWMUDB:MODULE_1:b_20\
	\Motorpwm_right:PWMUDB:MODULE_1:b_19\
	\Motorpwm_right:PWMUDB:MODULE_1:b_18\
	\Motorpwm_right:PWMUDB:MODULE_1:b_17\
	\Motorpwm_right:PWMUDB:MODULE_1:b_16\
	\Motorpwm_right:PWMUDB:MODULE_1:b_15\
	\Motorpwm_right:PWMUDB:MODULE_1:b_14\
	\Motorpwm_right:PWMUDB:MODULE_1:b_13\
	\Motorpwm_right:PWMUDB:MODULE_1:b_12\
	\Motorpwm_right:PWMUDB:MODULE_1:b_11\
	\Motorpwm_right:PWMUDB:MODULE_1:b_10\
	\Motorpwm_right:PWMUDB:MODULE_1:b_9\
	\Motorpwm_right:PWMUDB:MODULE_1:b_8\
	\Motorpwm_right:PWMUDB:MODULE_1:b_7\
	\Motorpwm_right:PWMUDB:MODULE_1:b_6\
	\Motorpwm_right:PWMUDB:MODULE_1:b_5\
	\Motorpwm_right:PWMUDB:MODULE_1:b_4\
	\Motorpwm_right:PWMUDB:MODULE_1:b_3\
	\Motorpwm_right:PWMUDB:MODULE_1:b_2\
	\Motorpwm_right:PWMUDB:MODULE_1:b_1\
	\Motorpwm_right:PWMUDB:MODULE_1:b_0\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_31\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_30\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_29\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_28\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_27\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_26\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_25\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_24\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_31\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_30\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_29\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_28\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_27\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_26\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_25\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_24\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_23\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_22\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_21\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_20\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_19\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_18\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_17\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_16\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_15\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_14\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_13\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_12\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_11\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_10\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_9\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_8\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_7\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_6\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_5\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_4\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_3\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_2\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_1\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_0\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_31\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_30\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_29\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_28\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_27\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_26\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_25\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_24\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_23\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_22\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_21\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_20\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_19\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_18\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_17\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_16\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_15\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_14\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_13\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_12\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_11\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_10\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_9\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_8\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_7\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_6\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_5\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_4\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_3\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_2\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_789
	Net_786
	\Motorpwm_right:Net_113\
	\Motorpwm_right:Net_107\
	\Motorpwm_right:Net_114\
	\Motorpwm_Left:PWMUDB:km_run\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode2_2\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode2_1\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode2_0\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode1_2\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode1_1\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode1_0\
	\Motorpwm_Left:PWMUDB:capt_rising\
	\Motorpwm_Left:PWMUDB:capt_falling\
	\Motorpwm_Left:PWMUDB:trig_rise\
	\Motorpwm_Left:PWMUDB:trig_fall\
	\Motorpwm_Left:PWMUDB:sc_kill\
	\Motorpwm_Left:PWMUDB:min_kill\
	\Motorpwm_Left:PWMUDB:km_tc\
	\Motorpwm_Left:PWMUDB:db_tc\
	\Motorpwm_Left:PWMUDB:dith_sel\
	\Motorpwm_Left:PWMUDB:compare2\
	\Motorpwm_Left:Net_101\
	Net_798
	Net_799
	\Motorpwm_Left:PWMUDB:MODULE_2:b_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_25\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_24\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_23\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_22\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_21\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_20\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_19\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_18\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_17\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_16\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_15\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_14\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_13\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_12\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_11\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_10\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_9\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_8\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_7\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_6\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_5\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_4\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_3\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_2\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_1\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_0\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_25\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_24\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_25\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_24\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_23\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_22\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_21\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_20\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_19\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_18\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_17\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_16\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_15\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_14\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_13\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_12\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_11\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_10\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_9\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_8\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_7\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_6\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_5\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_4\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_3\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_2\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_1\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_0\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_25\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_24\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_23\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_22\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_21\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_20\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_19\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_18\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_17\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_16\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_15\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_14\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_13\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_12\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_11\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_10\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_9\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_8\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_7\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_6\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_5\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_4\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_3\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_2\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_800
	Net_797
	\Motorpwm_Left:Net_113\
	\Motorpwm_Left:Net_107\
	\Motorpwm_Left:Net_114\
	Net_24
	Net_25
	Net_26
	Net_27
	\SPIS_1:BSPIS:dpMISO_fifo_not_empty\
	\SPIS_1:BSPIS:control_7\
	\SPIS_1:BSPIS:control_6\
	\SPIS_1:BSPIS:control_5\
	\SPIS_1:BSPIS:control_4\
	\SPIS_1:BSPIS:control_3\
	\SPIS_1:BSPIS:control_2\
	\SPIS_1:BSPIS:control_1\
	\SPIS_1:BSPIS:control_0\
	\SPIS_1:Net_182\
	\SPIS_1:BSPIS:dpcounter_zero\
	Net_50
	\UART_1:BUART:reset_sr\
	Net_878
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_874
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\
	\I2C_Master:udb_clk\
	Net_842
	\I2C_Master:Net_973\
	Net_843
	\I2C_Master:Net_974\
	\I2C_Master:timeout_clk\
	Net_848
	\I2C_Master:Net_975\
	Net_846
	Net_847
	Net_935
	Net_936
	Net_937
	Net_938
	Net_939
	Net_940
	\Stepper_steps_counter:MODULE_8:b_31\
	\Stepper_steps_counter:MODULE_8:b_30\
	\Stepper_steps_counter:MODULE_8:b_29\
	\Stepper_steps_counter:MODULE_8:b_28\
	\Stepper_steps_counter:MODULE_8:b_27\
	\Stepper_steps_counter:MODULE_8:b_26\
	\Stepper_steps_counter:MODULE_8:b_25\
	\Stepper_steps_counter:MODULE_8:b_24\
	\Stepper_steps_counter:MODULE_8:b_23\
	\Stepper_steps_counter:MODULE_8:b_22\
	\Stepper_steps_counter:MODULE_8:b_21\
	\Stepper_steps_counter:MODULE_8:b_20\
	\Stepper_steps_counter:MODULE_8:b_19\
	\Stepper_steps_counter:MODULE_8:b_18\
	\Stepper_steps_counter:MODULE_8:b_17\
	\Stepper_steps_counter:MODULE_8:b_16\
	\Stepper_steps_counter:MODULE_8:b_15\
	\Stepper_steps_counter:MODULE_8:b_14\
	\Stepper_steps_counter:MODULE_8:b_13\
	\Stepper_steps_counter:MODULE_8:b_12\
	\Stepper_steps_counter:MODULE_8:b_11\
	\Stepper_steps_counter:MODULE_8:b_10\
	\Stepper_steps_counter:MODULE_8:b_9\
	\Stepper_steps_counter:MODULE_8:b_8\
	\Stepper_steps_counter:MODULE_8:b_7\
	\Stepper_steps_counter:MODULE_8:b_6\
	\Stepper_steps_counter:MODULE_8:b_5\
	\Stepper_steps_counter:MODULE_8:b_4\
	\Stepper_steps_counter:MODULE_8:b_3\
	\Stepper_steps_counter:MODULE_8:b_2\
	\Stepper_steps_counter:MODULE_8:b_1\
	\Stepper_steps_counter:MODULE_8:b_0\
	\Stepper_steps_counter:MODULE_8:g2:a0:a_31\
	\Stepper_steps_counter:MODULE_8:g2:a0:a_30\
	\Stepper_steps_counter:MODULE_8:g2:a0:a_29\
	\Stepper_steps_counter:MODULE_8:g2:a0:a_28\
	\Stepper_steps_counter:MODULE_8:g2:a0:a_27\
	\Stepper_steps_counter:MODULE_8:g2:a0:a_26\
	\Stepper_steps_counter:MODULE_8:g2:a0:a_25\
	\Stepper_steps_counter:MODULE_8:g2:a0:a_24\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_31\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_30\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_29\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_28\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_27\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_26\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_25\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_24\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_23\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_22\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_21\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_20\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_19\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_18\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_17\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_16\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_15\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_14\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_13\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_12\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_11\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_10\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_9\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_8\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_7\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_6\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_5\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_4\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_3\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_2\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_1\
	\Stepper_steps_counter:MODULE_8:g2:a0:b_0\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_31\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_30\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_29\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_28\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_27\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_26\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_25\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_24\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_23\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_22\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_21\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_20\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_19\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_18\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_17\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_16\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_15\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_14\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_13\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_12\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_11\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_10\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_9\
	\Stepper_steps_counter:MODULE_8:g2:a0:s_8\
	\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Stepper_sequence_counter:MODULE_9:b_31\
	\Stepper_sequence_counter:MODULE_9:b_30\
	\Stepper_sequence_counter:MODULE_9:b_29\
	\Stepper_sequence_counter:MODULE_9:b_28\
	\Stepper_sequence_counter:MODULE_9:b_27\
	\Stepper_sequence_counter:MODULE_9:b_26\
	\Stepper_sequence_counter:MODULE_9:b_25\
	\Stepper_sequence_counter:MODULE_9:b_24\
	\Stepper_sequence_counter:MODULE_9:b_23\
	\Stepper_sequence_counter:MODULE_9:b_22\
	\Stepper_sequence_counter:MODULE_9:b_21\
	\Stepper_sequence_counter:MODULE_9:b_20\
	\Stepper_sequence_counter:MODULE_9:b_19\
	\Stepper_sequence_counter:MODULE_9:b_18\
	\Stepper_sequence_counter:MODULE_9:b_17\
	\Stepper_sequence_counter:MODULE_9:b_16\
	\Stepper_sequence_counter:MODULE_9:b_15\
	\Stepper_sequence_counter:MODULE_9:b_14\
	\Stepper_sequence_counter:MODULE_9:b_13\
	\Stepper_sequence_counter:MODULE_9:b_12\
	\Stepper_sequence_counter:MODULE_9:b_11\
	\Stepper_sequence_counter:MODULE_9:b_10\
	\Stepper_sequence_counter:MODULE_9:b_9\
	\Stepper_sequence_counter:MODULE_9:b_8\
	\Stepper_sequence_counter:MODULE_9:b_7\
	\Stepper_sequence_counter:MODULE_9:b_6\
	\Stepper_sequence_counter:MODULE_9:b_5\
	\Stepper_sequence_counter:MODULE_9:b_4\
	\Stepper_sequence_counter:MODULE_9:b_3\
	\Stepper_sequence_counter:MODULE_9:b_2\
	\Stepper_sequence_counter:MODULE_9:b_1\
	\Stepper_sequence_counter:MODULE_9:b_0\
	\Stepper_sequence_counter:MODULE_9:g2:a0:a_31\
	\Stepper_sequence_counter:MODULE_9:g2:a0:a_30\
	\Stepper_sequence_counter:MODULE_9:g2:a0:a_29\
	\Stepper_sequence_counter:MODULE_9:g2:a0:a_28\
	\Stepper_sequence_counter:MODULE_9:g2:a0:a_27\
	\Stepper_sequence_counter:MODULE_9:g2:a0:a_26\
	\Stepper_sequence_counter:MODULE_9:g2:a0:a_25\
	\Stepper_sequence_counter:MODULE_9:g2:a0:a_24\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_31\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_30\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_29\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_28\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_27\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_26\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_25\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_24\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_23\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_22\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_21\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_20\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_19\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_18\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_17\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_16\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_15\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_14\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_13\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_12\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_11\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_10\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_9\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_8\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_7\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_6\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_5\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_4\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_3\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_2\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_1\
	\Stepper_sequence_counter:MODULE_9:g2:a0:b_0\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_31\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_30\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_29\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_28\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_27\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_26\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_25\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_24\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_23\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_22\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_21\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_20\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_19\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_18\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_17\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_16\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_15\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_14\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_13\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_12\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_11\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_10\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_9\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_8\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_7\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_6\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_5\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_4\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_3\
	\Stepper_sequence_counter:MODULE_9:g2:a0:s_2\
	\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_2\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_31\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_30\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_29\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_28\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_27\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_26\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_25\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_24\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_23\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_22\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_21\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_20\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_19\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_18\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_17\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_16\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_15\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_14\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_13\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_12\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_11\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_10\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_9\
	\Stepper_steps_counter:add_vi_vv_MODGEN_8_8\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_31\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_30\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_29\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_28\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_27\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_26\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_25\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_24\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_23\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_22\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_21\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_20\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_19\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_18\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_17\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_16\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_15\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_14\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_13\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_12\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_11\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_10\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_9\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_8\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_7\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_6\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_5\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_4\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_3\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_9_2\

Deleted 538 User equations/components.
Deleted 114 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Motorpwm_right:PWMUDB:hwCapture\ to zero
Aliasing \Motorpwm_right:PWMUDB:trig_out\ to one
Aliasing Net_260 to zero
Aliasing \Motorpwm_right:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:ltch_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:min_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:final_kill\ to one
Aliasing \Motorpwm_right:PWMUDB:dith_count_1\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:dith_count_0\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:status_6\ to zero
Aliasing \Motorpwm_right:PWMUDB:status_4\ to zero
Aliasing \Motorpwm_right:PWMUDB:cmp2\ to zero
Aliasing \Motorpwm_right:PWMUDB:cmp1_status_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:cmp2_status_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:final_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:cs_addr_0\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:pwm1_i\ to zero
Aliasing \Motorpwm_right:PWMUDB:pwm2_i\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Motorpwm_Left:PWMUDB:hwCapture\ to zero
Aliasing \Motorpwm_Left:PWMUDB:trig_out\ to one
Aliasing \Motorpwm_Left:PWMUDB:runmode_enable\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:ltch_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:min_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:final_kill\ to one
Aliasing \Motorpwm_Left:PWMUDB:dith_count_1\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:dith_count_0\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:status_6\ to zero
Aliasing \Motorpwm_Left:PWMUDB:status_4\ to zero
Aliasing \Motorpwm_Left:PWMUDB:cmp2\ to zero
Aliasing \Motorpwm_Left:PWMUDB:cmp1_status_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:cmp2_status_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:final_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:cs_addr_0\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:pwm1_i\ to zero
Aliasing \Motorpwm_Left:PWMUDB:pwm2_i\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Motor_R_F_net_0 to one
Aliasing tmpOE__Motor_L_F_net_0 to one
Aliasing tmpOE__Enable_Right_net_0 to one
Aliasing tmpOE__Enable_Left_net_0 to one
Aliasing tmpOE__Motor_L_R_net_0 to one
Aliasing tmpOE__Motor_R_R_net_0 to one
Aliasing \mode:clk\ to zero
Aliasing \mode:rst\ to zero
Aliasing \ADC_calR:vp_ctl_0\ to zero
Aliasing \ADC_calR:vp_ctl_2\ to zero
Aliasing \ADC_calR:vn_ctl_1\ to zero
Aliasing \ADC_calR:vn_ctl_3\ to zero
Aliasing \ADC_calR:vp_ctl_1\ to zero
Aliasing \ADC_calR:vp_ctl_3\ to zero
Aliasing \ADC_calR:vn_ctl_0\ to zero
Aliasing \ADC_calR:vn_ctl_2\ to zero
Aliasing \ADC_calR:soc\ to zero
Aliasing \ADC_calR:Net_383\ to zero
Aliasing \ADC_calL:vp_ctl_0\ to zero
Aliasing \ADC_calL:vp_ctl_2\ to zero
Aliasing \ADC_calL:vn_ctl_1\ to zero
Aliasing \ADC_calL:vn_ctl_3\ to zero
Aliasing \ADC_calL:vp_ctl_1\ to zero
Aliasing \ADC_calL:vp_ctl_3\ to zero
Aliasing \ADC_calL:vn_ctl_0\ to zero
Aliasing \ADC_calL:vn_ctl_2\ to zero
Aliasing \ADC_calL:soc\ to zero
Aliasing \ADC_calL:Net_383\ to zero
Aliasing tmpOE__cal_R_net_0 to one
Aliasing tmpOE__cal_L_net_0 to one
Aliasing tmpOE__MOSI_1_net_0 to one
Aliasing tmpOE__SCLK_1_net_0 to one
Aliasing tmpOE__MISO_1_net_0 to one
Aliasing \SPIS_1:BSPIS:tx_status_5\ to zero
Aliasing \SPIS_1:BSPIS:tx_status_4\ to zero
Aliasing \SPIS_1:BSPIS:tx_status_3\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_2\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_1\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_0\ to zero
Aliasing \SPIS_1:BSPIS:reset\ to zero
Aliasing \SPIS_1:BSPIS:sR8:Dp:cs_addr_1\ to zero
Aliasing tmpOE__SPI_SS_net_0 to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C_Master:Net_969\ to one
Aliasing \I2C_Master:Net_968\ to one
Aliasing tmpOE__sonarOutput_net_0 to one
Aliasing \Stepper_control:clk\ to zero
Aliasing \Stepper_control:rst\ to zero
Aliasing \Steps_1:clk\ to zero
Aliasing \Steps_1:rst\ to zero
Aliasing tmpOE__stepper_B_inv_net_0 to one
Aliasing tmpOE__stepper_B_net_0 to one
Aliasing tmpOE__stepper_A_inv_net_0 to one
Aliasing tmpOE__stepper_A_net_0 to one
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_23\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_22\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_21\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_20\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_19\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_18\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_17\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_16\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_15\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_14\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_13\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_12\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_11\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_10\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_9\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:a_8\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Forward_table:tmp__Forward_table_ins_1\ to \Reverse_table:tmp__Reverse_table_ins_1\
Aliasing \Forward_table:tmp__Forward_table_ins_0\ to \Reverse_table:tmp__Reverse_table_ins_0\
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_23\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_22\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_21\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_20\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_19\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_18\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_17\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_16\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_15\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_14\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_13\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_12\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_11\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_10\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_9\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_8\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_7\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_6\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_5\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_4\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_3\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:a_2\ to zero
Aliasing \Stepper_sequence_counter:MODIN8_1\ to \Reverse_table:tmp__Reverse_table_ins_1\
Aliasing \Stepper_sequence_counter:MODIN8_0\ to \Reverse_table:tmp__Reverse_table_ins_0\
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Motorpwm_right:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Motorpwm_right:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motorpwm_right:PWMUDB:trig_last\\D\ to zero
Aliasing \Motorpwm_right:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Motorpwm_right:PWMUDB:prevCompare1\\D\ to \Motorpwm_right:PWMUDB:pwm_temp\
Aliasing \Motorpwm_right:PWMUDB:tc_i_reg\\D\ to \Motorpwm_right:PWMUDB:status_2\
Aliasing \Motorpwm_Left:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Motorpwm_Left:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motorpwm_Left:PWMUDB:trig_last\\D\ to zero
Aliasing \Motorpwm_Left:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Motorpwm_Left:PWMUDB:prevCompare1\\D\ to \Motorpwm_Left:PWMUDB:pwm_temp\
Aliasing \Motorpwm_Left:PWMUDB:tc_i_reg\\D\ to \Motorpwm_Left:PWMUDB:status_2\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \Motorpwm_right:PWMUDB:ctrl_enable\[16] = \Motorpwm_right:PWMUDB:control_7\[8]
Removing Lhs of wire \Motorpwm_right:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:hwEnable\[27] = \Motorpwm_right:PWMUDB:control_7\[8]
Removing Lhs of wire \Motorpwm_right:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \Motorpwm_right:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_260[34] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_enable\[36] = \Motorpwm_right:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Motorpwm_right:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_1\[289]
Removing Lhs of wire \Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_0\[290]
Removing Lhs of wire \Motorpwm_right:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \Motorpwm_right:PWMUDB:status_5\[60] = \Motorpwm_right:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \Motorpwm_right:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \Motorpwm_right:PWMUDB:status_3\[62] = \Motorpwm_right:PWMUDB:fifo_full\[81]
Removing Rhs of wire \Motorpwm_right:PWMUDB:status_1\[64] = \Motorpwm_right:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \Motorpwm_right:PWMUDB:status_0\[65] = \Motorpwm_right:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cs_addr_2\[82] = \Motorpwm_right:PWMUDB:tc_i\[38]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cs_addr_1\[83] = \Motorpwm_right:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:compare1\[117] = \Motorpwm_right:PWMUDB:cmp1_less\[88]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm1_i\[122] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm2_i\[124] = zero[7]
Removing Rhs of wire \Motorpwm_right:Net_96\[127] = \Motorpwm_right:PWMUDB:pwm_i_reg\[119]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm_temp\[130] = \Motorpwm_right:PWMUDB:cmp1\[68]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_23\[171] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_22\[172] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_21\[173] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_20\[174] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_19\[175] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_18\[176] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_17\[177] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_16\[178] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_15\[179] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_14\[180] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_13\[181] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_12\[182] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_11\[183] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_10\[184] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_9\[185] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_8\[186] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_7\[187] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_6\[188] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_5\[189] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_4\[190] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_3\[191] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_2\[192] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_1\[193] = \Motorpwm_right:PWMUDB:MODIN1_1\[194]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODIN1_1\[194] = \Motorpwm_right:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_0\[195] = \Motorpwm_right:PWMUDB:MODIN1_0\[196]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODIN1_0\[196] = \Motorpwm_right:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[328] = one[4]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[329] = one[4]
Removing Rhs of wire Net_382[330] = \Motorpwm_right:Net_96\[127]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:ctrl_enable\[350] = \Motorpwm_Left:PWMUDB:control_7\[342]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:hwCapture\[360] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:hwEnable\[361] = \Motorpwm_Left:PWMUDB:control_7\[342]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:trig_out\[365] = one[4]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:runmode_enable\\R\[367] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:runmode_enable\\S\[368] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_enable\[369] = \Motorpwm_Left:PWMUDB:runmode_enable\[366]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:ltch_kill_reg\\R\[373] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:ltch_kill_reg\\S\[374] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:min_kill_reg\\R\[375] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:min_kill_reg\\S\[376] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_kill\[379] = one[4]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_1\[383] = \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_1\[622]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_0\[385] = \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_0\[623]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:dith_count_1\\R\[386] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:dith_count_1\\S\[387] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:dith_count_0\\R\[388] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:dith_count_0\\S\[389] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:status_6\[392] = zero[7]
Removing Rhs of wire \Motorpwm_Left:PWMUDB:status_5\[393] = \Motorpwm_Left:PWMUDB:final_kill_reg\[407]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:status_4\[394] = zero[7]
Removing Rhs of wire \Motorpwm_Left:PWMUDB:status_3\[395] = \Motorpwm_Left:PWMUDB:fifo_full\[414]
Removing Rhs of wire \Motorpwm_Left:PWMUDB:status_1\[397] = \Motorpwm_Left:PWMUDB:cmp2_status_reg\[406]
Removing Rhs of wire \Motorpwm_Left:PWMUDB:status_0\[398] = \Motorpwm_Left:PWMUDB:cmp1_status_reg\[405]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2_status\[403] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2\[404] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp1_status_reg\\R\[408] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp1_status_reg\\S\[409] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2_status_reg\\R\[410] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2_status_reg\\S\[411] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_kill_reg\\R\[412] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_kill_reg\\S\[413] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cs_addr_2\[415] = \Motorpwm_Left:PWMUDB:tc_i\[371]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cs_addr_1\[416] = \Motorpwm_Left:PWMUDB:runmode_enable\[366]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cs_addr_0\[417] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:compare1\[450] = \Motorpwm_Left:PWMUDB:cmp1_less\[421]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm1_i\[455] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm2_i\[457] = zero[7]
Removing Rhs of wire \Motorpwm_Left:Net_96\[460] = \Motorpwm_Left:PWMUDB:pwm_i_reg\[452]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm_temp\[463] = \Motorpwm_Left:PWMUDB:cmp1\[401]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_23\[504] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_22\[505] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_21\[506] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_20\[507] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_19\[508] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_18\[509] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_17\[510] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_16\[511] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_15\[512] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_14\[513] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_13\[514] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_12\[515] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_11\[516] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_10\[517] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_9\[518] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_8\[519] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_7\[520] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_6\[521] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_5\[522] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_4\[523] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_3\[524] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_2\[525] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_1\[526] = \Motorpwm_Left:PWMUDB:MODIN2_1\[527]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODIN2_1\[527] = \Motorpwm_Left:PWMUDB:dith_count_1\[382]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_0\[528] = \Motorpwm_Left:PWMUDB:MODIN2_0\[529]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODIN2_0\[529] = \Motorpwm_Left:PWMUDB:dith_count_0\[384]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[661] = one[4]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[662] = one[4]
Removing Rhs of wire Net_385[663] = \Motorpwm_Left:Net_96\[460]
Removing Lhs of wire tmpOE__Motor_R_F_net_0[670] = one[4]
Removing Lhs of wire tmpOE__Motor_L_F_net_0[677] = one[4]
Removing Lhs of wire tmpOE__Enable_Right_net_0[684] = one[4]
Removing Lhs of wire tmpOE__Enable_Left_net_0[691] = one[4]
Removing Rhs of wire Net_334[698] = \mode:control_out_1\[726]
Removing Rhs of wire Net_334[698] = \mode:control_1\[744]
Removing Rhs of wire Net_381[699] = \mode:control_out_3\[728]
Removing Rhs of wire Net_381[699] = \mode:control_3\[742]
Removing Rhs of wire Net_337[701] = \demux_1:tmp__demux_1_0_reg\[697]
Removing Rhs of wire Net_342[702] = \demux_1:tmp__demux_1_1_reg\[700]
Removing Rhs of wire Net_377[704] = \mode:control_out_2\[727]
Removing Rhs of wire Net_377[704] = \mode:control_2\[743]
Removing Rhs of wire Net_347[706] = \demux_2:tmp__demux_2_0_reg\[703]
Removing Rhs of wire Net_350[707] = \demux_2:tmp__demux_2_1_reg\[705]
Removing Lhs of wire tmpOE__Motor_L_R_net_0[709] = one[4]
Removing Lhs of wire tmpOE__Motor_R_R_net_0[716] = one[4]
Removing Rhs of wire Net_348[722] = \mode:control_out_0\[725]
Removing Rhs of wire Net_348[722] = \mode:control_0\[745]
Removing Lhs of wire \mode:clk\[723] = zero[7]
Removing Lhs of wire \mode:rst\[724] = zero[7]
Removing Lhs of wire \ADC_calR:vp_ctl_0\[751] = zero[7]
Removing Lhs of wire \ADC_calR:vp_ctl_2\[752] = zero[7]
Removing Lhs of wire \ADC_calR:vn_ctl_1\[753] = zero[7]
Removing Lhs of wire \ADC_calR:vn_ctl_3\[754] = zero[7]
Removing Lhs of wire \ADC_calR:vp_ctl_1\[755] = zero[7]
Removing Lhs of wire \ADC_calR:vp_ctl_3\[756] = zero[7]
Removing Lhs of wire \ADC_calR:vn_ctl_0\[757] = zero[7]
Removing Lhs of wire \ADC_calR:vn_ctl_2\[758] = zero[7]
Removing Rhs of wire \ADC_calR:Net_188\[762] = \ADC_calR:Net_221\[763]
Removing Lhs of wire \ADC_calR:soc\[769] = zero[7]
Removing Lhs of wire \ADC_calR:Net_383\[795] = zero[7]
Removing Lhs of wire \ADC_calL:vp_ctl_0\[801] = zero[7]
Removing Lhs of wire \ADC_calL:vp_ctl_2\[802] = zero[7]
Removing Lhs of wire \ADC_calL:vn_ctl_1\[803] = zero[7]
Removing Lhs of wire \ADC_calL:vn_ctl_3\[804] = zero[7]
Removing Lhs of wire \ADC_calL:vp_ctl_1\[805] = zero[7]
Removing Lhs of wire \ADC_calL:vp_ctl_3\[806] = zero[7]
Removing Lhs of wire \ADC_calL:vn_ctl_0\[807] = zero[7]
Removing Lhs of wire \ADC_calL:vn_ctl_2\[808] = zero[7]
Removing Rhs of wire \ADC_calL:Net_188\[812] = \ADC_calL:Net_221\[813]
Removing Lhs of wire \ADC_calL:soc\[819] = zero[7]
Removing Lhs of wire \ADC_calL:Net_383\[845] = zero[7]
Removing Lhs of wire tmpOE__cal_R_net_0[847] = one[4]
Removing Lhs of wire tmpOE__cal_L_net_0[853] = one[4]
Removing Lhs of wire tmpOE__MOSI_1_net_0[859] = one[4]
Removing Lhs of wire tmpOE__SCLK_1_net_0[865] = one[4]
Removing Lhs of wire tmpOE__MISO_1_net_0[871] = one[4]
Removing Lhs of wire \SPIS_1:BSPIS:cnt_reset\[877] = Net_45[878]
Removing Rhs of wire \SPIS_1:BSPIS:tx_load\[880] = \SPIS_1:BSPIS:load\[881]
Removing Rhs of wire \SPIS_1:BSPIS:tx_load\[880] = \SPIS_1:BSPIS:dpcounter_one\[898]
Removing Lhs of wire \SPIS_1:BSPIS:prc_clk_src\[888] = Net_43[866]
Removing Lhs of wire \SPIS_1:Net_81\[891] = Net_46[982]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_2\[910] = \SPIS_1:BSPIS:miso_tx_empty_reg_fin\[901]
Removing Rhs of wire \SPIS_1:BSPIS:tx_status_1\[911] = \SPIS_1:BSPIS:dpMISO_fifo_not_full\[912]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_6\[913] = \SPIS_1:BSPIS:byte_complete\[882]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_3\[916] = \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\[915]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_5\[917] = \SPIS_1:BSPIS:rx_buf_overrun\[885]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_6\[918] = \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\[906]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_5\[919] = zero[7]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_4\[920] = zero[7]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_3\[921] = zero[7]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_2\[922] = zero[7]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_1\[923] = zero[7]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_0\[924] = zero[7]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_fin\[925] = \SPIS_1:Net_75\[926]
Removing Lhs of wire \SPIS_1:Net_75\[926] = Net_42[860]
Removing Lhs of wire \SPIS_1:BSPIS:reset\[952] = zero[7]
Removing Lhs of wire \SPIS_1:BSPIS:sR8:Dp:cs_addr_1\[953] = zero[7]
Removing Lhs of wire tmpOE__SPI_SS_net_0[985] = one[4]
Removing Lhs of wire \UART_1:Net_61\[992] = \UART_1:Net_9\[991]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[996] = zero[7]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[997] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[998] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[999] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[1000] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[1001] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[1002] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[1003] = zero[7]
Removing Rhs of wire Net_61[1010] = \UART_1:BUART:rx_interrupt_out\[1011]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[1015] = \UART_1:BUART:tx_bitclk_dp\[1051]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[1061] = \UART_1:BUART:tx_counter_dp\[1052]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1062] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1063] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1064] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1066] = \UART_1:BUART:tx_fifo_empty\[1029]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1068] = \UART_1:BUART:tx_fifo_notfull\[1028]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[1128] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1136] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1138] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1148]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1139] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1164]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1140] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1178]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1141] = \UART_1:BUART:sRX:s23Poll:MODIN3_1\[1142]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[1142] = \UART_1:BUART:pollcount_1\[1134]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1143] = \UART_1:BUART:sRX:s23Poll:MODIN3_0\[1144]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[1144] = \UART_1:BUART:pollcount_0\[1137]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1150] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1151] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1152] = \UART_1:BUART:pollcount_1\[1134]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[1153] = \UART_1:BUART:pollcount_1\[1134]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1154] = \UART_1:BUART:pollcount_0\[1137]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[1155] = \UART_1:BUART:pollcount_0\[1137]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1156] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1157] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1158] = \UART_1:BUART:pollcount_1\[1134]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1159] = \UART_1:BUART:pollcount_0\[1137]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1160] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1161] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1166] = \UART_1:BUART:pollcount_1\[1134]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[1167] = \UART_1:BUART:pollcount_1\[1134]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1168] = \UART_1:BUART:pollcount_0\[1137]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[1169] = \UART_1:BUART:pollcount_0\[1137]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1170] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1171] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1172] = \UART_1:BUART:pollcount_1\[1134]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1173] = \UART_1:BUART:pollcount_0\[1137]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1174] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1175] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1182] = zero[7]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1183] = \UART_1:BUART:rx_parity_error_status\[1184]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1185] = \UART_1:BUART:rx_stop_bit_error\[1186]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[1196] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[1245]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[1200] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[1267]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[1201] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[1202] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[1203] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[1204] = \UART_1:BUART:sRX:MODIN6_6\[1205]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_6\[1205] = \UART_1:BUART:rx_count_6\[1123]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[1206] = \UART_1:BUART:sRX:MODIN6_5\[1207]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_5\[1207] = \UART_1:BUART:rx_count_5\[1124]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[1208] = \UART_1:BUART:sRX:MODIN6_4\[1209]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_4\[1209] = \UART_1:BUART:rx_count_4\[1125]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[1210] = \UART_1:BUART:sRX:MODIN6_3\[1211]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_3\[1211] = \UART_1:BUART:rx_count_3\[1126]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[1212] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[1213] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[1214] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[1215] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[1216] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[1217] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[1218] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1219] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1220] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1221] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1222] = \UART_1:BUART:rx_count_6\[1123]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1223] = \UART_1:BUART:rx_count_5\[1124]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1224] = \UART_1:BUART:rx_count_4\[1125]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1225] = \UART_1:BUART:rx_count_3\[1126]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[1226] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[1227] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[1228] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[1229] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[1230] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[1231] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[1232] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[1247] = \UART_1:BUART:rx_postpoll\[1082]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[1248] = \UART_1:BUART:rx_parity_bit\[1199]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1249] = \UART_1:BUART:rx_postpoll\[1082]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[1250] = \UART_1:BUART:rx_parity_bit\[1199]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1251] = \UART_1:BUART:rx_postpoll\[1082]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1252] = \UART_1:BUART:rx_parity_bit\[1199]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1254] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1255] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1253]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1256] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1253]
Removing Lhs of wire tmpOE__Rx_1_net_0[1278] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[1283] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[1291] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[1297] = one[4]
Removing Rhs of wire \I2C_Master:sda_x_wire\[1302] = \I2C_Master:Net_643_1\[1303]
Removing Rhs of wire \I2C_Master:Net_697\[1305] = \I2C_Master:Net_643_2\[1311]
Removing Rhs of wire \I2C_Master:Net_1109_0\[1308] = \I2C_Master:scl_yfb\[1321]
Removing Rhs of wire \I2C_Master:Net_1109_1\[1309] = \I2C_Master:sda_yfb\[1322]
Removing Lhs of wire \I2C_Master:scl_x_wire\[1312] = \I2C_Master:Net_643_0\[1310]
Removing Lhs of wire \I2C_Master:Net_969\[1313] = one[4]
Removing Lhs of wire \I2C_Master:Net_968\[1314] = one[4]
Removing Lhs of wire \I2C_Master:tmpOE__Bufoe_scl_net_0\[1324] = one[4]
Removing Lhs of wire \I2C_Master:tmpOE__Bufoe_sda_net_0\[1326] = one[4]
Removing Lhs of wire tmpOE__sonarOutput_net_0[1333] = one[4]
Removing Rhs of wire Net_343[1339] = \Stepper_control:control_out_0\[1343]
Removing Rhs of wire Net_343[1339] = \Stepper_control:control_0\[1366]
Removing Rhs of wire Net_1000[1340] = \mux_2:tmp__mux_2_reg\[1460]
Removing Lhs of wire \Stepper_control:clk\[1341] = zero[7]
Removing Lhs of wire \Stepper_control:rst\[1342] = zero[7]
Removing Rhs of wire Net_119[1344] = \Stepper_control:control_out_1\[1345]
Removing Rhs of wire Net_119[1344] = \Stepper_control:control_1\[1365]
Removing Rhs of wire Net_278[1379] = \Steps_1:control_out_7\[1411]
Removing Rhs of wire Net_278[1379] = \Steps_1:control_7\[1413]
Removing Rhs of wire Net_276[1381] = \Steps_1:control_out_6\[1410]
Removing Rhs of wire Net_276[1381] = \Steps_1:control_6\[1414]
Removing Rhs of wire Net_275[1383] = \Steps_1:control_out_5\[1409]
Removing Rhs of wire Net_275[1383] = \Steps_1:control_5\[1415]
Removing Rhs of wire Net_272[1385] = \Steps_1:control_out_4\[1408]
Removing Rhs of wire Net_272[1385] = \Steps_1:control_4\[1416]
Removing Rhs of wire Net_270[1387] = \Steps_1:control_out_3\[1407]
Removing Rhs of wire Net_270[1387] = \Steps_1:control_3\[1417]
Removing Rhs of wire Net_268[1389] = \Steps_1:control_out_2\[1406]
Removing Rhs of wire Net_268[1389] = \Steps_1:control_2\[1418]
Removing Rhs of wire Net_264[1391] = \Steps_1:control_out_1\[1405]
Removing Rhs of wire Net_264[1391] = \Steps_1:control_1\[1419]
Removing Rhs of wire Net_265[1393] = \Steps_1:control_out_0\[1404]
Removing Rhs of wire Net_265[1393] = \Steps_1:control_0\[1420]
Removing Lhs of wire \Steps_1:clk\[1402] = zero[7]
Removing Lhs of wire \Steps_1:rst\[1403] = zero[7]
Removing Lhs of wire tmpOE__stepper_B_inv_net_0[1430] = one[4]
Removing Lhs of wire tmpOE__stepper_B_net_0[1437] = one[4]
Removing Lhs of wire tmpOE__stepper_A_inv_net_0[1444] = one[4]
Removing Lhs of wire tmpOE__stepper_A_net_0[1451] = one[4]
Removing Rhs of wire Net_404_0[1452] = \mux_1:tmp__mux_1_reg_0\[1466]
Removing Rhs of wire Net_404_1[1458] = \mux_1:tmp__mux_1_reg_1\[1463]
Removing Rhs of wire Net_131[1461] = \Forward_table:tmp__Forward_table_reg_2\[1686]
Removing Rhs of wire Net_132[1462] = \Reverse_table:tmp__Reverse_table_reg_2\[1681]
Removing Rhs of wire Net_126_1[1464] = \Forward_table:tmp__Forward_table_reg_1\[1687]
Removing Rhs of wire Net_130_1[1465] = \Reverse_table:tmp__Reverse_table_reg_1\[1682]
Removing Rhs of wire Net_130_1[1465] = \Reverse_table:tmp__Reverse_table_ins_1\[1677]
Removing Rhs of wire Net_130_1[1465] = Net_20_1[1678]
Removing Rhs of wire Net_126_0[1467] = \Forward_table:tmp__Forward_table_reg_0\[1688]
Removing Rhs of wire Net_130_0[1468] = \Reverse_table:tmp__Reverse_table_reg_0\[1683]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_8_7\[1470] = \Stepper_steps_counter:MODULE_8:g2:a0:s_7\[1630]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_8_6\[1471] = \Stepper_steps_counter:MODULE_8:g2:a0:s_6\[1631]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_8_5\[1472] = \Stepper_steps_counter:MODULE_8:g2:a0:s_5\[1632]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_8_4\[1473] = \Stepper_steps_counter:MODULE_8:g2:a0:s_4\[1633]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_8_3\[1474] = \Stepper_steps_counter:MODULE_8:g2:a0:s_3\[1634]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_8_2\[1475] = \Stepper_steps_counter:MODULE_8:g2:a0:s_2\[1635]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_8_1\[1476] = \Stepper_steps_counter:MODULE_8:g2:a0:s_1\[1636]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_8_0\[1477] = \Stepper_steps_counter:MODULE_8:g2:a0:s_0\[1637]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_23\[1518] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_22\[1519] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_21\[1520] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_20\[1521] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_19\[1522] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_18\[1523] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_17\[1524] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_16\[1525] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_15\[1526] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_14\[1527] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_13\[1528] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_12\[1529] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_11\[1530] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_10\[1531] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_9\[1532] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_8\[1533] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_7\[1534] = \Stepper_steps_counter:MODIN7_7\[1535]
Removing Lhs of wire \Stepper_steps_counter:MODIN7_7\[1535] = Net_186_7[1421]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_6\[1536] = \Stepper_steps_counter:MODIN7_6\[1537]
Removing Lhs of wire \Stepper_steps_counter:MODIN7_6\[1537] = Net_186_6[1422]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_5\[1538] = \Stepper_steps_counter:MODIN7_5\[1539]
Removing Lhs of wire \Stepper_steps_counter:MODIN7_5\[1539] = Net_186_5[1423]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_4\[1540] = \Stepper_steps_counter:MODIN7_4\[1541]
Removing Lhs of wire \Stepper_steps_counter:MODIN7_4\[1541] = Net_186_4[1424]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_3\[1542] = \Stepper_steps_counter:MODIN7_3\[1543]
Removing Lhs of wire \Stepper_steps_counter:MODIN7_3\[1543] = Net_186_3[1425]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_2\[1544] = \Stepper_steps_counter:MODIN7_2\[1545]
Removing Lhs of wire \Stepper_steps_counter:MODIN7_2\[1545] = Net_186_2[1426]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_1\[1546] = \Stepper_steps_counter:MODIN7_1\[1547]
Removing Lhs of wire \Stepper_steps_counter:MODIN7_1\[1547] = Net_186_1[1427]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:a_0\[1548] = \Stepper_steps_counter:MODIN7_0\[1549]
Removing Lhs of wire \Stepper_steps_counter:MODIN7_0\[1549] = Net_186_0[1428]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1675] = one[4]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1676] = one[4]
Removing Lhs of wire \Reverse_table:tmp__Reverse_table_ins_0\[1679] = Net_20_0[1680]
Removing Lhs of wire \Forward_table:tmp__Forward_table_ins_1\[1684] = Net_130_1[1465]
Removing Lhs of wire \Forward_table:tmp__Forward_table_ins_0\[1685] = Net_20_0[1680]
Removing Lhs of wire \Stepper_sequence_counter:add_vi_vv_MODGEN_9_1\[1689] = \Stepper_sequence_counter:MODULE_9:g2:a0:s_1\[1849]
Removing Lhs of wire \Stepper_sequence_counter:add_vi_vv_MODGEN_9_0\[1690] = \Stepper_sequence_counter:MODULE_9:g2:a0:s_0\[1850]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_23\[1731] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_22\[1732] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_21\[1733] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_20\[1734] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_19\[1735] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_18\[1736] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_17\[1737] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_16\[1738] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_15\[1739] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_14\[1740] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_13\[1741] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_12\[1742] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_11\[1743] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_10\[1744] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_9\[1745] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_8\[1746] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_7\[1747] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_6\[1748] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_5\[1749] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_4\[1750] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_3\[1751] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_2\[1752] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_1\[1753] = Net_130_1[1465]
Removing Lhs of wire \Stepper_sequence_counter:MODIN8_1\[1754] = Net_130_1[1465]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:a_0\[1755] = Net_20_0[1680]
Removing Lhs of wire \Stepper_sequence_counter:MODIN8_0\[1756] = Net_20_0[1680]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1888] = one[4]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1889] = one[4]
Removing Lhs of wire \Motorpwm_right:PWMUDB:min_kill_reg\\D\[1895] = one[4]
Removing Lhs of wire \Motorpwm_right:PWMUDB:prevCapture\\D\[1896] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:trig_last\\D\[1897] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:ltch_kill_reg\\D\[1900] = one[4]
Removing Lhs of wire \Motorpwm_right:PWMUDB:prevCompare1\\D\[1903] = \Motorpwm_right:PWMUDB:cmp1\[68]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp1_status_reg\\D\[1904] = \Motorpwm_right:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2_status_reg\\D\[1905] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm_i_reg\\D\[1907] = \Motorpwm_right:PWMUDB:pwm_i\[120]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm1_i_reg\\D\[1908] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm2_i_reg\\D\[1909] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:tc_i_reg\\D\[1910] = \Motorpwm_right:PWMUDB:status_2\[63]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:min_kill_reg\\D\[1911] = one[4]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:prevCapture\\D\[1912] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:trig_last\\D\[1913] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:ltch_kill_reg\\D\[1916] = one[4]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:prevCompare1\\D\[1919] = \Motorpwm_Left:PWMUDB:cmp1\[401]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp1_status_reg\\D\[1920] = \Motorpwm_Left:PWMUDB:cmp1_status\[402]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2_status_reg\\D\[1921] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm_i_reg\\D\[1923] = \Motorpwm_Left:PWMUDB:pwm_i\[453]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm1_i_reg\\D\[1924] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm2_i_reg\\D\[1925] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:tc_i_reg\\D\[1926] = \Motorpwm_Left:PWMUDB:status_2\[396]
Removing Lhs of wire \SPIS_1:BSPIS:dpcounter_one_reg\\D\[1927] = \SPIS_1:BSPIS:dpcounter_one_fin\[883]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_buf_overrun_fin\\D\[1928] = \SPIS_1:BSPIS:mosi_buf_overrun_reg\[886]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_tmp\\D\[1929] = Net_42[860]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1930] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1945] = \UART_1:BUART:rx_bitclk_pre\[1117]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1954] = \UART_1:BUART:rx_parity_error_pre\[1194]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1955] = zero[7]

------------------------------------------------------
Aliased 0 equations, 459 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:cmp1\' (cost = 0):
\Motorpwm_right:PWMUDB:cmp1\ <= (\Motorpwm_right:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motorpwm_right:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Motorpwm_right:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motorpwm_right:PWMUDB:dith_count_1\ and \Motorpwm_right:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:cmp1\' (cost = 0):
\Motorpwm_Left:PWMUDB:cmp1\ <= (\Motorpwm_Left:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motorpwm_Left:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Motorpwm_Left:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motorpwm_Left:PWMUDB:dith_count_1\ and \Motorpwm_Left:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_337' (cost = 1):
Net_337 <= ((not Net_334 and Net_381));

Note:  Expanding virtual equation for 'Net_347' (cost = 1):
Net_347 <= ((not Net_377 and Net_381));

Note:  Expanding virtual equation for 'Net_342' (cost = 1):
Net_342 <= ((Net_334 and Net_381));

Note:  Expanding virtual equation for 'Net_350' (cost = 1):
Net_350 <= ((Net_381 and Net_377));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:tx_load\' (cost = 6):
\SPIS_1:BSPIS:tx_load\ <= ((not \SPIS_1:BSPIS:count_3\ and not \SPIS_1:BSPIS:count_2\ and not \SPIS_1:BSPIS:count_1\ and \SPIS_1:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:byte_complete\' (cost = 1):
\SPIS_1:BSPIS:byte_complete\ <= ((not \SPIS_1:BSPIS:dpcounter_one_reg\ and \SPIS_1:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_131' (cost = 1):
Net_131 <= ((Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_132' (cost = 1):
Net_132 <= ((Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_199' (cost = 0):
Net_199 <= (not Net_265);

Note:  Expanding virtual equation for 'Net_198' (cost = 1):
Net_198 <= ((Net_265 and Net_186_0));

Note:  Expanding virtual equation for 'Net_202' (cost = 0):
Net_202 <= (not Net_264);

Note:  Expanding virtual equation for 'Net_267' (cost = 1):
Net_267 <= ((Net_264 and Net_186_1));

Note:  Expanding virtual equation for 'Net_205' (cost = 0):
Net_205 <= (not Net_268);

Note:  Expanding virtual equation for 'Net_269' (cost = 1):
Net_269 <= ((Net_268 and Net_186_2));

Note:  Expanding virtual equation for 'Net_208' (cost = 0):
Net_208 <= (not Net_270);

Note:  Expanding virtual equation for 'Net_271' (cost = 1):
Net_271 <= ((Net_270 and Net_186_3));

Note:  Expanding virtual equation for 'Net_211' (cost = 0):
Net_211 <= (not Net_272);

Note:  Expanding virtual equation for 'Net_273' (cost = 1):
Net_273 <= ((Net_272 and Net_186_4));

Note:  Expanding virtual equation for 'Net_214' (cost = 0):
Net_214 <= (not Net_275);

Note:  Expanding virtual equation for 'Net_213' (cost = 1):
Net_213 <= ((Net_275 and Net_186_5));

Note:  Expanding virtual equation for 'Net_217' (cost = 0):
Net_217 <= (not Net_276);

Note:  Expanding virtual equation for 'Net_277' (cost = 1):
Net_277 <= ((Net_276 and Net_186_6));

Note:  Expanding virtual equation for 'Net_220' (cost = 0):
Net_220 <= (not Net_278);

Note:  Expanding virtual equation for 'Net_279' (cost = 1):
Net_279 <= ((Net_278 and Net_186_7));

Note:  Expanding virtual equation for 'Net_126_0' (cost = 2):
Net_126_0 <= ((not Net_130_1 and not Net_20_0)
	OR (Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_130_0' (cost = 2):
Net_130_0 <= ((not Net_130_1 and not Net_20_0)
	OR (Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_126_1' (cost = 0):
Net_126_1 <= (not Net_130_1);

Note:  Expanding virtual equation for 'Net_944' (cost = 1):
Net_944 <= ((Net_343 and Net_943));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_186_0);

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:s_0\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:s_0\ <= (not Net_186_0);

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_20_0);

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:s_0\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:s_0\ <= (not Net_20_0);

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_945' (cost = 0):
Net_945 <= (not Net_343);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Motorpwm_right:PWMUDB:dith_count_0\ and \Motorpwm_right:PWMUDB:dith_count_1\)
	OR (not \Motorpwm_right:PWMUDB:dith_count_1\ and \Motorpwm_right:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Motorpwm_Left:PWMUDB:dith_count_0\ and \Motorpwm_Left:PWMUDB:dith_count_1\)
	OR (not \Motorpwm_Left:PWMUDB:dith_count_1\ and \Motorpwm_Left:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for 'Net_1000' (cost = 2):
Net_1000 <= ((Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_263' (cost = 1):
Net_263 <= (Net_186_0
	OR not Net_265);

Note:  Expanding virtual equation for 'Net_281' (cost = 1):
Net_281 <= (Net_186_1
	OR not Net_264);

Note:  Expanding virtual equation for 'Net_283' (cost = 1):
Net_283 <= (Net_186_2
	OR not Net_268);

Note:  Expanding virtual equation for 'Net_284' (cost = 1):
Net_284 <= (Net_186_3
	OR not Net_270);

Note:  Expanding virtual equation for 'Net_285' (cost = 1):
Net_285 <= (Net_186_4
	OR not Net_272);

Note:  Expanding virtual equation for 'Net_286' (cost = 1):
Net_286 <= (Net_186_5
	OR not Net_275);

Note:  Expanding virtual equation for 'Net_287' (cost = 1):
Net_287 <= (Net_186_6
	OR not Net_276);

Note:  Expanding virtual equation for 'Net_288' (cost = 1):
Net_288 <= (Net_186_7
	OR not Net_278);

Note:  Expanding virtual equation for 'Net_404_1' (cost = 4):
Net_404_1 <= ((Net_119 and Net_130_1)
	OR (not Net_119 and not Net_130_1));

Note:  Expanding virtual equation for 'Net_404_0' (cost = 2):
Net_404_0 <= ((not Net_130_1 and not Net_20_0)
	OR (Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_349' (cost = 1):
Net_349 <= ((not Net_343 and Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:s_1\' (cost = 2):
\Stepper_steps_counter:MODULE_8:g2:a0:s_1\ <= ((not Net_186_0 and Net_186_1)
	OR (not Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:s_1\' (cost = 2):
\Stepper_sequence_counter:MODULE_9:g2:a0:s_1\ <= ((not Net_20_0 and Net_130_1)
	OR (not Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_59 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_59 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_59 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_59 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_59 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'Net_1035' (cost = 10):
Net_1035 <= ((Net_130_1 and Net_20_0)
	OR Net_343);

Note:  Virtual signal Net_313 with ( cost: 1073741824 or cost_inv: 1073741824)  > 90 or with size: 8 > 102 has been made a (soft) node.
Net_313 <= ((not Net_186_7 and Net_278)
	OR (not Net_186_6 and Net_276)
	OR (not Net_186_5 and Net_275)
	OR (not Net_186_4 and Net_272)
	OR (not Net_186_3 and Net_270)
	OR (not Net_186_2 and Net_268)
	OR (not Net_186_1 and Net_264)
	OR (not Net_186_0 and Net_265));

Note:  Expanding virtual equation for 'Net_397' (cost = 2):
Net_397 <= ((not Net_130_1 and Net_119)
	OR (not Net_119 and Net_130_1));

Note:  Expanding virtual equation for 'Net_392' (cost = 2):
Net_392 <= ((not Net_20_0 and Net_130_1)
	OR (not Net_130_1 and Net_20_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:s_2\' (cost = 3):
\Stepper_steps_counter:MODULE_8:g2:a0:s_2\ <= ((not Net_186_1 and Net_186_2)
	OR (not Net_186_0 and Net_186_2)
	OR (not Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:s_3\' (cost = 4):
\Stepper_steps_counter:MODULE_8:g2:a0:s_3\ <= ((not Net_186_2 and Net_186_3)
	OR (not Net_186_1 and Net_186_3)
	OR (not Net_186_0 and Net_186_3)
	OR (not Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:s_4\' (cost = 5):
\Stepper_steps_counter:MODULE_8:g2:a0:s_4\ <= ((not Net_186_3 and Net_186_4)
	OR (not Net_186_2 and Net_186_4)
	OR (not Net_186_1 and Net_186_4)
	OR (not Net_186_0 and Net_186_4)
	OR (not Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:s_5\' (cost = 6):
\Stepper_steps_counter:MODULE_8:g2:a0:s_5\ <= ((not Net_186_4 and Net_186_5)
	OR (not Net_186_3 and Net_186_5)
	OR (not Net_186_2 and Net_186_5)
	OR (not Net_186_1 and Net_186_5)
	OR (not Net_186_0 and Net_186_5)
	OR (not Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_186_6 and Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:s_6\' (cost = 7):
\Stepper_steps_counter:MODULE_8:g2:a0:s_6\ <= ((not Net_186_5 and Net_186_6)
	OR (not Net_186_4 and Net_186_6)
	OR (not Net_186_3 and Net_186_6)
	OR (not Net_186_2 and Net_186_6)
	OR (not Net_186_1 and Net_186_6)
	OR (not Net_186_0 and Net_186_6)
	OR (not Net_186_6 and Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_8:g2:a0:s_7\' (cost = 8):
\Stepper_steps_counter:MODULE_8:g2:a0:s_7\ <= ((not Net_186_6 and Net_186_7)
	OR (not Net_186_5 and Net_186_7)
	OR (not Net_186_4 and Net_186_7)
	OR (not Net_186_3 and Net_186_7)
	OR (not Net_186_2 and Net_186_7)
	OR (not Net_186_1 and Net_186_7)
	OR (not Net_186_0 and Net_186_7)
	OR (not Net_186_7 and Net_186_6 and Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Motorpwm_right:PWMUDB:final_capture\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motorpwm_Left:PWMUDB:final_capture\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motorpwm_right:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motorpwm_Left:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[299] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[309] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[319] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_capture\[419] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[632] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[642] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[652] = zero[7]
Removing Lhs of wire \ADC_calR:Net_188\[762] = \ADC_calR:Net_385\[760]
Removing Lhs of wire \ADC_calL:Net_188\[812] = \ADC_calL:Net_385\[810]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[1081] = \UART_1:BUART:rx_bitclk\[1129]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[1180] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[1189] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1646] = zero[7]
Removing Lhs of wire \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1656] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1859] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1869] = zero[7]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1879] = zero[7]
Removing Lhs of wire \Motorpwm_right:PWMUDB:runmode_enable\\D\[1898] = \Motorpwm_right:PWMUDB:control_7\[8]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_kill_reg\\D\[1906] = zero[7]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:runmode_enable\\D\[1914] = \Motorpwm_Left:PWMUDB:control_7\[342]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_kill_reg\\D\[1922] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1937] = \UART_1:BUART:tx_ctrl_mark_last\[1072]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1949] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1950] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1952] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1953] = \UART_1:BUART:rx_markspace_pre\[1193]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1958] = \UART_1:BUART:rx_parity_bit\[1199]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_59 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_59 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring.cyprj -dcpsoc3 Motorstyring.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.200ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 24 May 2019 15:55:44
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring.cyprj -d CY8C5888LTI-LP097 Motorstyring.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Stepper_steps_counter:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Stepper_sequence_counter:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_Master_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_209
    Analog  Clock 0: Automatic-assigning  clock 'ADC_calR_theACLK'. Fanout=2, Signal=\ADC_calR:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_calL_theACLK'. Fanout=2, Signal=\ADC_calL:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_46
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_289
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Motorpwm_right:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Motorpwm_Left:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SCLK_1(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK_1(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: SCLK_1(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK_1(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_338:macrocell.q
        Effective Clock: Net_338:macrocell.q
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Motor_R_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_R_F(0)__PA ,
            pin_input => Net_341 ,
            pad => Motor_R_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_L_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_L_F(0)__PA ,
            pin_input => Net_345 ,
            pad => Motor_L_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_Right(0)__PA ,
            pin_input => Net_378 ,
            pad => Enable_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_Left(0)__PA ,
            pin_input => Net_379 ,
            pad => Enable_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_L_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_L_R(0)__PA ,
            pin_input => Net_346 ,
            pad => Motor_L_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_R_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_R_R(0)__PA ,
            pin_input => Net_340 ,
            pad => Motor_R_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cal_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cal_R(0)__PA ,
            analog_term => Net_389 ,
            pad => cal_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cal_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cal_L(0)__PA ,
            analog_term => Net_808 ,
            pad => cal_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_1(0)__PA ,
            fb => Net_42 ,
            pad => MOSI_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            fb => Net_43 ,
            pad => SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_1(0)__PA ,
            pin_input => Net_44 ,
            pad => MISO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_SS(0)__PA ,
            fb => Net_45 ,
            pad => SPI_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_59 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_54 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_Master:Net_1109_1\ ,
            pin_input => \I2C_Master:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_Master:Net_1109_0\ ,
            pin_input => \I2C_Master:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sonarOutput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sonarOutput(0)__PA ,
            pad => sonarOutput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = stepper_B_inv(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stepper_B_inv(0)__PA ,
            pin_input => Net_146 ,
            pad => stepper_B_inv(0)_PAD );
        Properties:
        {
        }

    Pin : Name = stepper_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stepper_B(0)__PA ,
            pin_input => Net_143 ,
            pad => stepper_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = stepper_A_inv(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stepper_A_inv(0)__PA ,
            pin_input => Net_144 ,
            pad => stepper_A_inv(0)_PAD );
        Properties:
        {
        }

    Pin : Name = stepper_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stepper_A(0)__PA ,
            pin_input => Net_404_0 ,
            pad => stepper_A(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_313_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_275 * !Net_186_5
            + Net_272 * !Net_186_4
            + Net_270 * !Net_186_3
            + Net_268 * !Net_186_2
            + Net_264 * !Net_186_1
            + Net_265 * !Net_186_0
        );
        Output = Net_313_split (fanout=1)

    MacroCell: Name=\Motorpwm_right:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:runmode_enable\ * 
              \Motorpwm_right:PWMUDB:tc_i\
        );
        Output = \Motorpwm_right:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motorpwm_Left:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:runmode_enable\ * 
              \Motorpwm_Left:PWMUDB:tc_i\
        );
        Output = \Motorpwm_Left:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_341, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_334 * Net_381
            + Net_348
        );
        Output = Net_341 (fanout=1)

    MacroCell: Name=Net_340, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_334 * Net_381
            + Net_348
        );
        Output = Net_340 (fanout=1)

    MacroCell: Name=Net_345, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_381 * !Net_377
            + Net_348
        );
        Output = Net_345 (fanout=1)

    MacroCell: Name=Net_346, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_381 * Net_377
            + Net_348
        );
        Output = Net_346 (fanout=1)

    MacroCell: Name=Net_378, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_382 * !Net_348
        );
        Output = Net_378 (fanout=1)

    MacroCell: Name=Net_379, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_385 * !Net_348
        );
        Output = Net_379 (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_45
        );
        Output = \SPIS_1:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS_1:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_44, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_45 * \SPIS_1:BSPIS:miso_from_dp\
        );
        Output = Net_44 (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpMOSI_fifo_full\ * !\SPIS_1:BSPIS:count_3\ * 
              !\SPIS_1:BSPIS:count_2\ * !\SPIS_1:BSPIS:count_1\ * 
              \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_42 * !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
            + \SPIS_1:BSPIS:count_3\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_2\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:mosi_tmp\
            + !\SPIS_1:BSPIS:count_0\ * \SPIS_1:BSPIS:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=Net_54, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_54 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_59 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_313, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_278 * !Net_186_7
            + Net_276 * !Net_186_6
            + Net_313_split
        );
        Output = Net_313 (fanout=13)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_404_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_130_1 * !Net_20_0
            + Net_130_1 * Net_20_0
        );
        Output = Net_404_0 (fanout=1)

    MacroCell: Name=Net_338, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_130_1 * Net_20_0
            + Net_343 * ClockBlock_BUS_CLK_local
        );
        Output = Net_338 (fanout=8)

    MacroCell: Name=Net_144, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_130_1 * Net_20_0
            + Net_313 * Net_130_1 * !Net_20_0
        );
        Output = Net_144 (fanout=1)

    MacroCell: Name=Net_143, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_119 * Net_313 * !Net_130_1
            + Net_119 * Net_313 * Net_130_1
        );
        Output = Net_143 (fanout=1)

    MacroCell: Name=Net_146, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_119 * Net_313 * Net_130_1
            + Net_119 * Net_313 * !Net_130_1
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=\Motorpwm_right:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:control_7\
        );
        Output = \Motorpwm_right:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motorpwm_right:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_right:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motorpwm_right:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motorpwm_right:PWMUDB:prevCompare1\ * 
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_right:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_382, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:runmode_enable\ * 
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = Net_382 (fanout=1)

    MacroCell: Name=\Motorpwm_Left:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:control_7\
        );
        Output = \Motorpwm_Left:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motorpwm_Left:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_Left:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motorpwm_Left:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motorpwm_Left:PWMUDB:prevCompare1\ * 
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_Left:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_385, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:runmode_enable\ * 
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = Net_385 (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_42
        );
        Output = \SPIS_1:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_59
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_59 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_59 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_59
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_59 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_59 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_59
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_59
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_186_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_6 * Net_186_5 * Net_186_4 * 
              Net_186_3 * Net_186_2 * Net_186_1 * Net_186_0
            + Net_343 * Net_186_7
        );
        Output = Net_186_7 (fanout=2)

    MacroCell: Name=Net_186_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_5 * Net_186_4 * Net_186_3 * 
              Net_186_2 * Net_186_1 * Net_186_0
            + Net_343 * Net_186_6
        );
        Output = Net_186_6 (fanout=3)

    MacroCell: Name=Net_186_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_4 * Net_186_3 * Net_186_2 * 
              Net_186_1 * Net_186_0
            + Net_343 * Net_186_5
        );
        Output = Net_186_5 (fanout=4)

    MacroCell: Name=Net_186_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_3 * Net_186_2 * Net_186_1 * 
              Net_186_0
            + Net_343 * Net_186_4
        );
        Output = Net_186_4 (fanout=5)

    MacroCell: Name=Net_186_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_2 * Net_186_1 * Net_186_0
            + Net_343 * Net_186_3
        );
        Output = Net_186_3 (fanout=6)

    MacroCell: Name=Net_186_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_1 * Net_186_0
            + Net_343 * Net_186_2
        );
        Output = Net_186_2 (fanout=7)

    MacroCell: Name=Net_186_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_0
            + Net_343 * Net_186_1
        );
        Output = Net_186_1 (fanout=8)

    MacroCell: Name=Net_186_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * !Net_313 * Net_186_0
            + !Net_343 * Net_313 * !Net_186_0
        );
        Output = Net_186_0 (fanout=9)

    MacroCell: Name=Net_130_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * !Net_130_1 * Net_20_0
            + !Net_343 * Net_130_1 * !Net_20_0
        );
        Output = Net_130_1 (fanout=7)

    MacroCell: Name=Net_20_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * !Net_313 * !Net_130_1 * Net_20_0
            + !Net_343 * Net_313 * !Net_20_0
        );
        Output = Net_20_0 (fanout=5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Motorpwm_right:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_209 ,
            cs_addr_2 => \Motorpwm_right:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motorpwm_right:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motorpwm_right:PWMUDB:cmp1_less\ ,
            z0_comb => \Motorpwm_right:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motorpwm_right:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Motorpwm_Left:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_209 ,
            cs_addr_2 => \Motorpwm_Left:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motorpwm_Left:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motorpwm_Left:PWMUDB:cmp1_less\ ,
            z0_comb => \Motorpwm_Left:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motorpwm_Left:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS_1:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_43 ,
            cs_addr_2 => \SPIS_1:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
            route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS_1:BSPIS:tx_load\ ,
            so_comb => \SPIS_1:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Motorpwm_right:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_209 ,
            status_3 => \Motorpwm_right:PWMUDB:status_3\ ,
            status_2 => \Motorpwm_right:PWMUDB:status_2\ ,
            status_0 => \Motorpwm_right:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motorpwm_Left:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_209 ,
            status_3 => \Motorpwm_Left:PWMUDB:status_3\ ,
            status_2 => \Motorpwm_Left:PWMUDB:status_2\ ,
            status_0 => \Motorpwm_Left:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:TxStsReg\
        PORT MAP (
            clock => Net_46 ,
            status_6 => \SPIS_1:BSPIS:byte_complete\ ,
            status_2 => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_1:BSPIS:tx_status_1\ ,
            status_0 => \SPIS_1:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:RxStsReg\
        PORT MAP (
            clock => Net_46 ,
            status_6 => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS_1:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS_1:BSPIS:rx_status_4\ ,
            status_3 => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_49 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_61 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_1:BSPIS:sync_1\
        PORT MAP (
            clock => Net_46 ,
            in => \SPIS_1:BSPIS:tx_load\ ,
            out => \SPIS_1:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_2\
        PORT MAP (
            clock => Net_46 ,
            in => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_3\
        PORT MAP (
            clock => Net_46 ,
            in => \SPIS_1:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS_1:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_4\
        PORT MAP (
            clock => Net_46 ,
            in => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Motorpwm_right:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_209 ,
            control_7 => \Motorpwm_right:PWMUDB:control_7\ ,
            control_6 => \Motorpwm_right:PWMUDB:control_6\ ,
            control_5 => \Motorpwm_right:PWMUDB:control_5\ ,
            control_4 => \Motorpwm_right:PWMUDB:control_4\ ,
            control_3 => \Motorpwm_right:PWMUDB:control_3\ ,
            control_2 => \Motorpwm_right:PWMUDB:control_2\ ,
            control_1 => \Motorpwm_right:PWMUDB:control_1\ ,
            control_0 => \Motorpwm_right:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motorpwm_Left:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_209 ,
            control_7 => \Motorpwm_Left:PWMUDB:control_7\ ,
            control_6 => \Motorpwm_Left:PWMUDB:control_6\ ,
            control_5 => \Motorpwm_Left:PWMUDB:control_5\ ,
            control_4 => \Motorpwm_Left:PWMUDB:control_4\ ,
            control_3 => \Motorpwm_Left:PWMUDB:control_3\ ,
            control_2 => \Motorpwm_Left:PWMUDB:control_2\ ,
            control_1 => \Motorpwm_Left:PWMUDB:control_1\ ,
            control_0 => \Motorpwm_Left:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\mode:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \mode:control_7\ ,
            control_6 => \mode:control_6\ ,
            control_5 => \mode:control_5\ ,
            control_4 => \mode:control_4\ ,
            control_3 => Net_381 ,
            control_2 => Net_377 ,
            control_1 => Net_334 ,
            control_0 => Net_348 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Stepper_control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Stepper_control:control_7\ ,
            control_6 => \Stepper_control:control_6\ ,
            control_5 => \Stepper_control:control_5\ ,
            control_4 => \Stepper_control:control_4\ ,
            control_3 => \Stepper_control:control_3\ ,
            control_2 => \Stepper_control:control_2\ ,
            control_1 => Net_119 ,
            control_0 => Net_343 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Steps_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_278 ,
            control_6 => Net_276 ,
            control_5 => Net_275 ,
            control_4 => Net_272 ,
            control_3 => Net_270 ,
            control_2 => Net_268 ,
            control_1 => Net_264 ,
            control_0 => Net_265 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS_1:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_43 ,
            reset => Net_45 ,
            enable => \SPIS_1:BSPIS:inv_ss\ ,
            count_6 => \SPIS_1:BSPIS:count_6\ ,
            count_5 => \SPIS_1:BSPIS:count_5\ ,
            count_4 => \SPIS_1:BSPIS:count_4\ ,
            count_3 => \SPIS_1:BSPIS:count_3\ ,
            count_2 => \SPIS_1:BSPIS:count_2\ ,
            count_1 => \SPIS_1:BSPIS:count_1\ ,
            count_0 => \SPIS_1:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_calR:IRQ\
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_calL:IRQ\
        PORT MAP (
            interrupt => Net_38 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIS_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_49 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_SLAVE_RX
        PORT MAP (
            interrupt => Net_49 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UART_rx
        PORT MAP (
            interrupt => Net_61 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Master:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   24 :   24 :   48 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   69 :  123 :  192 : 35.94 %
  Unique P-terms              :  116 :  268 :  384 : 30.21 %
  Total P-terms               :  128 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.218ms
Tech Mapping phase: Elapsed time ==> 0s.358ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Enable_Left(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Enable_Right(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MOSI_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_L_F(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_L_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Motor_R_F(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Motor_R_R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SCLK_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SPI_SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : cal_L(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : cal_R(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : sonarOutput(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : stepper_A(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : stepper_A_inv(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : stepper_B(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : stepper_B_inv(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_calL:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_calL:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_calR:ADC_SAR\
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Enable_Left(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Enable_Right(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MOSI_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_L_F(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_L_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Motor_R_F(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Motor_R_R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SCLK_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SPI_SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : cal_L(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : cal_R(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : sonarOutput(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : stepper_A(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : stepper_A_inv(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : stepper_B(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : stepper_B_inv(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_calL:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_calL:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \ADC_calR:ADC_SAR\

Analog Placement phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_808 {
    p2_6
    agl2_x_p2_6
    agl2
    agl2_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_calL:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_calL:Net_209\ {
  }
  Net: \ADC_calL:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_389 {
    p2_7
    agl3_x_p2_7
    agl3
    agl3_x_agr3
    agr3
    agr3_x_sar_1_vplus
    sar_1_vplus
  }
  Net: \ADC_calR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_calR:Net_209\ {
  }
}
Map of item to net {
  p2_6                                             -> Net_808
  agl2_x_p2_6                                      -> Net_808
  agl2                                             -> Net_808
  agl2_x_sar_0_vplus                               -> Net_808
  sar_0_vplus                                      -> Net_808
  sar_0_vrefhi                                     -> \ADC_calL:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_calL:Net_126\
  sar_0_vminus                                     -> \ADC_calL:Net_126\
  sar_1_vref                                       -> \ADC_calL:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_calL:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_calL:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_calL:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_calL:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_calL:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_calL:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_calL:Net_235\
  sar_0_vref                                       -> \ADC_calL:Net_235\
  p2_7                                             -> Net_389
  agl3_x_p2_7                                      -> Net_389
  agl3                                             -> Net_389
  agl3_x_agr3                                      -> Net_389
  agr3                                             -> Net_389
  agr3_x_sar_1_vplus                               -> Net_389
  sar_1_vplus                                      -> Net_389
  sar_1_vrefhi                                     -> \ADC_calR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_calR:Net_126\
  sar_1_vminus                                     -> \ADC_calR:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.242ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.41
                   Pterms :            5.50
               Macrocells :            3.14
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       9.92 :       5.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_59 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_59
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_59
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_59
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_59 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_59 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_59 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_59 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_59
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIS_1:BSPIS:RxStsReg\
    PORT MAP (
        clock => Net_46 ,
        status_6 => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS_1:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS_1:BSPIS:rx_status_4\ ,
        status_3 => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_49 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motorpwm_Left:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_209 ,
        control_7 => \Motorpwm_Left:PWMUDB:control_7\ ,
        control_6 => \Motorpwm_Left:PWMUDB:control_6\ ,
        control_5 => \Motorpwm_Left:PWMUDB:control_5\ ,
        control_4 => \Motorpwm_Left:PWMUDB:control_4\ ,
        control_3 => \Motorpwm_Left:PWMUDB:control_3\ ,
        control_2 => \Motorpwm_Left:PWMUDB:control_2\ ,
        control_1 => \Motorpwm_Left:PWMUDB:control_1\ ,
        control_0 => \Motorpwm_Left:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_54, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_54 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_3\
    PORT MAP (
        clock => Net_46 ,
        in => \SPIS_1:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS_1:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_4\
    PORT MAP (
        clock => Net_46 ,
        in => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_1\
    PORT MAP (
        clock => Net_46 ,
        in => \SPIS_1:BSPIS:tx_load\ ,
        out => \SPIS_1:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Motorpwm_right:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:control_7\
        );
        Output = \Motorpwm_right:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motorpwm_Left:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:control_7\
        );
        Output = \Motorpwm_Left:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_44, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_45 * \SPIS_1:BSPIS:miso_from_dp\
        );
        Output = Net_44 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Motorpwm_Left:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_209 ,
        cs_addr_2 => \Motorpwm_Left:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motorpwm_Left:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motorpwm_Left:PWMUDB:cmp1_less\ ,
        z0_comb => \Motorpwm_Left:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motorpwm_Left:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motorpwm_Left:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_209 ,
        status_3 => \Motorpwm_Left:PWMUDB:status_3\ ,
        status_2 => \Motorpwm_Left:PWMUDB:status_2\ ,
        status_0 => \Motorpwm_Left:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motorpwm_right:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_209 ,
        control_7 => \Motorpwm_right:PWMUDB:control_7\ ,
        control_6 => \Motorpwm_right:PWMUDB:control_6\ ,
        control_5 => \Motorpwm_right:PWMUDB:control_5\ ,
        control_4 => \Motorpwm_right:PWMUDB:control_4\ ,
        control_3 => \Motorpwm_right:PWMUDB:control_3\ ,
        control_2 => \Motorpwm_right:PWMUDB:control_2\ ,
        control_1 => \Motorpwm_right:PWMUDB:control_1\ ,
        control_0 => \Motorpwm_right:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_42 * !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
            + \SPIS_1:BSPIS:count_3\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_2\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:mosi_tmp\
            + !\SPIS_1:BSPIS:count_0\ * \SPIS_1:BSPIS:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_42
        );
        Output = \SPIS_1:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_379, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_385 * !Net_348
        );
        Output = Net_379 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpMOSI_fifo_full\ * !\SPIS_1:BSPIS:count_3\ * 
              !\SPIS_1:BSPIS:count_2\ * !\SPIS_1:BSPIS:count_1\ * 
              \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_45
        );
        Output = \SPIS_1:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_385, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:runmode_enable\ * 
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = Net_385 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motorpwm_Left:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:runmode_enable\ * 
              \Motorpwm_Left:PWMUDB:tc_i\
        );
        Output = \Motorpwm_Left:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS_1:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_43 ,
        cs_addr_2 => \SPIS_1:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
        route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS_1:BSPIS:tx_load\ ,
        so_comb => \SPIS_1:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

count7cell: Name =\SPIS_1:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_43 ,
        reset => Net_45 ,
        enable => \SPIS_1:BSPIS:inv_ss\ ,
        count_6 => \SPIS_1:BSPIS:count_6\ ,
        count_5 => \SPIS_1:BSPIS:count_5\ ,
        count_4 => \SPIS_1:BSPIS:count_4\ ,
        count_3 => \SPIS_1:BSPIS:count_3\ ,
        count_2 => \SPIS_1:BSPIS:count_2\ ,
        count_1 => \SPIS_1:BSPIS:count_1\ ,
        count_0 => \SPIS_1:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Motorpwm_right:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_right:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_61 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Stepper_control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Stepper_control:control_7\ ,
        control_6 => \Stepper_control:control_6\ ,
        control_5 => \Stepper_control:control_5\ ,
        control_4 => \Stepper_control:control_4\ ,
        control_3 => \Stepper_control:control_3\ ,
        control_2 => \Stepper_control:control_2\ ,
        control_1 => Net_119 ,
        control_0 => Net_343 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_313_split, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_275 * !Net_186_5
            + Net_272 * !Net_186_4
            + Net_270 * !Net_186_3
            + Net_268 * !Net_186_2
            + Net_264 * !Net_186_1
            + Net_265 * !Net_186_0
        );
        Output = Net_313_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_313, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_278 * !Net_186_7
            + Net_276 * !Net_186_6
            + Net_313_split
        );
        Output = Net_313 (fanout=13)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_20_0, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * !Net_313 * !Net_130_1 * Net_20_0
            + !Net_343 * Net_313 * !Net_20_0
        );
        Output = Net_20_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_130_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * !Net_130_1 * Net_20_0
            + !Net_343 * Net_130_1 * !Net_20_0
        );
        Output = Net_130_1 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Steps_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_278 ,
        control_6 => Net_276 ,
        control_5 => Net_275 ,
        control_4 => Net_272 ,
        control_3 => Net_270 ,
        control_2 => Net_268 ,
        control_1 => Net_264 ,
        control_0 => Net_265 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_186_7, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_6 * Net_186_5 * Net_186_4 * 
              Net_186_3 * Net_186_2 * Net_186_1 * Net_186_0
            + Net_343 * Net_186_7
        );
        Output = Net_186_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_186_6, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_5 * Net_186_4 * Net_186_3 * 
              Net_186_2 * Net_186_1 * Net_186_0
            + Net_343 * Net_186_6
        );
        Output = Net_186_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_186_5, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_4 * Net_186_3 * Net_186_2 * 
              Net_186_1 * Net_186_0
            + Net_343 * Net_186_5
        );
        Output = Net_186_5 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_186_4, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_3 * Net_186_2 * Net_186_1 * 
              Net_186_0
            + Net_343 * Net_186_4
        );
        Output = Net_186_4 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_146, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_119 * Net_313 * Net_130_1
            + Net_119 * Net_313 * !Net_130_1
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_404_0, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_130_1 * !Net_20_0
            + Net_130_1 * Net_20_0
        );
        Output = Net_404_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_144, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_130_1 * Net_20_0
            + Net_313 * Net_130_1 * !Net_20_0
        );
        Output = Net_144 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_143, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_119 * Net_313 * !Net_130_1
            + Net_119 * Net_313 * Net_130_1
        );
        Output = Net_143 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_338, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_130_1 * Net_20_0
            + Net_343 * ClockBlock_BUS_CLK_local
        );
        Output = Net_338 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motorpwm_Left:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_Left:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_186_3, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_2 * Net_186_1 * Net_186_0
            + Net_343 * Net_186_3
        );
        Output = Net_186_3 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_186_2, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_1 * Net_186_0
            + Net_343 * Net_186_2
        );
        Output = Net_186_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_186_1, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * Net_313 * Net_186_0
            + Net_343 * Net_186_1
        );
        Output = Net_186_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_186_0, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_338)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_343 * !Net_313 * Net_186_0
            + !Net_343 * Net_313 * !Net_186_0
        );
        Output = Net_186_0 (fanout=9)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIS_1:BSPIS:TxStsReg\
    PORT MAP (
        clock => Net_46 ,
        status_6 => \SPIS_1:BSPIS:byte_complete\ ,
        status_2 => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_1:BSPIS:tx_status_1\ ,
        status_0 => \SPIS_1:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_341, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_334 * Net_381
            + Net_348
        );
        Output = Net_341 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_340, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_334 * Net_381
            + Net_348
        );
        Output = Net_340 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_345, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_381 * !Net_377
            + Net_348
        );
        Output = Net_345 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_346, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_381 * Net_377
            + Net_348
        );
        Output = Net_346 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motorpwm_right:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motorpwm_right:PWMUDB:prevCompare1\ * 
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_right:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_382, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:runmode_enable\ * 
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = Net_382 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motorpwm_Left:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motorpwm_Left:PWMUDB:prevCompare1\ * 
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_Left:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motorpwm_right:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:runmode_enable\ * 
              \Motorpwm_right:PWMUDB:tc_i\
        );
        Output = \Motorpwm_right:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Motorpwm_right:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_209 ,
        cs_addr_2 => \Motorpwm_right:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motorpwm_right:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motorpwm_right:PWMUDB:cmp1_less\ ,
        z0_comb => \Motorpwm_right:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motorpwm_right:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motorpwm_right:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_209 ,
        status_3 => \Motorpwm_right:PWMUDB:status_3\ ,
        status_2 => \Motorpwm_right:PWMUDB:status_2\ ,
        status_0 => \Motorpwm_right:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\mode:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \mode:control_7\ ,
        control_6 => \mode:control_6\ ,
        control_5 => \mode:control_5\ ,
        control_4 => \mode:control_4\ ,
        control_3 => Net_381 ,
        control_2 => Net_377 ,
        control_1 => Net_334 ,
        control_0 => Net_348 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_378, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_382 * !Net_348
        );
        Output = Net_378 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\SPIS_1:BSPIS:sync_2\
    PORT MAP (
        clock => Net_46 ,
        in => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_SLAVE_RX
        PORT MAP (
            interrupt => Net_49 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =UART_rx
        PORT MAP (
            interrupt => Net_61 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_calL:IRQ\
        PORT MAP (
            interrupt => Net_38 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_calR:IRQ\
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\SPIS_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_49 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_Master:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = SPI_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_SS(0)__PA ,
        fb => Net_45 ,
        pad => SPI_SS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        fb => Net_43 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_1(0)__PA ,
        pin_input => Net_44 ,
        pad => MISO_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOSI_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_1(0)__PA ,
        fb => Net_42 ,
        pad => MOSI_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Enable_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_Right(0)__PA ,
        pin_input => Net_378 ,
        pad => Enable_Right(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_R_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_R_F(0)__PA ,
        pin_input => Net_341 ,
        pad => Motor_R_F(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Motor_R_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_R_R(0)__PA ,
        pin_input => Net_340 ,
        pad => Motor_R_R(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Enable_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_Left(0)__PA ,
        pin_input => Net_379 ,
        pad => Enable_Left(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_L_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_L_F(0)__PA ,
        pin_input => Net_345 ,
        pad => Motor_L_F(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_L_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_L_R(0)__PA ,
        pin_input => Net_346 ,
        pad => Motor_L_R(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = cal_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cal_L(0)__PA ,
        analog_term => Net_808 ,
        pad => cal_L(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = cal_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cal_R(0)__PA ,
        analog_term => Net_389 ,
        pad => cal_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = stepper_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stepper_A(0)__PA ,
        pin_input => Net_404_0 ,
        pad => stepper_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = stepper_A_inv(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stepper_A_inv(0)__PA ,
        pin_input => Net_144 ,
        pad => stepper_A_inv(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = stepper_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stepper_B(0)__PA ,
        pin_input => Net_143 ,
        pad => stepper_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = stepper_B_inv(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stepper_B_inv(0)__PA ,
        pin_input => Net_146 ,
        pad => stepper_B_inv(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_Master:Net_1109_0\ ,
        pin_input => \I2C_Master:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_Master:Net_1109_1\ ,
        pin_input => \I2C_Master:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = sonarOutput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sonarOutput(0)__PA ,
        pad => sonarOutput(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_59 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_54 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_209 ,
            dclk_0 => Net_209_local ,
            aclk_glb_0 => \ADC_calR:Net_385\ ,
            aclk_0 => \ADC_calR:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_calR:Net_381\ ,
            clk_a_dig_0 => \ADC_calR:Net_381_local\ ,
            aclk_glb_1 => \ADC_calL:Net_385\ ,
            aclk_1 => \ADC_calL:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_calL:Net_381\ ,
            clk_a_dig_1 => \ADC_calL:Net_381_local\ ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => Net_46 ,
            dclk_2 => Net_46_local ,
            dclk_glb_3 => Net_289 ,
            dclk_3 => Net_289_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_Master:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_Master:Net_1109_0\ ,
            sda_in => \I2C_Master:Net_1109_1\ ,
            scl_out => \I2C_Master:Net_643_0\ ,
            sda_out => \I2C_Master:sda_x_wire\ ,
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_calL:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_calL:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_calL:ADC_SAR\
        PORT MAP (
            vplus => Net_808 ,
            vminus => \ADC_calL:Net_126\ ,
            ext_pin => \ADC_calL:Net_209\ ,
            vrefhi_out => \ADC_calL:Net_126\ ,
            vref => \ADC_calL:Net_235\ ,
            clock => \ADC_calL:Net_385\ ,
            pump_clock => \ADC_calL:Net_385\ ,
            irq => \ADC_calL:Net_252\ ,
            next => Net_41 ,
            data_out_udb_11 => \ADC_calL:Net_207_11\ ,
            data_out_udb_10 => \ADC_calL:Net_207_10\ ,
            data_out_udb_9 => \ADC_calL:Net_207_9\ ,
            data_out_udb_8 => \ADC_calL:Net_207_8\ ,
            data_out_udb_7 => \ADC_calL:Net_207_7\ ,
            data_out_udb_6 => \ADC_calL:Net_207_6\ ,
            data_out_udb_5 => \ADC_calL:Net_207_5\ ,
            data_out_udb_4 => \ADC_calL:Net_207_4\ ,
            data_out_udb_3 => \ADC_calL:Net_207_3\ ,
            data_out_udb_2 => \ADC_calL:Net_207_2\ ,
            data_out_udb_1 => \ADC_calL:Net_207_1\ ,
            data_out_udb_0 => \ADC_calL:Net_207_0\ ,
            eof_udb => Net_38 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_calR:ADC_SAR\
        PORT MAP (
            vplus => Net_389 ,
            vminus => \ADC_calR:Net_126\ ,
            ext_pin => \ADC_calR:Net_209\ ,
            vrefhi_out => \ADC_calR:Net_126\ ,
            vref => \ADC_calL:Net_235\ ,
            clock => \ADC_calR:Net_385\ ,
            pump_clock => \ADC_calR:Net_385\ ,
            irq => \ADC_calR:Net_252\ ,
            next => Net_35 ,
            data_out_udb_11 => \ADC_calR:Net_207_11\ ,
            data_out_udb_10 => \ADC_calR:Net_207_10\ ,
            data_out_udb_9 => \ADC_calR:Net_207_9\ ,
            data_out_udb_8 => \ADC_calR:Net_207_8\ ,
            data_out_udb_7 => \ADC_calR:Net_207_7\ ,
            data_out_udb_6 => \ADC_calR:Net_207_6\ ,
            data_out_udb_5 => \ADC_calR:Net_207_5\ ,
            data_out_udb_4 => \ADC_calR:Net_207_4\ ,
            data_out_udb_3 => \ADC_calR:Net_207_3\ ,
            data_out_udb_2 => \ADC_calR:Net_207_2\ ,
            data_out_udb_1 => \ADC_calR:Net_207_1\ ,
            data_out_udb_0 => \ADC_calR:Net_207_0\ ,
            eof_udb => Net_32 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+---------------------------------------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |        SPI_SS(0) | FB(Net_45)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        SCLK_1(0) | FB(Net_43)
     |   6 |     * |      NONE |         CMOS_OUT |        MISO_1(0) | In(Net_44)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        MOSI_1(0) | FB(Net_42)
-----+-----+-------+-----------+------------------+------------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |  Enable_Right(0) | In(Net_378)
     |   1 |     * |      NONE |         CMOS_OUT |     Motor_R_F(0) | In(Net_341)
     |   2 |     * |      NONE |         CMOS_OUT |     Motor_R_R(0) | In(Net_340)
     |   3 |     * |      NONE |         CMOS_OUT |   Enable_Left(0) | In(Net_379)
     |   4 |     * |      NONE |         CMOS_OUT |     Motor_L_F(0) | In(Net_345)
     |   5 |     * |      NONE |         CMOS_OUT |     Motor_L_R(0) | In(Net_346)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         cal_L(0) | Analog(Net_808)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         cal_R(0) | Analog(Net_389)
-----+-----+-------+-----------+------------------+------------------+---------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     stepper_A(0) | In(Net_404_0)
     |   1 |     * |      NONE |         CMOS_OUT | stepper_A_inv(0) | In(Net_144)
     |   2 |     * |      NONE |         CMOS_OUT |     stepper_B(0) | In(Net_143)
     |   3 |     * |      NONE |         CMOS_OUT | stepper_B_inv(0) | In(Net_146)
-----+-----+-------+-----------+------------------+------------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         SCL_1(0) | FB(\I2C_Master:Net_1109_0\), In(\I2C_Master:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         SDA_1(0) | FB(\I2C_Master:Net_1109_1\), In(\I2C_Master:sda_x_wire\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |   sonarOutput(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_59)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_54)
-------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.152ms
Digital Placement phase: Elapsed time ==> 2s.362ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Motorstyring_r.vh2" --pcf-path "Motorstyring.pco" --des-name "Motorstyring" --dsf-path "Motorstyring.dsf" --sdc-path "Motorstyring.sdc" --lib-path "Motorstyring_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.307ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.382ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Motorstyring_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyBUS_CLK(routed)". See the timing report for details. (File=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring_timing.html)
Warning: sta.M0021: Motorstyring_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK(routed)" to "Clock_3". See the timing report for details. (File=C:\Users\andre\Desktop\Motorstyring1.3\Motorstyring.cydsn\Motorstyring_timing.html)
Timing report is in Motorstyring_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.301ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.430ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.025ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.025ms
API generation phase: Elapsed time ==> 4s.839ms
Dependency generation phase: Elapsed time ==> 0s.050ms
Cleanup phase: Elapsed time ==> 0s.000ms
