Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jul  3 07:46:50 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: u_my_btn_debounce/u_tick_gen/tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_generator/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.438        0.000                      0                   36        0.329        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.438        0.000                      0                   36        0.329        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.863ns (52.004%)  route 1.719ns (47.996%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u_tick_generator/r_tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.741     6.345    u_tick_generator/r_tick_counter_reg_n_0_[5]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.001 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.449 r  u_tick_generator/r_tick_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.979     8.428    u_tick_generator/r_tick_counter0_carry__2_n_6
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.303     8.731 r  u_tick_generator/r_tick_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.731    u_tick_generator/r_tick_counter[14]
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.853    u_tick_generator/CLK
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[14]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.077    15.169    u_tick_generator/r_tick_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.845ns (53.528%)  route 1.602ns (46.472%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u_tick_generator/r_tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.741     6.345    u_tick_generator/r_tick_counter_reg_n_0_[5]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.001 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.428 r  u_tick_generator/r_tick_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.861     8.289    u_tick_generator/r_tick_counter0_carry__2_n_4
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.306     8.595 r  u_tick_generator/r_tick_counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     8.595    u_tick_generator/r_tick_counter[16]
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.853    u_tick_generator/CLK
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y33          FDCE (Setup_fdce_C_D)        0.031    15.123    u_tick_generator/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 1.731ns (51.939%)  route 1.602ns (48.061%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u_tick_generator/r_tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.741     6.345    u_tick_generator/r_tick_counter_reg_n_0_[5]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.001 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.314 r  u_tick_generator/r_tick_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.861     8.175    u_tick_generator/r_tick_counter0_carry__1_n_4
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.306     8.481 r  u_tick_generator/r_tick_counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.481    u_tick_generator/r_tick_counter[12]
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.852    u_tick_generator/CLK
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_counter_reg[12]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.031    15.122    u_tick_generator/r_tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 1.845ns (56.848%)  route 1.400ns (43.152%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.145    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/Q
                         net (fo=2, routed)           0.596     6.198    u_my_btn_debounce/u_tick_gen/r_tick_counter[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.854 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.854    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.281 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.804     8.085    u_my_btn_debounce/u_tick_gen/data0[12]
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.306     8.391 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.391    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[12]
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.851    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X5Y33          FDCE (Setup_fdce_C_D)        0.029    15.118    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.704ns (21.942%)  route 2.504ns (78.058%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.629     5.150    u_tick_generator/CLK
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  u_tick_generator/r_tick_counter_reg[12]/Q
                         net (fo=2, routed)           1.027     6.634    u_tick_generator/r_tick_counter_reg_n_0_[12]
    SLICE_X1Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.758 r  u_tick_generator/r_tick_counter[16]_i_4__0/O
                         net (fo=17, routed)          1.477     8.235    u_tick_generator/r_tick_counter[16]_i_4__0_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     8.359 r  u_tick_generator/r_tick_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.359    u_tick_generator/r_tick_counter[3]
    SLICE_X1Y30          FDCE                                         r  u_tick_generator/r_tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.508    14.849    u_tick_generator/CLK
    SLICE_X1Y30          FDCE                                         r  u_tick_generator/r_tick_counter_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.031    15.119    u_tick_generator/r_tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.959ns (60.943%)  route 1.255ns (39.057%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.145    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/Q
                         net (fo=2, routed)           0.596     6.198    u_my_btn_debounce/u_tick_gen/r_tick_counter[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.854 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.854    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.082    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.395 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.659     8.054    u_my_btn_debounce/u_tick_gen/data0[16]
    SLICE_X6Y33          LUT5 (Prop_lut5_I4_O)        0.306     8.360 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.360    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[16]
    SLICE_X6Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.851    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y33          FDCE (Setup_fdce_C_D)        0.081    15.170    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.810    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 1.861ns (59.117%)  route 1.287ns (40.883%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.145    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/Q
                         net (fo=2, routed)           0.596     6.198    u_my_btn_debounce/u_tick_gen/r_tick_counter[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.854 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.854    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.082    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.304 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.691     7.994    u_my_btn_debounce/u_tick_gen/data0[13]
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.299     8.293 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.293    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[13]
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.851    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X5Y33          FDCE (Setup_fdce_C_D)        0.031    15.120    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 1.747ns (55.733%)  route 1.388ns (44.267%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u_tick_generator/r_tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.741     6.345    u_tick_generator/r_tick_counter_reg_n_0_[5]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.001 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.337 r  u_tick_generator/r_tick_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.647     7.984    u_tick_generator/r_tick_counter0_carry__2_n_7
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.299     8.283 r  u_tick_generator/r_tick_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.283    u_tick_generator/r_tick_counter[13]
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.853    u_tick_generator/CLK
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[13]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y33          FDCE (Setup_fdce_C_D)        0.029    15.121    u_tick_generator/r_tick_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 1.731ns (55.295%)  route 1.399ns (44.705%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.145    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/Q
                         net (fo=2, routed)           0.596     6.198    u_my_btn_debounce/u_tick_gen/r_tick_counter[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.854 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.854    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.167 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.803     7.970    u_my_btn_debounce/u_tick_gen/data0[8]
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.306     8.276 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.276    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[8]
    SLICE_X5Y32          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.850    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y32          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[8]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.031    15.119    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.747ns (55.599%)  route 1.395ns (44.401%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.145    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/Q
                         net (fo=2, routed)           0.596     6.198    u_my_btn_debounce/u_tick_gen/r_tick_counter[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.854 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.854    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__0_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.190 r  u_my_btn_debounce/u_tick_gen/r_tick_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.799     7.988    u_my_btn_debounce/u_tick_gen/data0[9]
    SLICE_X6Y32          LUT5 (Prop_lut5_I4_O)        0.299     8.287 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.287    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[9]
    SLICE_X6Y32          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.850    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y32          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y32          FDCE (Setup_fdce_C_D)        0.077    15.165    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.231ns (49.876%)  route 0.232ns (50.124%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    u_tick_generator/CLK
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  u_tick_generator/r_tick_counter_reg[9]/Q
                         net (fo=2, routed)           0.143     1.757    u_tick_generator/r_tick_counter_reg_n_0_[9]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.802 r  u_tick_generator/r_tick_counter[16]_i_5__0/O
                         net (fo=17, routed)          0.089     1.890    u_tick_generator/r_tick_counter[16]_i_5__0_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.935 r  u_tick_generator/r_tick_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.935    u_tick_generator/r_tick_counter[8]
    SLICE_X2Y31          FDCE                                         r  u_tick_generator/r_tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    u_tick_generator/CLK
    SLICE_X2Y31          FDCE                                         r  u_tick_generator/r_tick_counter_reg[8]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     1.606    u_tick_generator/r_tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.231ns (49.661%)  route 0.234ns (50.339%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    u_tick_generator/CLK
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  u_tick_generator/r_tick_counter_reg[9]/Q
                         net (fo=2, routed)           0.143     1.757    u_tick_generator/r_tick_counter_reg_n_0_[9]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.802 r  u_tick_generator/r_tick_counter[16]_i_5__0/O
                         net (fo=17, routed)          0.091     1.892    u_tick_generator/r_tick_counter[16]_i_5__0_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.937 r  u_tick_generator/r_tick_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.937    u_tick_generator/r_tick_counter[7]
    SLICE_X2Y31          FDCE                                         r  u_tick_generator/r_tick_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    u_tick_generator/CLK
    SLICE_X2Y31          FDCE                                         r  u_tick_generator/r_tick_counter_reg[7]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120     1.605    u_tick_generator/r_tick_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.254ns (50.685%)  route 0.247ns (49.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.469    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.063     1.696    u_my_btn_debounce/u_tick_gen/r_tick_counter[5]
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_2/O
                         net (fo=17, routed)          0.184     1.925    u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_2_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.970    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[4]
    SLICE_X6Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.855     1.982    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.121     1.590    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.254ns (50.685%)  route 0.247ns (49.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.469    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.063     1.696    u_my_btn_debounce/u_tick_gen/r_tick_counter[5]
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_2/O
                         net (fo=17, routed)          0.184     1.925    u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_2_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.970    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[3]
    SLICE_X6Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.855     1.982    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.120     1.589    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.237ns (47.103%)  route 0.266ns (52.897%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/Q
                         net (fo=2, routed)           0.148     1.760    u_my_btn_debounce/u_tick_gen/r_tick_counter[12]
    SLICE_X5Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.805 f  u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_4/O
                         net (fo=17, routed)          0.118     1.923    u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I2_O)        0.051     1.974 r  u_my_btn_debounce/u_tick_gen/tick_i_1/O
                         net (fo=1, routed)           0.000     1.974    u_my_btn_debounce/u_tick_gen/tick
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/tick_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.107     1.578    u_my_btn_debounce/u_tick_gen/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.753%)  route 0.263ns (53.247%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.473    u_tick_generator/CLK
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_tick_generator/r_tick_counter_reg[13]/Q
                         net (fo=2, routed)           0.147     1.761    u_tick_generator/r_tick_counter_reg_n_0_[13]
    SLICE_X1Y33          LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  u_tick_generator/r_tick_counter[16]_i_4__0/O
                         net (fo=17, routed)          0.116     1.922    u_tick_generator/r_tick_counter[16]_i_4__0_n_0
    SLICE_X1Y33          LUT5 (Prop_lut5_I2_O)        0.045     1.967 r  u_tick_generator/r_tick_counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.967    u_tick_generator/r_tick_counter[16]
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     1.986    u_tick_generator/CLK
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.092     1.565    u_tick_generator/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.231ns (46.465%)  route 0.266ns (53.535%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/Q
                         net (fo=2, routed)           0.148     1.760    u_my_btn_debounce/u_tick_gen/r_tick_counter[12]
    SLICE_X5Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.805 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_4/O
                         net (fo=17, routed)          0.118     1.923    u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.045     1.968 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.968    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[14]
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.092     1.563    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.183ns (35.620%)  route 0.331ns (64.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.469    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.331     1.941    u_my_btn_debounce/u_tick_gen/r_tick_counter[0]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.042     1.983 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.983    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[0]
    SLICE_X5Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.855     1.982    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y31          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.105     1.574    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.254ns (48.822%)  route 0.266ns (51.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.470    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y32          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     1.634 f  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/Q
                         net (fo=2, routed)           0.109     1.743    u_my_btn_debounce/u_tick_gen/r_tick_counter[9]
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.157     1.945    u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_5_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I3_O)        0.045     1.990 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.990    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[10]
    SLICE_X5Y32          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X5Y32          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.092     1.576    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.254ns (45.919%)  route 0.299ns (54.081%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.470    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y32          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     1.634 f  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[9]/Q
                         net (fo=2, routed)           0.109     1.743    u_my_btn_debounce/u_tick_gen/r_tick_counter[9]
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.190     1.978    u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_5_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I3_O)        0.045     2.023 r  u_my_btn_debounce/u_tick_gen/r_tick_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.023    u_my_btn_debounce/u_tick_gen/r_tick_counter_0[16]
    SLICE_X6Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]_0
    SLICE_X6Y33          FDCE                                         r  u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y33          FDCE (Hold_fdce_C_D)         0.121     1.606    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.417    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    u_my_btn_debounce/u_tick_gen/r_tick_counter_reg[13]/C



