// Seed: 870623900
module module_0 #(
    parameter id_2 = 32'd49,
    parameter id_9 = 32'd99
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire _id_2;
  input wire id_1;
  logic [id_2  *  -1 : id_9] id_12;
  wire id_13;
endmodule
module module_1 #(
    parameter id_10 = 32'd35,
    parameter id_12 = 32'd93,
    parameter id_13 = 32'd18,
    parameter id_2  = 32'd28,
    parameter id_3  = 32'd43,
    parameter id_5  = 32'd11,
    parameter id_7  = 32'd28
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  output wire _id_7;
  output wire id_6;
  output wire _id_5;
  output wire id_4;
  input wire _id_3;
  input wire _id_2;
  output wire id_1;
  wire [id_3  !=?  -1 'h0 : -1] id_9;
  wire _id_10;
  wire [id_10 : -1] id_11;
  parameter id_12 = 1;
  logic _id_13[id_7 : id_5];
  ;
  wire [(  id_2  -  (  !  1  )  ) : -1] id_14;
  wire [id_13 : -1 'b0] id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_11,
      id_9,
      id_4,
      id_14,
      id_14,
      id_11,
      id_12,
      id_1,
      id_9
  );
  defparam id_12.id_12 = id_12 == id_12;
endmodule
