#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Feb  1 18:42:32 2023
# Process ID: 44958
# Current directory: /home/timdg/Documents/Verilog/comparator
# Command line: vivado
# Log file: /home/timdg/Documents/Verilog/comparator/vivado.log
# Journal file: /home/timdg/Documents/Verilog/comparator/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 2952.967 MHz, CPU Physical cores: 8, Host memory: 16623 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project eight-bit-comparator /home/timdg/Documents/Verilog/comparator/eight-bit-comparator -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files -norecurse {/home/timdg/Documents/Verilog/comparator/eightbit.v /home/timdg/Documents/Verilog/comparator/twobit.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/timdg/Documents/Verilog/comparator/eightmux_tb.v
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'basemux' [eightmux.v:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'fourmux' [eightmux.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'eightmux' [eightmux.v:28]
WARNING: [HDL 9-3756] overwriting previous definition of module 'twobit' [twobit.v:3]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'basemux()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file /home/timdg/Documents/Verilog/comparator/eightbit.v
Duplicate found at line 4 of file /home/timdg/Documents/Verilog/comparator/twobit.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fourmux()' found in library 'xil_defaultlib'
Duplicate found at line 13 of file /home/timdg/Documents/Verilog/comparator/eightbit.v
Duplicate found at line 13 of file /home/timdg/Documents/Verilog/comparator/twobit.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'eightmux()' found in library 'xil_defaultlib'
Duplicate found at line 28 of file /home/timdg/Documents/Verilog/comparator/eightbit.v
Duplicate found at line 28 of file /home/timdg/Documents/Verilog/comparator/twobit.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'twobit()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file /home/timdg/Documents/Verilog/comparator/eightbit.v
Duplicate found at line 3 of file /home/timdg/Documents/Verilog/comparator/twobit.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Feb  1 19:03:38 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: eightbit
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'basemux' [eightmux.v:11]
INFO: [Synth 8-9937] previous definition of design element 'basemux' is here [eightmux.v:11]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fourmux' [eightmux.v:26]
INFO: [Synth 8-9937] previous definition of design element 'fourmux' is here [eightmux.v:26]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'eightmux' [eightmux.v:41]
INFO: [Synth 8-9937] previous definition of design element 'eightmux' is here [eightmux.v:41]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'twobit' [twobit.v:28]
INFO: [Synth 8-9937] previous definition of design element 'twobit' is here [twobit.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 7161.906 ; gain = 354.891 ; free physical = 902 ; free virtual = 24217
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eightbit' [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'twobit' [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
INFO: [Synth 8-6157] synthesizing module 'eightmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6157] synthesizing module 'fourmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6157] synthesizing module 'basemux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'basemux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fourmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6155] done synthesizing module 'eightmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6155] done synthesizing module 'twobit' (0#1) [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'eightbit' (0#1) [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
WARNING: [Synth 8-7129] Port a[8] in module eightbit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module eightbit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 7229.875 ; gain = 422.859 ; free physical = 952 ; free virtual = 24268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7247.688 ; gain = 440.672 ; free physical = 952 ; free virtual = 24268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7247.688 ; gain = 440.672 ; free physical = 952 ; free virtual = 24268
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7247.688 ; gain = 0.000 ; free physical = 952 ; free virtual = 24268
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7394.438 ; gain = 0.000 ; free physical = 885 ; free virtual = 24200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 7440.320 ; gain = 633.305 ; free physical = 778 ; free virtual = 24093
20 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 7440.320 ; gain = 901.219 ; free physical = 778 ; free virtual = 24093
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_NUM_OF_PROBES {4} \
  CONFIG.C_PROBE0_WIDTH {8} \
  CONFIG.C_PROBE1_WIDTH {8} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Wed Feb  1 19:09:41 2023] Launched ila_0_synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.ip_user_files/sim_scripts -ip_user_files_dir /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.ip_user_files -ipstatic_source_dir /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.cache/compile_simlib/modelsim} {questa=/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.cache/compile_simlib/questa} {xcelium=/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.cache/compile_simlib/xcelium} {vcs=/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.cache/compile_simlib/vcs} {riviera=/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'basemux' [eightmux.v:11]
INFO: [Synth 8-9937] previous definition of design element 'basemux' is here [eightmux.v:11]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fourmux' [eightmux.v:26]
INFO: [Synth 8-9937] previous definition of design element 'fourmux' is here [eightmux.v:26]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'eightmux' [eightmux.v:41]
INFO: [Synth 8-9937] previous definition of design element 'eightmux' is here [eightmux.v:41]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'twobit' [twobit.v:28]
INFO: [Synth 8-9937] previous definition of design element 'twobit' is here [twobit.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7640.230 ; gain = 68.812 ; free physical = 2041 ; free virtual = 23718
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eightbit' [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'twobit' [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
INFO: [Synth 8-6157] synthesizing module 'eightmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6157] synthesizing module 'fourmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6157] synthesizing module 'basemux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'basemux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fourmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6155] done synthesizing module 'eightmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6155] done synthesizing module 'twobit' (0#1) [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'eightbit' (0#1) [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
WARNING: [Synth 8-7129] Port a[8] in module eightbit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module eightbit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7712.199 ; gain = 140.781 ; free physical = 2119 ; free virtual = 23791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7730.012 ; gain = 158.594 ; free physical = 2119 ; free virtual = 23791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7730.012 ; gain = 158.594 ; free physical = 2119 ; free virtual = 23791
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7732.012 ; gain = 0.000 ; free physical = 2154 ; free virtual = 23878
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7741.016 ; gain = 169.598 ; free physical = 2081 ; free virtual = 23806
add_files -fileset constrs_1 -norecurse /home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
Finished Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
Completed Processing XDC Constraints

reset_run synth_1
INFO: [Project 1-1160] Copying file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/synth_1/eightbit.dcp to /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb  1 19:24:52 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/synth_1/runme.log
[Wed Feb  1 19:24:52 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/runme.log
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'basemux' [eightmux.v:11]
INFO: [Synth 8-9937] previous definition of design element 'basemux' is here [eightmux.v:11]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fourmux' [eightmux.v:26]
INFO: [Synth 8-9937] previous definition of design element 'fourmux' is here [eightmux.v:26]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'eightmux' [eightmux.v:41]
INFO: [Synth 8-9937] previous definition of design element 'eightmux' is here [eightmux.v:41]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'twobit' [twobit.v:28]
INFO: [Synth 8-9937] previous definition of design element 'twobit' is here [twobit.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7741.016 ; gain = 0.000 ; free physical = 1895 ; free virtual = 23638
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eightbit' [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'twobit' [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
INFO: [Synth 8-6157] synthesizing module 'eightmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6157] synthesizing module 'fourmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6157] synthesizing module 'basemux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'basemux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fourmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6155] done synthesizing module 'eightmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6155] done synthesizing module 'twobit' (0#1) [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'eightbit' (0#1) [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7741.016 ; gain = 0.000 ; free physical = 1883 ; free virtual = 23626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7745.953 ; gain = 4.938 ; free physical = 1883 ; free virtual = 23626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7745.953 ; gain = 4.938 ; free physical = 1883 ; free virtual = 23626
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7759.953 ; gain = 0.000 ; free physical = 1913 ; free virtual = 23660
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7776.961 ; gain = 35.945 ; free physical = 1649 ; free virtual = 23396
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Feb  1 19:30:24 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/runme.log
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'basemux' [eightmux.v:11]
INFO: [Synth 8-9937] previous definition of design element 'basemux' is here [eightmux.v:11]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fourmux' [eightmux.v:26]
INFO: [Synth 8-9937] previous definition of design element 'fourmux' is here [eightmux.v:26]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'eightmux' [eightmux.v:41]
INFO: [Synth 8-9937] previous definition of design element 'eightmux' is here [eightmux.v:41]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'twobit' [twobit.v:28]
INFO: [Synth 8-9937] previous definition of design element 'twobit' is here [twobit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'eqOut', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:26]
INFO: [Synth 8-11241] undeclared symbol 'gtOut', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:26]
INFO: [Synth 8-11241] undeclared symbol 'CLK100MHZ', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'A', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'B', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'EQ', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'GT', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7807.258 ; gain = 0.000 ; free physical = 2074 ; free virtual = 23862
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eightbit' [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'twobit' [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
INFO: [Synth 8-6157] synthesizing module 'eightmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6157] synthesizing module 'fourmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6157] synthesizing module 'basemux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'basemux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fourmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6155] done synthesizing module 'eightmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6155] done synthesizing module 'twobit' (0#1) [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/timdg/Documents/Verilog/comparator/.Xil/Vivado-44958-pop-os/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/timdg/Documents/Verilog/comparator/.Xil/Vivado-44958-pop-os/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eightbit' (0#1) [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debuggers'. This will prevent further optimization [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
WARNING: [Synth 8-3848] Net CLK100MHZ in module/entity eightbit does not have driver. [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7807.258 ; gain = 0.000 ; free physical = 2168 ; free virtual = 23955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7807.258 ; gain = 0.000 ; free physical = 2168 ; free virtual = 23955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7807.258 ; gain = 0.000 ; free physical = 2168 ; free virtual = 23955
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'debuggers'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7830.754 ; gain = 0.000 ; free physical = 2194 ; free virtual = 23998
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debuggers/inst'
Finished Parsing XDC File [/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debuggers/inst'
Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:7]
Finished Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/eightbit_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7892.785 ; gain = 85.527 ; free physical = 2143 ; free virtual = 23947
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debuggers/inst'
Finished Parsing XDC File [/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debuggers/inst'
Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc:8]
Finished Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/eightbit_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'basemux' [eightmux.v:11]
INFO: [Synth 8-9937] previous definition of design element 'basemux' is here [eightmux.v:11]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fourmux' [eightmux.v:26]
INFO: [Synth 8-9937] previous definition of design element 'fourmux' is here [eightmux.v:26]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'eightmux' [eightmux.v:41]
INFO: [Synth 8-9937] previous definition of design element 'eightmux' is here [eightmux.v:41]
INFO: [Synth 8-11241] undeclared symbol 'nb0', assumed default net type 'wire' [twobit.v:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'twobit' [twobit.v:28]
INFO: [Synth 8-9937] previous definition of design element 'twobit' is here [twobit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'eqOut', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:26]
INFO: [Synth 8-11241] undeclared symbol 'gtOut', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:26]
INFO: [Synth 8-11241] undeclared symbol 'A', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'B', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'EQ', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-11241] undeclared symbol 'GT', assumed default net type 'wire' [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7898.801 ; gain = 0.000 ; free physical = 2073 ; free virtual = 23845
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eightbit' [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'twobit' [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
INFO: [Synth 8-6157] synthesizing module 'eightmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6157] synthesizing module 'fourmux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6157] synthesizing module 'basemux' [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'basemux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fourmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:13]
INFO: [Synth 8-6155] done synthesizing module 'eightmux' (0#1) [/home/timdg/Documents/Verilog/comparator/eightmux.v:28]
INFO: [Synth 8-6155] done synthesizing module 'twobit' (0#1) [/home/timdg/Documents/Verilog/comparator/twobit.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/timdg/Documents/Verilog/comparator/.Xil/Vivado-44958-pop-os/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/timdg/Documents/Verilog/comparator/.Xil/Vivado-44958-pop-os/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eightbit' (0#1) [/home/timdg/Documents/Verilog/comparator/eightbit.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debuggers'. This will prevent further optimization [/home/timdg/Documents/Verilog/comparator/eightbit.v:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7900.789 ; gain = 1.988 ; free physical = 2164 ; free virtual = 23936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7920.602 ; gain = 21.801 ; free physical = 2164 ; free virtual = 23936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7920.602 ; gain = 21.801 ; free physical = 2164 ; free virtual = 23936
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'debuggers'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7940.445 ; gain = 0.000 ; free physical = 2208 ; free virtual = 23988
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debuggers/inst'
Finished Parsing XDC File [/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debuggers/inst'
Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
Finished Parsing XDC File [/home/timdg/Downloads/lab-3-starter/lab-3-master/master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7947.449 ; gain = 48.648 ; free physical = 2158 ; free virtual = 23938
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.srcs/utils_1/imports/synth_1/eightbit.dcp with file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/synth_1/eightbit.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb  1 19:35:07 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/synth_1/runme.log
[Wed Feb  1 19:35:07 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-19:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE245BA
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/eightbit.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/eightbit.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/eightbit.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'debuggers' at location 'uuid_978771E611BF5B98899814B62AA7A24E' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/eightbit.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/eightbit.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.runs/impl_1/eightbit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:41:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:41:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:41:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:41:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:41:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:41:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:41:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:41:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:41:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:41:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:41:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:41:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:41:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:41:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:41:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:41:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:42:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:42:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-01 19:43:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"debuggers"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-01 19:43:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/timdg/Documents/Verilog/comparator/eight-bit-comparator/eight-bit-comparator.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE245BA
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  1 19:43:14 2023...
