{
  "module_name": "dce_opp.h",
  "hash_id": "25b27b6bdaf7dfb0b84689d9aad9906da93e0b3947040ca94c001b74c80aa56a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dce/dce_opp.h",
  "human_readable_source": " \n\n#ifndef __DC_OPP_DCE_H__\n#define __DC_OPP_DCE_H__\n\n#include \"dc_types.h\"\n#include \"opp.h\"\n#include \"core_types.h\"\n\n#define FROM_DCE11_OPP(opp)\\\n\tcontainer_of(opp, struct dce110_opp, base)\n\nenum dce110_opp_reg_type {\n\tDCE110_OPP_REG_DCP = 0,\n\tDCE110_OPP_REG_DCFE,\n\tDCE110_OPP_REG_FMT,\n\n\tDCE110_OPP_REG_MAX\n};\n\n#define OPP_COMMON_REG_LIST_BASE(id) \\\n\tSRI(FMT_DYNAMIC_EXP_CNTL, FMT, id), \\\n\tSRI(FMT_BIT_DEPTH_CONTROL, FMT, id), \\\n\tSRI(FMT_CONTROL, FMT, id), \\\n\tSRI(FMT_DITHER_RAND_R_SEED, FMT, id), \\\n\tSRI(FMT_DITHER_RAND_G_SEED, FMT, id), \\\n\tSRI(FMT_DITHER_RAND_B_SEED, FMT, id), \\\n\tSRI(FMT_CLAMP_CNTL, FMT, id), \\\n\tSRI(FMT_CLAMP_COMPONENT_R, FMT, id), \\\n\tSRI(FMT_CLAMP_COMPONENT_G, FMT, id), \\\n\tSRI(FMT_CLAMP_COMPONENT_B, FMT, id)\n\n#define OPP_DCE_80_REG_LIST(id) \\\n\tOPP_COMMON_REG_LIST_BASE(id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PATTERN_CONTROL, FMT, id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX, FMT, id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX, FMT, id)\n\n#define OPP_DCE_100_REG_LIST(id) \\\n\tOPP_COMMON_REG_LIST_BASE(id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PATTERN_CONTROL, FMT, id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX, FMT, id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX, FMT, id)\n\n#define OPP_DCE_110_REG_LIST(id) \\\n\tOPP_COMMON_REG_LIST_BASE(id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PATTERN_CONTROL, FMT, id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX, FMT, id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX, FMT, id)\n\n#define OPP_DCE_112_REG_LIST(id) \\\n\tOPP_COMMON_REG_LIST_BASE(id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PATTERN_CONTROL, FMT, id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX, FMT, id), \\\n\tSRI(FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX, FMT, id), \\\n\tSRI(CONTROL, FMT_MEMORY, id)\n\n#define OPP_DCE_120_REG_LIST(id) \\\n\tOPP_COMMON_REG_LIST_BASE(id), \\\n\tSRI(CONTROL, FMT_MEMORY, id)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define OPP_DCE_60_REG_LIST(id) \\\n\tSRI(FMT_DYNAMIC_EXP_CNTL, FMT, id), \\\n\tSRI(FMT_BIT_DEPTH_CONTROL, FMT, id), \\\n\tSRI(FMT_CONTROL, FMT, id), \\\n\tSRI(FMT_DITHER_RAND_R_SEED, FMT, id), \\\n\tSRI(FMT_DITHER_RAND_G_SEED, FMT, id), \\\n\tSRI(FMT_DITHER_RAND_B_SEED, FMT, id), \\\n\tSRI(FMT_CLAMP_CNTL, FMT, id)\n#endif\n\n#define OPP_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define OPP_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(mask_sh)\\\n\tOPP_SF(FMT_DYNAMIC_EXP_CNTL, FMT_DYNAMIC_EXP_EN, mask_sh),\\\n\tOPP_SF(FMT_DYNAMIC_EXP_CNTL, FMT_DYNAMIC_EXP_MODE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_MODE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_MODE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_EN, mask_sh),\\\n\tOPP_SF(FMT_DITHER_RAND_R_SEED, FMT_RAND_R_SEED, mask_sh),\\\n\tOPP_SF(FMT_DITHER_RAND_G_SEED, FMT_RAND_G_SEED, mask_sh),\\\n\tOPP_SF(FMT_DITHER_RAND_B_SEED, FMT_RAND_B_SEED, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_RESET, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_OFFSET, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_DEPTH, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_LEVEL, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_25FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_50FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_75FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SRC_SELECT, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_CNTL, FMT_CLAMP_DATA_EN, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_CNTL, FMT_CLAMP_COLOR_FORMAT, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_COMPONENT_R, FMT_CLAMP_LOWER_R, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_COMPONENT_R, FMT_CLAMP_UPPER_R, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_COMPONENT_G, FMT_CLAMP_LOWER_G, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_COMPONENT_G, FMT_CLAMP_UPPER_G, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_COMPONENT_B, FMT_CLAMP_LOWER_B, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_COMPONENT_B, FMT_CLAMP_UPPER_B, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_PIXEL_ENCODING, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SUBSAMPLING_MODE, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SUBSAMPLING_ORDER, mask_sh)\n\n#define OPP_COMMON_MASK_SH_LIST_DCE_110(mask_sh)\\\n\tOPP_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_STEREOSYNC_OVERRIDE, mask_sh)\n\n#define OPP_COMMON_MASK_SH_LIST_DCE_100(mask_sh)\\\n\tOPP_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_STEREOSYNC_OVERRIDE, mask_sh)\n\n#define OPP_COMMON_MASK_SH_LIST_DCE_112(mask_sh)\\\n\tOPP_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(mask_sh),\\\n\tOPP_SF(FMT_MEMORY0_CONTROL, FMT420_MEM0_SOURCE_SEL, mask_sh),\\\n\tOPP_SF(FMT_MEMORY0_CONTROL, FMT420_MEM0_PWR_FORCE, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_420_PIXEL_PHASE_LOCKED_CLEAR, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_420_PIXEL_PHASE_LOCKED, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_CBCR_BIT_REDUCTION_BYPASS, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_STEREOSYNC_OVERRIDE, mask_sh)\n\n#define OPP_COMMON_MASK_SH_LIST_DCE_80(mask_sh)\\\n\tOPP_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(mask_sh)\n\n#define OPP_COMMON_MASK_SH_LIST_DCE_120(mask_sh)\\\n\tOPP_SF(FMT0_FMT_DYNAMIC_EXP_CNTL, FMT_DYNAMIC_EXP_EN, mask_sh),\\\n\tOPP_SF(FMT0_FMT_DYNAMIC_EXP_CNTL, FMT_DYNAMIC_EXP_MODE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_MODE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_MODE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_EN, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_RESET, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_OFFSET, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_DEPTH, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_LEVEL, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_25FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_50FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_75FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_EN, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_STEREOSYNC_OVERRIDE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_DITHER_RAND_R_SEED, FMT_RAND_R_SEED, mask_sh),\\\n\tOPP_SF(FMT0_FMT_DITHER_RAND_G_SEED, FMT_RAND_G_SEED, mask_sh),\\\n\tOPP_SF(FMT0_FMT_DITHER_RAND_B_SEED, FMT_RAND_B_SEED, mask_sh),\\\n\tOPP_SF(FMT_MEMORY0_CONTROL, FMT420_MEM0_SOURCE_SEL, mask_sh),\\\n\tOPP_SF(FMT_MEMORY0_CONTROL, FMT420_MEM0_PWR_FORCE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_SRC_SELECT, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_420_PIXEL_PHASE_LOCKED_CLEAR, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_420_PIXEL_PHASE_LOCKED, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CLAMP_CNTL, FMT_CLAMP_DATA_EN, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CLAMP_CNTL, FMT_CLAMP_COLOR_FORMAT, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CLAMP_COMPONENT_R, FMT_CLAMP_LOWER_R, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CLAMP_COMPONENT_R, FMT_CLAMP_UPPER_R, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CLAMP_COMPONENT_G, FMT_CLAMP_LOWER_G, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CLAMP_COMPONENT_G, FMT_CLAMP_UPPER_G, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CLAMP_COMPONENT_B, FMT_CLAMP_LOWER_B, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CLAMP_COMPONENT_B, FMT_CLAMP_UPPER_B, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_PIXEL_ENCODING, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_SUBSAMPLING_MODE, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_SUBSAMPLING_ORDER, mask_sh),\\\n\tOPP_SF(FMT0_FMT_CONTROL, FMT_CBCR_BIT_REDUCTION_BYPASS, mask_sh)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define OPP_COMMON_MASK_SH_LIST_DCE_60(mask_sh)\\\n\tOPP_SF(FMT_DYNAMIC_EXP_CNTL, FMT_DYNAMIC_EXP_EN, mask_sh),\\\n\tOPP_SF(FMT_DYNAMIC_EXP_CNTL, FMT_DYNAMIC_EXP_MODE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_MODE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_EN, mask_sh),\\\n\tOPP_SF(FMT_DITHER_RAND_R_SEED, FMT_RAND_R_SEED, mask_sh),\\\n\tOPP_SF(FMT_DITHER_RAND_G_SEED, FMT_RAND_G_SEED, mask_sh),\\\n\tOPP_SF(FMT_DITHER_RAND_B_SEED, FMT_RAND_B_SEED, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_RESET, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_OFFSET, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_DITHER_DEPTH, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_TEMPORAL_LEVEL, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_25FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_50FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT_BIT_DEPTH_CONTROL, FMT_75FRC_SEL, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_CNTL, FMT_CLAMP_DATA_EN, mask_sh),\\\n\tOPP_SF(FMT_CLAMP_CNTL, FMT_CLAMP_COLOR_FORMAT, mask_sh),\\\n\tOPP_SF(FMT_CONTROL, FMT_PIXEL_ENCODING, mask_sh)\n#endif\n\n#define OPP_REG_FIELD_LIST(type) \\\n\ttype FMT_DYNAMIC_EXP_EN; \\\n\ttype FMT_DYNAMIC_EXP_MODE; \\\n\ttype FMT_TRUNCATE_EN; \\\n\ttype FMT_TRUNCATE_DEPTH; \\\n\ttype FMT_TRUNCATE_MODE; \\\n\ttype FMT_SPATIAL_DITHER_EN; \\\n\ttype FMT_SPATIAL_DITHER_DEPTH; \\\n\ttype FMT_SPATIAL_DITHER_MODE; \\\n\ttype FMT_TEMPORAL_DITHER_EN; \\\n\ttype FMT_TEMPORAL_DITHER_RESET; \\\n\ttype FMT_TEMPORAL_DITHER_OFFSET; \\\n\ttype FMT_TEMPORAL_DITHER_DEPTH; \\\n\ttype FMT_TEMPORAL_LEVEL; \\\n\ttype FMT_25FRC_SEL; \\\n\ttype FMT_50FRC_SEL; \\\n\ttype FMT_75FRC_SEL; \\\n\ttype FMT_HIGHPASS_RANDOM_ENABLE; \\\n\ttype FMT_FRAME_RANDOM_ENABLE; \\\n\ttype FMT_RGB_RANDOM_ENABLE; \\\n\ttype FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX; \\\n\ttype FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP; \\\n\ttype FMT_STEREOSYNC_OVERRIDE; \\\n\ttype FMT_RAND_R_SEED; \\\n\ttype FMT_RAND_G_SEED; \\\n\ttype FMT_RAND_B_SEED; \\\n\ttype FMT420_MEM0_SOURCE_SEL; \\\n\ttype FMT420_MEM0_PWR_FORCE; \\\n\ttype FMT_SRC_SELECT; \\\n\ttype FMT_420_PIXEL_PHASE_LOCKED_CLEAR; \\\n\ttype FMT_420_PIXEL_PHASE_LOCKED; \\\n\ttype FMT_CLAMP_DATA_EN; \\\n\ttype FMT_CLAMP_COLOR_FORMAT; \\\n\ttype FMT_CLAMP_LOWER_R; \\\n\ttype FMT_CLAMP_UPPER_R; \\\n\ttype FMT_CLAMP_LOWER_G; \\\n\ttype FMT_CLAMP_UPPER_G; \\\n\ttype FMT_CLAMP_LOWER_B; \\\n\ttype FMT_CLAMP_UPPER_B; \\\n\ttype FMT_PIXEL_ENCODING; \\\n\ttype FMT_SUBSAMPLING_ORDER; \\\n\ttype FMT_SUBSAMPLING_MODE; \\\n\ttype FMT_CBCR_BIT_REDUCTION_BYPASS;\\\n\nstruct dce_opp_shift {\n\tOPP_REG_FIELD_LIST(uint8_t)\n};\n\nstruct dce_opp_mask {\n\tOPP_REG_FIELD_LIST(uint32_t)\n};\n\nstruct dce_opp_registers {\n\tuint32_t FMT_DYNAMIC_EXP_CNTL;\n\tuint32_t FMT_BIT_DEPTH_CONTROL;\n\tuint32_t FMT_CONTROL;\n\tuint32_t FMT_DITHER_RAND_R_SEED;\n\tuint32_t FMT_DITHER_RAND_G_SEED;\n\tuint32_t FMT_DITHER_RAND_B_SEED;\n\tuint32_t FMT_TEMPORAL_DITHER_PATTERN_CONTROL;\n\tuint32_t FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX;\n\tuint32_t FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX;\n\tuint32_t CONTROL;\n\tuint32_t FMT_CLAMP_CNTL;\n\tuint32_t FMT_CLAMP_COMPONENT_R;\n\tuint32_t FMT_CLAMP_COMPONENT_G;\n\tuint32_t FMT_CLAMP_COMPONENT_B;\n};\n\n \n#define TO_DCE110_OPP(opp)\\\n\tcontainer_of(opp, struct dce110_opp, base)\n\nstruct dce110_opp {\n\tstruct output_pixel_processor base;\n\tconst struct dce_opp_registers *regs;\n\tconst struct dce_opp_shift *opp_shift;\n\tconst struct dce_opp_mask *opp_mask;\n};\n\nvoid dce110_opp_construct(struct dce110_opp *opp110,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dce_opp_registers *regs,\n\tconst struct dce_opp_shift *opp_shift,\n\tconst struct dce_opp_mask *opp_mask);\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\nvoid dce60_opp_construct(struct dce110_opp *opp110,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dce_opp_registers *regs,\n\tconst struct dce_opp_shift *opp_shift,\n\tconst struct dce_opp_mask *opp_mask);\n#endif\n\nvoid dce110_opp_destroy(struct output_pixel_processor **opp);\n\n\n\n \nvoid dce110_opp_program_bit_depth_reduction(\n\tstruct output_pixel_processor *opp,\n\tconst struct bit_depth_reduction_params *params);\n\nvoid dce110_opp_program_clamping_and_pixel_encoding(\n\tstruct output_pixel_processor *opp,\n\tconst struct clamping_and_pixel_encoding_params *params);\n\nvoid dce110_opp_set_dyn_expansion(\n\tstruct output_pixel_processor *opp,\n\tenum dc_color_space color_sp,\n\tenum dc_color_depth color_dpth,\n\tenum signal_type signal);\n\nvoid dce110_opp_program_fmt(\n\tstruct output_pixel_processor *opp,\n\tstruct bit_depth_reduction_params *fmt_bit_depth,\n\tstruct clamping_and_pixel_encoding_params *clamping);\n\nvoid dce110_opp_set_clamping(\n\tstruct dce110_opp *opp110,\n\tconst struct clamping_and_pixel_encoding_params *params);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}