{
	"TOP_SOURCE": "$SRAM_MACRO",
	"TOP_LAYOUT": "$TOP_SOURCE",
	"EXTRACT_FLATGLOB": [
		"*$$*",
		"*018SRAM_*",
		"*Cell_array*",
		"*GF018_*x8M8WM1_*",
		"*G_ring_*",
		"*M?_?ACTIVE*_*",
		"*M?_M*_*",
		"*M?_NWEL*_*",
		"*M?_POLY*_*",
		"*M?_PSUB*_*",
		"*alatch*",
		"*col_*",
		"*control_*",
		"*dcap_*",
		"*din_*",
		"*dummy*",
		"*gen_*",
		"*lcol4_*",
		"*m2_saout*",
		"*m2m3_*",
		"*mux821_*",
		"*new_dummyrow*",
		"*nmos_*",
		"*outbuf_oe*",
		"*pmos_*",
		"*pmoscap*",
		"*power_*",
		"*power_route*",
		"*predec?_*",
		"*prexdec_top*",
		"*rarray*",
		"*rcol4_*",
		"*sa_*",
		"*sacntl_*",
		"*saout_*",
		"*strapx2b_bndry*",
		"*via1_*",
		"*wen_*",
		"*wen_wm1_*",
		"*x8M8W*_PWR_*",
		"*xdec16_*",
		"*xdec32_*",
		"*xdec64_*",
		"*xdec8_*",
		"*xdec_*",
		"*ypass_gate*"
	],
	"EXTRACT_ABSTRACT": [
		""
	],
	"LVS_FLATTEN": [
		""
	],
	"LVS_NOFLATTEN": [
		""
	],
	"LVS_IGNORE": [
		""
	],
	"LVS_SPICE_FILES": [
		"$PDK_ROOT/$PDK/libs.ref/gf180mcu_fd_ip_sram/spice/$TOP_SOURCE.spice"
	],
	"LVS_VERILOG_FILES": [
		""
	],
	"LAYOUT_FILE": "$PDK_ROOT/$PDK/libs.ref/gf180mcu_fd_ip_sram/gds/$TOP_LAYOUT.gds"
}
