arm64: docs: cpu-feature-registers: Document ID_AA64PFR1_EL1

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-348.el8
commit-author Dave Martin <Dave.Martin@arm.com>
commit ade12b8631d91b9c2849facb0a1dc3af317ecbb3
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-348.el8/ade12b86.failed

Commit d71be2b6c0e1 ("arm64: cpufeature: Detect SSBS and advertise
to userspace") exposes ID_AA64PFR1_EL1 to userspace, but didn't
update the documentation to match.

Add it.

	Acked-by: Will Deacon <will@kernel.org>
	Signed-off-by: Dave Martin <Dave.Martin@arm.com>
	Signed-off-by: Mark Brown <broonie@kernel.org>
	Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
(cherry picked from commit ade12b8631d91b9c2849facb0a1dc3af317ecbb3)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	Documentation/arm64/cpu-feature-registers.txt
diff --cc Documentation/arm64/cpu-feature-registers.txt
index d4b4dd1fe786,b86828f86e39..000000000000
--- a/Documentation/arm64/cpu-feature-registers.txt
+++ b/Documentation/arm64/cpu-feature-registers.txt
@@@ -137,111 -144,138 +137,144 @@@ infrastructure
  
  
    2) ID_AA64PFR0_EL1 - Processor Feature Register 0
 -
 -     +------------------------------+---------+---------+
 +     x--------------------------------------------------x
       | Name                         |  bits   | visible |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | DIT                          | [51-48] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | SVE                          | [35-32] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | GIC                          | [27-24] |    n    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | AdvSIMD                      | [23-20] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | FP                           | [19-16] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | EL3                          | [15-12] |    n    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | EL2                          | [11-8]  |    n    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | EL1                          | [7-4]   |    n    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | EL0                          | [3-0]   |    n    |
 -     +------------------------------+---------+---------+
 +     x--------------------------------------------------x
  
  
++<<<<<<< HEAD:Documentation/arm64/cpu-feature-registers.txt
 +  3) MIDR_EL1 - Main ID Register
 +     x--------------------------------------------------x
++=======
+   3) ID_AA64PFR1_EL1 - Processor Feature Register 1
+      +------------------------------+---------+---------+
+      | Name                         |  bits   | visible |
+      +------------------------------+---------+---------+
+      | SSBS                         | [7-4]   |    y    |
+      +------------------------------+---------+---------+
+ 
+ 
+   4) MIDR_EL1 - Main ID Register
+      +------------------------------+---------+---------+
++>>>>>>> ade12b8631d9 (arm64: docs: cpu-feature-registers: Document ID_AA64PFR1_EL1):Documentation/arm64/cpu-feature-registers.rst
       | Name                         |  bits   | visible |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | Implementer                  | [31-24] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | Variant                      | [23-20] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | Architecture                 | [19-16] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | PartNum                      | [15-4]  |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | Revision                     | [3-0]   |    y    |
 -     +------------------------------+---------+---------+
 +     x--------------------------------------------------x
  
     NOTE: The 'visible' fields of MIDR_EL1 will contain the value
     as available on the CPU where it is fetched and is not a system
     wide safe value.
  
-   4) ID_AA64ISAR1_EL1 - Instruction set attribute register 1
+   5) ID_AA64ISAR1_EL1 - Instruction set attribute register 1
  
 -     +------------------------------+---------+---------+
 +     x--------------------------------------------------x
       | Name                         |  bits   | visible |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | GPI                          | [31-28] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | GPA                          | [27-24] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | LRCPC                        | [23-20] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | FCMA                         | [19-16] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | JSCVT                        | [15-12] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | API                          | [11-8]  |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | APA                          | [7-4]   |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | DPB                          | [3-0]   |    y    |
 -     +------------------------------+---------+---------+
 +     x--------------------------------------------------x
  
-   5) ID_AA64MMFR2_EL1 - Memory model feature register 2
+   6) ID_AA64MMFR2_EL1 - Memory model feature register 2
  
 -     +------------------------------+---------+---------+
 +     x--------------------------------------------------x
       | Name                         |  bits   | visible |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | AT                           | [35-32] |    y    |
++<<<<<<< HEAD:Documentation/arm64/cpu-feature-registers.txt
 +     x--------------------------------------------------x
++=======
+      +------------------------------+---------+---------+
+ 
+   7) ID_AA64ZFR0_EL1 - SVE feature ID register 0
+ 
+      +------------------------------+---------+---------+
+      | Name                         |  bits   | visible |
+      +------------------------------+---------+---------+
+      | SM4                          | [43-40] |    y    |
+      +------------------------------+---------+---------+
+      | SHA3                         | [35-32] |    y    |
+      +------------------------------+---------+---------+
+      | BitPerm                      | [19-16] |    y    |
+      +------------------------------+---------+---------+
+      | AES                          | [7-4]   |    y    |
+      +------------------------------+---------+---------+
+      | SVEVer                       | [3-0]   |    y    |
+      +------------------------------+---------+---------+
++>>>>>>> ade12b8631d9 (arm64: docs: cpu-feature-registers: Document ID_AA64PFR1_EL1):Documentation/arm64/cpu-feature-registers.rst
  
  Appendix I: Example
 --------------------
 -
 -::
 -
 -  /*
 -   * Sample program to demonstrate the MRS emulation ABI.
 -   *
 -   * Copyright (C) 2015-2016, ARM Ltd
 -   *
 -   * Author: Suzuki K Poulose <suzuki.poulose@arm.com>
 -   *
 -   * This program is free software; you can redistribute it and/or modify
 -   * it under the terms of the GNU General Public License version 2 as
 -   * published by the Free Software Foundation.
 -   *
 -   * This program is distributed in the hope that it will be useful,
 -   * but WITHOUT ANY WARRANTY; without even the implied warranty of
 -   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 -   * GNU General Public License for more details.
 -   * This program is free software; you can redistribute it and/or modify
 -   * it under the terms of the GNU General Public License version 2 as
 -   * published by the Free Software Foundation.
 -   *
 -   * This program is distributed in the hope that it will be useful,
 -   * but WITHOUT ANY WARRANTY; without even the implied warranty of
 -   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 -   * GNU General Public License for more details.
 -   */
 -
 -  #include <asm/hwcap.h>
 -  #include <stdio.h>
 -  #include <sys/auxv.h>
 -
 -  #define get_cpu_ftr(id) ({					\
 +---------------------------
 +
 +/*
 + * Sample program to demonstrate the MRS emulation ABI.
 + *
 + * Copyright (C) 2015-2016, ARM Ltd
 + *
 + * Author: Suzuki K Poulose <suzuki.poulose@arm.com>
 + *
 + * This program is free software; you can redistribute it and/or modify
 + * it under the terms of the GNU General Public License version 2 as
 + * published by the Free Software Foundation.
 + *
 + * This program is distributed in the hope that it will be useful,
 + * but WITHOUT ANY WARRANTY; without even the implied warranty of
 + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 + * GNU General Public License for more details.
 + * This program is free software; you can redistribute it and/or modify
 + * it under the terms of the GNU General Public License version 2 as
 + * published by the Free Software Foundation.
 + *
 + * This program is distributed in the hope that it will be useful,
 + * but WITHOUT ANY WARRANTY; without even the implied warranty of
 + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 + * GNU General Public License for more details.
 + */
 +
 +#include <asm/hwcap.h>
 +#include <stdio.h>
 +#include <sys/auxv.h>
 +
 +#define get_cpu_ftr(id) ({					\
  		unsigned long __val;				\
  		asm("mrs %0, "#id : "=r" (__val));		\
  		printf("%-20s: 0x%016lx\n", #id, __val);	\
* Unmerged path Documentation/arm64/cpu-feature-registers.txt
