%===============================================================================
\perfCounter{CYC}{Cycle counter}{0x300}
%===============================================================================

This performance counter increments every cycle while an instruction from this 
context is in the pipeline, even when the context is stalled.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = ~cxplif2cxreg_idle;
\end{lstlisting}

%===============================================================================
\perfCounter{STALL}{Stall cycle counter}{0x308}
%===============================================================================

This performance counter increments every cycle while an instruction from this 
context is in the pipeline and the context is stalled. As long as neither 
\creg{CYC} nor \creg{STALL} have overflowed, \creg{CYC}~-~\creg{STALL} 
represents the number of active cycles.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = cxplif2cxreg_stall & ~cxplif2cxreg_idle;
\end{lstlisting}

%===============================================================================
\perfCounter{BUN}{Committed bundle counter}{0x310}
%===============================================================================

This performance counter increments whenever the results of executing a bundle 
are committed. As long as neither \creg{CYC}, \creg{STALL} nor \creg{BUN} have 
overflowed, \creg{CYC}~-~\creg{STALL}~-~\creg{BUN} represents the number of 
cycles spent doing pipeline flushes, for example due to traps or the branch 
delay slot.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = (bit)(cxplif2cxreg_sylCommit != 0) & ~cxplif2cxreg_stall;
\end{lstlisting}

%===============================================================================
\perfCounter{SYL}{Committed syllable counter}{0x318}
%===============================================================================

This performance counter increments whenever the results of executing a 
non-\insn{NOP} syllable are committed. As long as neither \creg{BUN} nor 
\creg{SYL} have overflowed, \creg{SYL}~/~\creg{BUN} represents average 
instruction-level parallelism since the registers were cleared.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\declaration{}
\declVariable{_vec}{sylStatus}{0}
\implementation{}
\begin{lstlisting}
_vec = cxplif2cxreg_sylCommit & ~cxplif2cxreg_stall;
_add = (
    ((_vec[0]  + _vec[1])  + (_vec[2]  + _vec[3])) +
    ((_vec[4]  + _vec[5])  + (_vec[6]  + _vec[7]))
) + (
    ((_vec[8]  + _vec[9])  + (_vec[10] + _vec[11])) +
    ((_vec[12] + _vec[13]) + (_vec[14] + _vec[15]))
);
\end{lstlisting}

%===============================================================================
\perfCounter{NOP}{Committed NOP counter}{0x320}
%===============================================================================

This performance counter increments whenever a \insn{NOP} syllable is committed. 
As long as neither \creg{SYL} nor \creg{NOP} have overflowed, 
\creg{SYL}~/~(\creg{SYL} + \creg{NOP}) represents average fraction of syllables 
that are \insn{NOP}, i.e. the compression efficiency of the binary.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\declaration{}
\declVariable{_vec}{sylStatus}{0}
\implementation{}
\begin{lstlisting}
_vec = (cxplif2cxreg_sylCommit & cxplif2cxreg_sylNop) & ~cxplif2cxreg_stall;
_add = (
    ((_vec[0]  + _vec[1])  + (_vec[2]  + _vec[3])) +
    ((_vec[4]  + _vec[5])  + (_vec[6]  + _vec[7]))
) + (
    ((_vec[8]  + _vec[9])  + (_vec[10] + _vec[11])) +
    ((_vec[12] + _vec[13]) + (_vec[14] + _vec[15]))
);
\end{lstlisting}

%===============================================================================
\perfCounter{IACC}{Instruction cache access counter}{0x328}
%===============================================================================

This performance counter increments for every instruction cache access.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = mem2cxreg_cacheStatus.instr_access;
\end{lstlisting}

%===============================================================================
\perfCounter{IMISS}{Instruction cache miss counter}{0x330}
%===============================================================================

This performance counter increments every time there is a miss in the 
instruction cache.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = mem2cxreg_cacheStatus.instr_access
     & mem2cxreg_cacheStatus.instr_miss;
\end{lstlisting}

%===============================================================================
\perfCounter{DRACC}{Data cache read access counter}{0x338}
%===============================================================================

This performance counter increments every time there is a read access to the 
data cache.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = (bit)(mem2cxreg_cacheStatus.data_accessType == "01");
\end{lstlisting}

%===============================================================================
\perfCounter{DRMISS}{Data cache read miss counter}{0x340}
%===============================================================================

This performance counter increments every time there is a read miss in the data 
cache.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = (bit)(mem2cxreg_cacheStatus.data_accessType == "01")
     & mem2cxreg_cacheStatus.data_miss;
\end{lstlisting}

%===============================================================================
\perfCounter{DWACC}{Data cache write access counter}{0x348}
%===============================================================================

This performance counter increments every time there is a write access to the 
data cache.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = mem2cxreg_cacheStatus.data_accessType[1];
\end{lstlisting}

%===============================================================================
\perfCounter{DWMISS}{Data cache write miss counter}{0x350}
%===============================================================================

This performance counter increments every time there is a write miss in the data 
cache.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = mem2cxreg_cacheStatus.data_accessType[1]
     & mem2cxreg_cacheStatus.data_miss;
\end{lstlisting}

%===============================================================================
\perfCounter{DBYPASS}{Data cache bypass counter}{0x358}
%===============================================================================

This performance counter increments every time there is a bypassed access to the 
data cache.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = (bit)(mem2cxreg_cacheStatus.data_accessType != "00")
     & mem2cxreg_cacheStatus.data_bypass;
\end{lstlisting}

%===============================================================================
\perfCounter{DWBUF}{Data cache write buffer counter}{0x360}
%===============================================================================

This performance counter increments every time the cache has to wait for the
write buffer to flush in order to process the current request.

% - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
\implementation{}
\begin{lstlisting}
_add = (bit)(mem2cxreg_cacheStatus.data_accessType != "00") /* Any access... */
     & mem2cxreg_cacheStatus.data_writepending              /* ... while a write was pending... */
     & (                                                    /* ... that needs a bus access, being: */
        mem2cxreg_cacheStatus.data_accessType[1] |          /* any kind of write, */
        mem2cxreg_cacheStatus.data_miss |                   /* any kind of miss, */
        mem2cxreg_cacheStatus.data_bypass                   /* or any kind of bypass. */
     );
\end{lstlisting}
