<stg><name>matmul.216.1_Loop_VITIS_LOOP_113_1_proc</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:18 %store_ln113 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln113 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %add_ln113 = add i10 %i_3, i10 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %icmp_ln113 = icmp_eq  i10 %i_3, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln113 = br i1 %icmp_ln113, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="10">
<![CDATA[
for.inc.split:0 %trunc_ln113 = trunc i10 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_3, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc.split:25 %switch_ln115 = switch i4 %trunc_ln113, void %arrayidx1.case.15, i4 0, void %arrayidx1.case.0, i4 1, void %arrayidx1.case.1, i4 2, void %arrayidx1.case.2, i4 3, void %arrayidx1.case.3, i4 4, void %arrayidx1.case.4, i4 5, void %arrayidx1.case.5, i4 6, void %arrayidx1.case.6, i4 7, void %arrayidx1.case.7, i4 8, void %arrayidx1.case.8, i4 9, void %arrayidx1.case.9, i4 10, void %arrayidx1.case.10, i4 11, void %arrayidx1.case.11, i4 12, void %arrayidx1.case.12, i4 13, void %arrayidx1.case.13, i4 14, void %arrayidx1.case.14

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1.exit:0 %store_ln113 = store i10 %add_ln113, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.exit:1 %br_ln113 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99

]]></Node>
<StgValue><ssdm name="specpipeline_ln114"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln113 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln113"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_121

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:5 %zext_ln113 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32">
<![CDATA[
for.inc.split:6 %muxLogicFIFOCE_to_res_stream_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_res_stream_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:7 %res_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %res_stream

]]></Node>
<StgValue><ssdm name="res_stream_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:8 %bitcast_ln115 = bitcast i32 %res_stream_read

]]></Node>
<StgValue><ssdm name="bitcast_ln115"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %o_vec_0_addr = getelementptr i32 %o_vec_0, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %o_vec_1_addr = getelementptr i32 %o_vec_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %o_vec_2_addr = getelementptr i32 %o_vec_2, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %o_vec_3_addr = getelementptr i32 %o_vec_3, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_3_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %o_vec_4_addr = getelementptr i32 %o_vec_4, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_4_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %o_vec_5_addr = getelementptr i32 %o_vec_5, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_5_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %o_vec_6_addr = getelementptr i32 %o_vec_6, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %o_vec_7_addr = getelementptr i32 %o_vec_7, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_7_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %o_vec_8_addr = getelementptr i32 %o_vec_8, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_8_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %o_vec_9_addr = getelementptr i32 %o_vec_9, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_9_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %o_vec_10_addr = getelementptr i32 %o_vec_10, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_10_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %o_vec_11_addr = getelementptr i32 %o_vec_11, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_11_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %o_vec_12_addr = getelementptr i32 %o_vec_12, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_12_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %o_vec_13_addr = getelementptr i32 %o_vec_13, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_13_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %o_vec_14_addr = getelementptr i32 %o_vec_14, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_14_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %o_vec_15_addr = getelementptr i32 %o_vec_15, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="o_vec_15_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.14:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.14:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.14:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_14_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.14:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.13:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.13:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.13:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_13_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.13:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.12:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.12:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.12:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_12_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.12:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.11:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.11:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.11:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_11_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.11:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.10:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.10:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.10:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_10_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.10:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.9:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.9:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.9:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_9_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.9:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.8:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.8:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.8:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_8_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.8:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.7:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.7:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.7:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_7_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.7:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.6:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.6:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.6:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_6_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.6:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.5:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.5:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.5:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_5_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.5:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.4:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.4:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.4:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_4_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.4:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.3:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.3:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.3:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_3_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.3:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.2:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.2:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.2:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_2_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.2:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.1:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.1:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.1:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_1_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.1:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.0:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.0:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.0:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_0_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.15:0 %muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln115"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.15:1 %muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_15_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln115"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.15:2 %store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_15_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.15:3 %br_ln115 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="131" name="o_vec_15" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="o_vec_14" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="o_vec_13" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="o_vec_12" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="o_vec_11" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="o_vec_10" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="o_vec_9" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="o_vec_8" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="o_vec_7" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="o_vec_6" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="o_vec_5" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="o_vec_4" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="o_vec_3" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="o_vec_2" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="o_vec_1" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="o_vec_0" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="o_vec_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="res_stream" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="res_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="149" from="StgValue_148" to="i" fromId="148" toId="5">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="152" from="o_vec_0" to="specmemcore_ln0" fromId="146" toId="6">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="6">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="6">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="6">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="7">
</dataflow>
<dataflow id="160" from="o_vec_1" to="specmemcore_ln0" fromId="145" toId="7">
</dataflow>
<dataflow id="161" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="7">
</dataflow>
<dataflow id="162" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="7">
</dataflow>
<dataflow id="163" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="7">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="8">
</dataflow>
<dataflow id="165" from="o_vec_2" to="specmemcore_ln0" fromId="144" toId="8">
</dataflow>
<dataflow id="166" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="8">
</dataflow>
<dataflow id="167" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="8">
</dataflow>
<dataflow id="168" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="8">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="9">
</dataflow>
<dataflow id="170" from="o_vec_3" to="specmemcore_ln0" fromId="143" toId="9">
</dataflow>
<dataflow id="171" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="9">
</dataflow>
<dataflow id="172" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="9">
</dataflow>
<dataflow id="173" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="9">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="175" from="o_vec_4" to="specmemcore_ln0" fromId="142" toId="10">
</dataflow>
<dataflow id="176" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="10">
</dataflow>
<dataflow id="177" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="10">
</dataflow>
<dataflow id="178" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="10">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="11">
</dataflow>
<dataflow id="180" from="o_vec_5" to="specmemcore_ln0" fromId="141" toId="11">
</dataflow>
<dataflow id="181" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="11">
</dataflow>
<dataflow id="182" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="11">
</dataflow>
<dataflow id="183" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="11">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="12">
</dataflow>
<dataflow id="185" from="o_vec_6" to="specmemcore_ln0" fromId="140" toId="12">
</dataflow>
<dataflow id="186" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="12">
</dataflow>
<dataflow id="187" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="12">
</dataflow>
<dataflow id="188" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="12">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="13">
</dataflow>
<dataflow id="190" from="o_vec_7" to="specmemcore_ln0" fromId="139" toId="13">
</dataflow>
<dataflow id="191" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="13">
</dataflow>
<dataflow id="192" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="13">
</dataflow>
<dataflow id="193" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="13">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="14">
</dataflow>
<dataflow id="195" from="o_vec_8" to="specmemcore_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="196" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="14">
</dataflow>
<dataflow id="197" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="14">
</dataflow>
<dataflow id="198" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="14">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="15">
</dataflow>
<dataflow id="200" from="o_vec_9" to="specmemcore_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="201" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="15">
</dataflow>
<dataflow id="202" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="203" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="15">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="16">
</dataflow>
<dataflow id="205" from="o_vec_10" to="specmemcore_ln0" fromId="136" toId="16">
</dataflow>
<dataflow id="206" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="16">
</dataflow>
<dataflow id="207" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="16">
</dataflow>
<dataflow id="208" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="16">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="17">
</dataflow>
<dataflow id="210" from="o_vec_11" to="specmemcore_ln0" fromId="135" toId="17">
</dataflow>
<dataflow id="211" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="17">
</dataflow>
<dataflow id="212" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="213" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="17">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="18">
</dataflow>
<dataflow id="215" from="o_vec_12" to="specmemcore_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="216" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="18">
</dataflow>
<dataflow id="217" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="218" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="18">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="19">
</dataflow>
<dataflow id="220" from="o_vec_13" to="specmemcore_ln0" fromId="133" toId="19">
</dataflow>
<dataflow id="221" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="19">
</dataflow>
<dataflow id="222" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="223" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="19">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="20">
</dataflow>
<dataflow id="225" from="o_vec_14" to="specmemcore_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="226" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="20">
</dataflow>
<dataflow id="227" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="20">
</dataflow>
<dataflow id="228" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="21">
</dataflow>
<dataflow id="230" from="o_vec_15" to="specmemcore_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="231" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="21">
</dataflow>
<dataflow id="232" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="233" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="21">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="234" toId="22">
</dataflow>
<dataflow id="236" from="res_stream" to="specinterface_ln0" fromId="147" toId="22">
</dataflow>
<dataflow id="238" from="empty_73" to="specinterface_ln0" fromId="237" toId="22">
</dataflow>
<dataflow id="240" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="241" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="243" from="empty_99" to="specinterface_ln0" fromId="242" toId="22">
</dataflow>
<dataflow id="244" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="245" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="246" from="empty_99" to="specinterface_ln0" fromId="242" toId="22">
</dataflow>
<dataflow id="247" from="empty_99" to="specinterface_ln0" fromId="242" toId="22">
</dataflow>
<dataflow id="248" from="empty_99" to="specinterface_ln0" fromId="242" toId="22">
</dataflow>
<dataflow id="249" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="250" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="251" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="252" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="253" from="empty_99" to="specinterface_ln0" fromId="242" toId="22">
</dataflow>
<dataflow id="254" from="empty_99" to="specinterface_ln0" fromId="242" toId="22">
</dataflow>
<dataflow id="256" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="22">
</dataflow>
<dataflow id="257" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="258" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="260" from="StgValue_259" to="store_ln113" fromId="259" toId="23">
</dataflow>
<dataflow id="261" from="i" to="store_ln113" fromId="5" toId="23">
</dataflow>
<dataflow id="262" from="i" to="i_3" fromId="5" toId="25">
</dataflow>
<dataflow id="263" from="i_3" to="add_ln113" fromId="25" toId="26">
</dataflow>
<dataflow id="265" from="StgValue_264" to="add_ln113" fromId="264" toId="26">
</dataflow>
<dataflow id="266" from="i_3" to="icmp_ln113" fromId="25" toId="27">
</dataflow>
<dataflow id="268" from="StgValue_267" to="icmp_ln113" fromId="267" toId="27">
</dataflow>
<dataflow id="269" from="icmp_ln113" to="br_ln113" fromId="27" toId="28">
</dataflow>
<dataflow id="270" from="i_3" to="trunc_ln113" fromId="25" toId="29">
</dataflow>
<dataflow id="272" from="_ssdm_op_PartSelect.i6.i10.i32.i32" to="lshr_ln" fromId="271" toId="30">
</dataflow>
<dataflow id="273" from="i_3" to="lshr_ln" fromId="25" toId="30">
</dataflow>
<dataflow id="275" from="StgValue_274" to="lshr_ln" fromId="274" toId="30">
</dataflow>
<dataflow id="277" from="StgValue_276" to="lshr_ln" fromId="276" toId="30">
</dataflow>
<dataflow id="278" from="trunc_ln113" to="switch_ln115" fromId="29" toId="31">
</dataflow>
<dataflow id="280" from="StgValue_279" to="switch_ln115" fromId="279" toId="31">
</dataflow>
<dataflow id="282" from="StgValue_281" to="switch_ln115" fromId="281" toId="31">
</dataflow>
<dataflow id="284" from="StgValue_283" to="switch_ln115" fromId="283" toId="31">
</dataflow>
<dataflow id="286" from="StgValue_285" to="switch_ln115" fromId="285" toId="31">
</dataflow>
<dataflow id="288" from="StgValue_287" to="switch_ln115" fromId="287" toId="31">
</dataflow>
<dataflow id="290" from="StgValue_289" to="switch_ln115" fromId="289" toId="31">
</dataflow>
<dataflow id="292" from="StgValue_291" to="switch_ln115" fromId="291" toId="31">
</dataflow>
<dataflow id="294" from="StgValue_293" to="switch_ln115" fromId="293" toId="31">
</dataflow>
<dataflow id="296" from="StgValue_295" to="switch_ln115" fromId="295" toId="31">
</dataflow>
<dataflow id="298" from="StgValue_297" to="switch_ln115" fromId="297" toId="31">
</dataflow>
<dataflow id="300" from="StgValue_299" to="switch_ln115" fromId="299" toId="31">
</dataflow>
<dataflow id="302" from="StgValue_301" to="switch_ln115" fromId="301" toId="31">
</dataflow>
<dataflow id="304" from="StgValue_303" to="switch_ln115" fromId="303" toId="31">
</dataflow>
<dataflow id="306" from="StgValue_305" to="switch_ln115" fromId="305" toId="31">
</dataflow>
<dataflow id="308" from="StgValue_307" to="switch_ln115" fromId="307" toId="31">
</dataflow>
<dataflow id="309" from="add_ln113" to="store_ln113" fromId="26" toId="32">
</dataflow>
<dataflow id="310" from="i" to="store_ln113" fromId="5" toId="32">
</dataflow>
<dataflow id="312" from="_ssdm_op_SpecPipeline" to="specpipeline_ln114" fromId="311" toId="34">
</dataflow>
<dataflow id="313" from="StgValue_148" to="specpipeline_ln114" fromId="148" toId="34">
</dataflow>
<dataflow id="314" from="StgValue_239" to="specpipeline_ln114" fromId="239" toId="34">
</dataflow>
<dataflow id="315" from="StgValue_239" to="specpipeline_ln114" fromId="239" toId="34">
</dataflow>
<dataflow id="316" from="StgValue_239" to="specpipeline_ln114" fromId="239" toId="34">
</dataflow>
<dataflow id="317" from="empty_99" to="specpipeline_ln114" fromId="242" toId="34">
</dataflow>
<dataflow id="319" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln113" fromId="318" toId="35">
</dataflow>
<dataflow id="321" from="StgValue_320" to="speclooptripcount_ln113" fromId="320" toId="35">
</dataflow>
<dataflow id="322" from="StgValue_320" to="speclooptripcount_ln113" fromId="320" toId="35">
</dataflow>
<dataflow id="323" from="StgValue_320" to="speclooptripcount_ln113" fromId="320" toId="35">
</dataflow>
<dataflow id="325" from="_ssdm_op_SpecLoopName" to="specloopname_ln113" fromId="324" toId="36">
</dataflow>
<dataflow id="327" from="empty_121" to="specloopname_ln113" fromId="326" toId="36">
</dataflow>
<dataflow id="328" from="lshr_ln" to="zext_ln113" fromId="30" toId="37">
</dataflow>
<dataflow id="330" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="res_stream_read" fromId="329" toId="39">
</dataflow>
<dataflow id="331" from="res_stream" to="res_stream_read" fromId="147" toId="39">
</dataflow>
<dataflow id="332" from="res_stream_read" to="bitcast_ln115" fromId="39" toId="40">
</dataflow>
<dataflow id="333" from="o_vec_0" to="o_vec_0_addr" fromId="146" toId="41">
</dataflow>
<dataflow id="335" from="StgValue_334" to="o_vec_0_addr" fromId="334" toId="41">
</dataflow>
<dataflow id="336" from="zext_ln113" to="o_vec_0_addr" fromId="37" toId="41">
</dataflow>
<dataflow id="337" from="o_vec_1" to="o_vec_1_addr" fromId="145" toId="42">
</dataflow>
<dataflow id="338" from="StgValue_334" to="o_vec_1_addr" fromId="334" toId="42">
</dataflow>
<dataflow id="339" from="zext_ln113" to="o_vec_1_addr" fromId="37" toId="42">
</dataflow>
<dataflow id="340" from="o_vec_2" to="o_vec_2_addr" fromId="144" toId="43">
</dataflow>
<dataflow id="341" from="StgValue_334" to="o_vec_2_addr" fromId="334" toId="43">
</dataflow>
<dataflow id="342" from="zext_ln113" to="o_vec_2_addr" fromId="37" toId="43">
</dataflow>
<dataflow id="343" from="o_vec_3" to="o_vec_3_addr" fromId="143" toId="44">
</dataflow>
<dataflow id="344" from="StgValue_334" to="o_vec_3_addr" fromId="334" toId="44">
</dataflow>
<dataflow id="345" from="zext_ln113" to="o_vec_3_addr" fromId="37" toId="44">
</dataflow>
<dataflow id="346" from="o_vec_4" to="o_vec_4_addr" fromId="142" toId="45">
</dataflow>
<dataflow id="347" from="StgValue_334" to="o_vec_4_addr" fromId="334" toId="45">
</dataflow>
<dataflow id="348" from="zext_ln113" to="o_vec_4_addr" fromId="37" toId="45">
</dataflow>
<dataflow id="349" from="o_vec_5" to="o_vec_5_addr" fromId="141" toId="46">
</dataflow>
<dataflow id="350" from="StgValue_334" to="o_vec_5_addr" fromId="334" toId="46">
</dataflow>
<dataflow id="351" from="zext_ln113" to="o_vec_5_addr" fromId="37" toId="46">
</dataflow>
<dataflow id="352" from="o_vec_6" to="o_vec_6_addr" fromId="140" toId="47">
</dataflow>
<dataflow id="353" from="StgValue_334" to="o_vec_6_addr" fromId="334" toId="47">
</dataflow>
<dataflow id="354" from="zext_ln113" to="o_vec_6_addr" fromId="37" toId="47">
</dataflow>
<dataflow id="355" from="o_vec_7" to="o_vec_7_addr" fromId="139" toId="48">
</dataflow>
<dataflow id="356" from="StgValue_334" to="o_vec_7_addr" fromId="334" toId="48">
</dataflow>
<dataflow id="357" from="zext_ln113" to="o_vec_7_addr" fromId="37" toId="48">
</dataflow>
<dataflow id="358" from="o_vec_8" to="o_vec_8_addr" fromId="138" toId="49">
</dataflow>
<dataflow id="359" from="StgValue_334" to="o_vec_8_addr" fromId="334" toId="49">
</dataflow>
<dataflow id="360" from="zext_ln113" to="o_vec_8_addr" fromId="37" toId="49">
</dataflow>
<dataflow id="361" from="o_vec_9" to="o_vec_9_addr" fromId="137" toId="50">
</dataflow>
<dataflow id="362" from="StgValue_334" to="o_vec_9_addr" fromId="334" toId="50">
</dataflow>
<dataflow id="363" from="zext_ln113" to="o_vec_9_addr" fromId="37" toId="50">
</dataflow>
<dataflow id="364" from="o_vec_10" to="o_vec_10_addr" fromId="136" toId="51">
</dataflow>
<dataflow id="365" from="StgValue_334" to="o_vec_10_addr" fromId="334" toId="51">
</dataflow>
<dataflow id="366" from="zext_ln113" to="o_vec_10_addr" fromId="37" toId="51">
</dataflow>
<dataflow id="367" from="o_vec_11" to="o_vec_11_addr" fromId="135" toId="52">
</dataflow>
<dataflow id="368" from="StgValue_334" to="o_vec_11_addr" fromId="334" toId="52">
</dataflow>
<dataflow id="369" from="zext_ln113" to="o_vec_11_addr" fromId="37" toId="52">
</dataflow>
<dataflow id="370" from="o_vec_12" to="o_vec_12_addr" fromId="134" toId="53">
</dataflow>
<dataflow id="371" from="StgValue_334" to="o_vec_12_addr" fromId="334" toId="53">
</dataflow>
<dataflow id="372" from="zext_ln113" to="o_vec_12_addr" fromId="37" toId="53">
</dataflow>
<dataflow id="373" from="o_vec_13" to="o_vec_13_addr" fromId="133" toId="54">
</dataflow>
<dataflow id="374" from="StgValue_334" to="o_vec_13_addr" fromId="334" toId="54">
</dataflow>
<dataflow id="375" from="zext_ln113" to="o_vec_13_addr" fromId="37" toId="54">
</dataflow>
<dataflow id="376" from="o_vec_14" to="o_vec_14_addr" fromId="132" toId="55">
</dataflow>
<dataflow id="377" from="StgValue_334" to="o_vec_14_addr" fromId="334" toId="55">
</dataflow>
<dataflow id="378" from="zext_ln113" to="o_vec_14_addr" fromId="37" toId="55">
</dataflow>
<dataflow id="379" from="o_vec_15" to="o_vec_15_addr" fromId="131" toId="56">
</dataflow>
<dataflow id="380" from="StgValue_334" to="o_vec_15_addr" fromId="334" toId="56">
</dataflow>
<dataflow id="381" from="zext_ln113" to="o_vec_15_addr" fromId="37" toId="56">
</dataflow>
<dataflow id="382" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="57">
</dataflow>
<dataflow id="383" from="o_vec_14_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="55" toId="58">
</dataflow>
<dataflow id="384" from="bitcast_ln115" to="store_ln115" fromId="40" toId="59">
</dataflow>
<dataflow id="385" from="o_vec_14_addr" to="store_ln115" fromId="55" toId="59">
</dataflow>
<dataflow id="386" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="61">
</dataflow>
<dataflow id="387" from="o_vec_13_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="54" toId="62">
</dataflow>
<dataflow id="388" from="bitcast_ln115" to="store_ln115" fromId="40" toId="63">
</dataflow>
<dataflow id="389" from="o_vec_13_addr" to="store_ln115" fromId="54" toId="63">
</dataflow>
<dataflow id="390" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="65">
</dataflow>
<dataflow id="391" from="o_vec_12_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="53" toId="66">
</dataflow>
<dataflow id="392" from="bitcast_ln115" to="store_ln115" fromId="40" toId="67">
</dataflow>
<dataflow id="393" from="o_vec_12_addr" to="store_ln115" fromId="53" toId="67">
</dataflow>
<dataflow id="394" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="69">
</dataflow>
<dataflow id="395" from="o_vec_11_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="52" toId="70">
</dataflow>
<dataflow id="396" from="bitcast_ln115" to="store_ln115" fromId="40" toId="71">
</dataflow>
<dataflow id="397" from="o_vec_11_addr" to="store_ln115" fromId="52" toId="71">
</dataflow>
<dataflow id="398" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="73">
</dataflow>
<dataflow id="399" from="o_vec_10_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="51" toId="74">
</dataflow>
<dataflow id="400" from="bitcast_ln115" to="store_ln115" fromId="40" toId="75">
</dataflow>
<dataflow id="401" from="o_vec_10_addr" to="store_ln115" fromId="51" toId="75">
</dataflow>
<dataflow id="402" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="77">
</dataflow>
<dataflow id="403" from="o_vec_9_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="50" toId="78">
</dataflow>
<dataflow id="404" from="bitcast_ln115" to="store_ln115" fromId="40" toId="79">
</dataflow>
<dataflow id="405" from="o_vec_9_addr" to="store_ln115" fromId="50" toId="79">
</dataflow>
<dataflow id="406" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="81">
</dataflow>
<dataflow id="407" from="o_vec_8_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="49" toId="82">
</dataflow>
<dataflow id="408" from="bitcast_ln115" to="store_ln115" fromId="40" toId="83">
</dataflow>
<dataflow id="409" from="o_vec_8_addr" to="store_ln115" fromId="49" toId="83">
</dataflow>
<dataflow id="410" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="85">
</dataflow>
<dataflow id="411" from="o_vec_7_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="48" toId="86">
</dataflow>
<dataflow id="412" from="bitcast_ln115" to="store_ln115" fromId="40" toId="87">
</dataflow>
<dataflow id="413" from="o_vec_7_addr" to="store_ln115" fromId="48" toId="87">
</dataflow>
<dataflow id="414" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="89">
</dataflow>
<dataflow id="415" from="o_vec_6_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="47" toId="90">
</dataflow>
<dataflow id="416" from="bitcast_ln115" to="store_ln115" fromId="40" toId="91">
</dataflow>
<dataflow id="417" from="o_vec_6_addr" to="store_ln115" fromId="47" toId="91">
</dataflow>
<dataflow id="418" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="93">
</dataflow>
<dataflow id="419" from="o_vec_5_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="46" toId="94">
</dataflow>
<dataflow id="420" from="bitcast_ln115" to="store_ln115" fromId="40" toId="95">
</dataflow>
<dataflow id="421" from="o_vec_5_addr" to="store_ln115" fromId="46" toId="95">
</dataflow>
<dataflow id="422" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="97">
</dataflow>
<dataflow id="423" from="o_vec_4_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="45" toId="98">
</dataflow>
<dataflow id="424" from="bitcast_ln115" to="store_ln115" fromId="40" toId="99">
</dataflow>
<dataflow id="425" from="o_vec_4_addr" to="store_ln115" fromId="45" toId="99">
</dataflow>
<dataflow id="426" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="101">
</dataflow>
<dataflow id="427" from="o_vec_3_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="44" toId="102">
</dataflow>
<dataflow id="428" from="bitcast_ln115" to="store_ln115" fromId="40" toId="103">
</dataflow>
<dataflow id="429" from="o_vec_3_addr" to="store_ln115" fromId="44" toId="103">
</dataflow>
<dataflow id="430" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="105">
</dataflow>
<dataflow id="431" from="o_vec_2_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="43" toId="106">
</dataflow>
<dataflow id="432" from="bitcast_ln115" to="store_ln115" fromId="40" toId="107">
</dataflow>
<dataflow id="433" from="o_vec_2_addr" to="store_ln115" fromId="43" toId="107">
</dataflow>
<dataflow id="434" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="109">
</dataflow>
<dataflow id="435" from="o_vec_1_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="42" toId="110">
</dataflow>
<dataflow id="436" from="bitcast_ln115" to="store_ln115" fromId="40" toId="111">
</dataflow>
<dataflow id="437" from="o_vec_1_addr" to="store_ln115" fromId="42" toId="111">
</dataflow>
<dataflow id="438" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="113">
</dataflow>
<dataflow id="439" from="o_vec_0_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="41" toId="114">
</dataflow>
<dataflow id="440" from="bitcast_ln115" to="store_ln115" fromId="40" toId="115">
</dataflow>
<dataflow id="441" from="o_vec_0_addr" to="store_ln115" fromId="41" toId="115">
</dataflow>
<dataflow id="442" from="bitcast_ln115" to="muxLogicRAMData_to_store_ln115" fromId="40" toId="117">
</dataflow>
<dataflow id="443" from="o_vec_15_addr" to="muxLogicRAMAddr_to_store_ln115" fromId="56" toId="118">
</dataflow>
<dataflow id="444" from="bitcast_ln115" to="store_ln115" fromId="40" toId="119">
</dataflow>
<dataflow id="445" from="o_vec_15_addr" to="store_ln115" fromId="56" toId="119">
</dataflow>
<dataflow id="446" from="icmp_ln113" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="447" from="trunc_ln113" to="StgValue_3" fromId="29" toId="3">
</dataflow>
</dataflows>


</stg>
