// Define the module
module counter(
    input clk,
    input reset,
    output reg [3:0] q
);

    // Define the local variable to keep track of the count
    reg [3:0] count;

    // Always block to increment the count on positive edge of clock
    always @(posedge clk) begin
        // Check if reset is high, then reset the count
        if (reset) begin
            count <= 4'b0000;
        end
        // Increment the count otherwise
        else begin
            if (count == 4'b1100) begin
                count <= 4'b0000;
            end
            else begin
                count <= count + 1;
            end
        end
    end

    // Assign the count value to the output q
    assign q = count;

endmodule