// Seed: 2029586076
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    output wand id_4,
    input supply0 id_5,
    input wand id_6,
    input wor id_7
);
  wire id_9;
  assign id_4 = 1;
  logic [7:0] id_10;
  wire id_11, id_12;
  assign id_10[1] = (id_7) - 1;
endmodule
module module_1 (
    output tri1 id_0
    , id_6, id_7,
    input  wor  id_1,
    input  wand id_2,
    output tri0 id_3,
    output tri1 id_4
);
  initial id_6 <= 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
