// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    output out = a & b;

module and_gate_2( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    output out = a & b;

module and_gate_3( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    output out = a & b;

module and_gate_4( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    output out = a & b;

module and_gate_5( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    output outendmodule
