\hypertarget{pic_8hpp_source}{}\doxysection{pic.\+hpp}
\label{pic_8hpp_source}\index{C:/Users/Alex/Desktop/Banana/kernel/arch/i386/pic.hpp@{C:/Users/Alex/Desktop/Banana/kernel/arch/i386/pic.hpp}}
\mbox{\hyperlink{pic_8hpp}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{2 }
\DoxyCodeLine{3 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{4 }
\DoxyCodeLine{5 \textcolor{preprocessor}{\#define PIC1            0x20        }\textcolor{comment}{/* IO base address for master PIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6 \textcolor{preprocessor}{\#define PIC2            0xA0        }\textcolor{comment}{/* IO base address for slave PIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7 \textcolor{preprocessor}{\#define PIC1\_COMMAND    PIC1}}
\DoxyCodeLine{8 \textcolor{preprocessor}{\#define PIC1\_DATA       (PIC1+1)}}
\DoxyCodeLine{9 \textcolor{preprocessor}{\#define PIC2\_COMMAND    PIC2}}
\DoxyCodeLine{10 \textcolor{preprocessor}{\#define PIC2\_DATA       (PIC2+1)}}
\DoxyCodeLine{11 }
\DoxyCodeLine{12 \textcolor{preprocessor}{\#define PIC\_READ\_IRR    0x0a        }\textcolor{comment}{/* OCW3 irq ready next CMD read */}\textcolor{preprocessor}{}}
\DoxyCodeLine{13 \textcolor{preprocessor}{\#define PIC\_READ\_ISR    0x0b        }\textcolor{comment}{/* OCW3 irq service next CMD read */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14 }
\DoxyCodeLine{15 \textcolor{preprocessor}{\#define PIC\_EOI         0x20        }\textcolor{comment}{/* End-\/of-\/interrupt command code */}\textcolor{preprocessor}{}}
\DoxyCodeLine{16 }
\DoxyCodeLine{17 \textcolor{preprocessor}{\#define ICW1\_ICW4       0x01        }\textcolor{comment}{/* ICW4 (not) needed */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18 \textcolor{preprocessor}{\#define ICW1\_SINGLE     0x02        }\textcolor{comment}{/* Single (cascade) mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#define ICW1\_INTERVAL4  0x04        }\textcolor{comment}{/* Call address interval 4 (8) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define ICW1\_LEVEL      0x08        }\textcolor{comment}{/* Level triggered (edge) mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define ICW1\_INIT       0x10        }\textcolor{comment}{/* Initialization -\/ required! */}\textcolor{preprocessor}{}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#define ICW4\_8086       0x01        }\textcolor{comment}{/* 8086/88 (MCS-\/80/85) mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#define ICW4\_AUTO       0x02        }\textcolor{comment}{/* Auto (normal) EOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#define ICW4\_BUF\_SLAVE  0x08        }\textcolor{comment}{/* Buffered mode/slave */}\textcolor{preprocessor}{}}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#define ICW4\_BUF\_MASTER 0x0C        }\textcolor{comment}{/* Buffered mode/master */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#define ICW4\_SFNM       0x10        }\textcolor{comment}{/* Special fully nested (not) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{28 }
\DoxyCodeLine{29 \textcolor{keywordtype}{void} \mbox{\hyperlink{pic_8hpp_a282b96b46ad50b02f47555f204a87697}{picOpen}}();}
\DoxyCodeLine{30 \textcolor{keywordtype}{void} \mbox{\hyperlink{pic_8hpp_ac3599452d465ac9c743b83a50bc2b251}{picDisable}}();}
\DoxyCodeLine{31 uint16\_t \mbox{\hyperlink{pic_8hpp_a01c908035fa8221809dadd24395a4abf}{picGetIRQReg}}(\textcolor{keywordtype}{int} ocw3);}
\DoxyCodeLine{32 \textcolor{keywordtype}{void} \mbox{\hyperlink{pic_8hpp_a1c94a6970eacb500990d48bd6d2741e0}{picEOI}}(\textcolor{keywordtype}{int} irqNum);}

\end{DoxyCode}
