# This is a Makefile
# Comments in Makefiles start with a #

# Variables can be declared using the format <name> = <value>
# The CC variable is used to define the compiler to be used
CC = gcc

# The CFLAGS variable is used to define the compiler flags
CFLAGS = -Wall -g

# The RM variable is used to define the command for deleting files
RM = rm -f

# The SRCS variable contains the list of source files
SRCS = main.c util.c other.c

# The OBJS variable is used to generate the list of object files from the source files
OBJS = $(SRCS:.c=.o)

# The .PHONY rule is used to declare the list of targets that will not produce a file as output
.PHONY: all clean

# The all target will be the default target that will be executed when no target is specified
# The $@ variable contains the name of the target
all: $(OBJS)
	$(CC) $(CFLAGS) -o $@ $^

# The clean target is used to delete all the object files and the executable
# The $^ variable contains the list of prerequisite files
clean:
	$(RM) $(OBJS) all

# The .c.o rule is used to define the compilation process
# $< is the name of the first prerequisite, which is the source file
# $@ is the name of the target, which is the object file
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@