#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fb4cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f8f160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1fa7410 .functor NOT 1, L_0x1fdd8c0, C4<0>, C4<0>, C4<0>;
L_0x1fdd0f0 .functor XOR 5, L_0x1fdd4f0, L_0x1fdd620, C4<00000>, C4<00000>;
L_0x1fdd7b0 .functor XOR 5, L_0x1fdd0f0, L_0x1fdd710, C4<00000>, C4<00000>;
v0x1fd9a50_0 .net *"_ivl_10", 4 0, L_0x1fdd710;  1 drivers
v0x1fd9b50_0 .net *"_ivl_12", 4 0, L_0x1fdd7b0;  1 drivers
v0x1fd9c30_0 .net *"_ivl_2", 4 0, L_0x1fdd450;  1 drivers
v0x1fd9cf0_0 .net *"_ivl_4", 4 0, L_0x1fdd4f0;  1 drivers
v0x1fd9dd0_0 .net *"_ivl_6", 4 0, L_0x1fdd620;  1 drivers
v0x1fd9f00_0 .net *"_ivl_8", 4 0, L_0x1fdd0f0;  1 drivers
v0x1fd9fe0_0 .var "clk", 0 0;
v0x1fda080_0 .var/2u "stats1", 159 0;
v0x1fda140_0 .var/2u "strobe", 0 0;
v0x1fda290_0 .net "sum_dut", 4 0, L_0x1fdd290;  1 drivers
v0x1fda350_0 .net "sum_ref", 4 0, L_0x1fdaa60;  1 drivers
v0x1fda3f0_0 .net "tb_match", 0 0, L_0x1fdd8c0;  1 drivers
v0x1fda490_0 .net "tb_mismatch", 0 0, L_0x1fa7410;  1 drivers
v0x1fda550_0 .net "x", 3 0, v0x1fd5dd0_0;  1 drivers
v0x1fda610_0 .net "y", 3 0, v0x1fd5e90_0;  1 drivers
L_0x1fdd450 .concat [ 5 0 0 0], L_0x1fdaa60;
L_0x1fdd4f0 .concat [ 5 0 0 0], L_0x1fdaa60;
L_0x1fdd620 .concat [ 5 0 0 0], L_0x1fdd290;
L_0x1fdd710 .concat [ 5 0 0 0], L_0x1fdaa60;
L_0x1fdd8c0 .cmp/eeq 5, L_0x1fdd450, L_0x1fdd7b0;
S_0x1fb2900 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1f8f160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1fb6190_0 .net *"_ivl_0", 4 0, L_0x1fda750;  1 drivers
L_0x7f711948c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fb6230_0 .net *"_ivl_3", 0 0, L_0x7f711948c018;  1 drivers
v0x1fa37f0_0 .net *"_ivl_4", 4 0, L_0x1fda8e0;  1 drivers
L_0x7f711948c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fb2cb0_0 .net *"_ivl_7", 0 0, L_0x7f711948c060;  1 drivers
v0x1fb0020_0 .net "sum", 4 0, L_0x1fdaa60;  alias, 1 drivers
v0x1f9ca00_0 .net "x", 3 0, v0x1fd5dd0_0;  alias, 1 drivers
v0x1f99a20_0 .net "y", 3 0, v0x1fd5e90_0;  alias, 1 drivers
L_0x1fda750 .concat [ 4 1 0 0], v0x1fd5dd0_0, L_0x7f711948c018;
L_0x1fda8e0 .concat [ 4 1 0 0], v0x1fd5e90_0, L_0x7f711948c060;
L_0x1fdaa60 .arith/sum 5, L_0x1fda750, L_0x1fda8e0;
S_0x1fd5b20 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1f8f160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1fd5cf0_0 .net "clk", 0 0, v0x1fd9fe0_0;  1 drivers
v0x1fd5dd0_0 .var "x", 3 0;
v0x1fd5e90_0 .var "y", 3 0;
E_0x1fa27e0/0 .event negedge, v0x1fd5cf0_0;
E_0x1fa27e0/1 .event posedge, v0x1fd5cf0_0;
E_0x1fa27e0 .event/or E_0x1fa27e0/0, E_0x1fa27e0/1;
S_0x1fd5f70 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1f8f160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1fd9150_0 .net *"_ivl_42", 0 0, L_0x1fdd160;  1 drivers
o0x7f71194d5e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1fd9250_0 name=_ivl_47
v0x1fd9330_0 .net "carry", 4 0, L_0x1fdda50;  1 drivers
v0x1fd93f0_0 .net "sum", 4 0, L_0x1fdd290;  alias, 1 drivers
v0x1fd94d0_0 .net "sum_bits", 3 0, L_0x1fdd050;  1 drivers
v0x1fd95b0_0 .net "x", 3 0, v0x1fd5dd0_0;  alias, 1 drivers
v0x1fd96c0_0 .net "y", 3 0, v0x1fd5e90_0;  alias, 1 drivers
L_0x1fdb160 .part v0x1fd5dd0_0, 0, 1;
L_0x1fdb290 .part v0x1fd5e90_0, 0, 1;
L_0x1fdb9c0 .part v0x1fd5dd0_0, 1, 1;
L_0x1fdbaf0 .part v0x1fd5e90_0, 1, 1;
L_0x1fdbc50 .part L_0x1fdda50, 1, 1;
L_0x1fdc2f0 .part v0x1fd5dd0_0, 2, 1;
L_0x1fdc460 .part v0x1fd5e90_0, 2, 1;
L_0x1fdc590 .part L_0x1fdda50, 2, 1;
L_0x1fdcc70 .part v0x1fd5dd0_0, 3, 1;
L_0x1fdcda0 .part v0x1fd5e90_0, 3, 1;
L_0x1fdcfb0 .part L_0x1fdda50, 3, 1;
L_0x1fdd050 .concat8 [ 1 1 1 1], L_0x1fdaba0, L_0x1fdb4c0, L_0x1fdbdf0, L_0x1fdc780;
L_0x1fdd160 .part L_0x1fdda50, 4, 1;
L_0x1fdd290 .concat [ 4 1 0 0], L_0x1fdd050, L_0x1fdd160;
LS_0x1fdda50_0_0 .concat [ 1 1 1 1], o0x7f71194d5e28, L_0x1fdb050, L_0x1fdb8b0, L_0x1fdc1e0;
LS_0x1fdda50_0_4 .concat [ 1 0 0 0], L_0x1fdcb60;
L_0x1fdda50 .concat [ 4 1 0 0], LS_0x1fdda50_0_0, LS_0x1fdda50_0_4;
S_0x1fd6100 .scope module, "fa0" "full_adder" 4 11, 4 20 0, S_0x1fd5f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1fb67e0 .functor XOR 1, L_0x1fdb160, L_0x1fdb290, C4<0>, C4<0>;
L_0x7f711948c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1fdaba0 .functor XOR 1, L_0x1fb67e0, L_0x7f711948c0a8, C4<0>, C4<0>;
L_0x1fdac60 .functor AND 1, L_0x1fdb160, L_0x1fdb290, C4<1>, C4<1>;
L_0x1fdada0 .functor AND 1, L_0x1fdb290, L_0x7f711948c0a8, C4<1>, C4<1>;
L_0x1fdae90 .functor OR 1, L_0x1fdac60, L_0x1fdada0, C4<0>, C4<0>;
L_0x1fdafa0 .functor AND 1, L_0x7f711948c0a8, L_0x1fdb160, C4<1>, C4<1>;
L_0x1fdb050 .functor OR 1, L_0x1fdae90, L_0x1fdafa0, C4<0>, C4<0>;
v0x1fd6340_0 .net *"_ivl_0", 0 0, L_0x1fb67e0;  1 drivers
v0x1fd6440_0 .net *"_ivl_10", 0 0, L_0x1fdafa0;  1 drivers
v0x1fd6520_0 .net *"_ivl_4", 0 0, L_0x1fdac60;  1 drivers
v0x1fd6610_0 .net *"_ivl_6", 0 0, L_0x1fdada0;  1 drivers
v0x1fd66f0_0 .net *"_ivl_8", 0 0, L_0x1fdae90;  1 drivers
v0x1fd6820_0 .net "a", 0 0, L_0x1fdb160;  1 drivers
v0x1fd68e0_0 .net "b", 0 0, L_0x1fdb290;  1 drivers
v0x1fd69a0_0 .net "c_in", 0 0, L_0x7f711948c0a8;  1 drivers
v0x1fd6a60_0 .net "c_out", 0 0, L_0x1fdb050;  1 drivers
v0x1fd6bb0_0 .net "s", 0 0, L_0x1fdaba0;  1 drivers
S_0x1fd6d10 .scope module, "fa1" "full_adder" 4 12, 4 20 0, S_0x1fd5f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1fdb450 .functor XOR 1, L_0x1fdb9c0, L_0x1fdbaf0, C4<0>, C4<0>;
L_0x1fdb4c0 .functor XOR 1, L_0x1fdb450, L_0x1fdbc50, C4<0>, C4<0>;
L_0x1fdb560 .functor AND 1, L_0x1fdb9c0, L_0x1fdbaf0, C4<1>, C4<1>;
L_0x1fdb600 .functor AND 1, L_0x1fdbaf0, L_0x1fdbc50, C4<1>, C4<1>;
L_0x1fdb6f0 .functor OR 1, L_0x1fdb560, L_0x1fdb600, C4<0>, C4<0>;
L_0x1fdb800 .functor AND 1, L_0x1fdbc50, L_0x1fdb9c0, C4<1>, C4<1>;
L_0x1fdb8b0 .functor OR 1, L_0x1fdb6f0, L_0x1fdb800, C4<0>, C4<0>;
v0x1fd6f70_0 .net *"_ivl_0", 0 0, L_0x1fdb450;  1 drivers
v0x1fd7050_0 .net *"_ivl_10", 0 0, L_0x1fdb800;  1 drivers
v0x1fd7130_0 .net *"_ivl_4", 0 0, L_0x1fdb560;  1 drivers
v0x1fd7220_0 .net *"_ivl_6", 0 0, L_0x1fdb600;  1 drivers
v0x1fd7300_0 .net *"_ivl_8", 0 0, L_0x1fdb6f0;  1 drivers
v0x1fd7430_0 .net "a", 0 0, L_0x1fdb9c0;  1 drivers
v0x1fd74f0_0 .net "b", 0 0, L_0x1fdbaf0;  1 drivers
v0x1fd75b0_0 .net "c_in", 0 0, L_0x1fdbc50;  1 drivers
v0x1fd7670_0 .net "c_out", 0 0, L_0x1fdb8b0;  1 drivers
v0x1fd77c0_0 .net "s", 0 0, L_0x1fdb4c0;  1 drivers
S_0x1fd7920 .scope module, "fa2" "full_adder" 4 13, 4 20 0, S_0x1fd5f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1fdbd80 .functor XOR 1, L_0x1fdc2f0, L_0x1fdc460, C4<0>, C4<0>;
L_0x1fdbdf0 .functor XOR 1, L_0x1fdbd80, L_0x1fdc590, C4<0>, C4<0>;
L_0x1fdbe90 .functor AND 1, L_0x1fdc2f0, L_0x1fdc460, C4<1>, C4<1>;
L_0x1fdbf30 .functor AND 1, L_0x1fdc460, L_0x1fdc590, C4<1>, C4<1>;
L_0x1fdc020 .functor OR 1, L_0x1fdbe90, L_0x1fdbf30, C4<0>, C4<0>;
L_0x1fdc130 .functor AND 1, L_0x1fdc590, L_0x1fdc2f0, C4<1>, C4<1>;
L_0x1fdc1e0 .functor OR 1, L_0x1fdc020, L_0x1fdc130, C4<0>, C4<0>;
v0x1fd7b90_0 .net *"_ivl_0", 0 0, L_0x1fdbd80;  1 drivers
v0x1fd7c70_0 .net *"_ivl_10", 0 0, L_0x1fdc130;  1 drivers
v0x1fd7d50_0 .net *"_ivl_4", 0 0, L_0x1fdbe90;  1 drivers
v0x1fd7e40_0 .net *"_ivl_6", 0 0, L_0x1fdbf30;  1 drivers
v0x1fd7f20_0 .net *"_ivl_8", 0 0, L_0x1fdc020;  1 drivers
v0x1fd8050_0 .net "a", 0 0, L_0x1fdc2f0;  1 drivers
v0x1fd8110_0 .net "b", 0 0, L_0x1fdc460;  1 drivers
v0x1fd81d0_0 .net "c_in", 0 0, L_0x1fdc590;  1 drivers
v0x1fd8290_0 .net "c_out", 0 0, L_0x1fdc1e0;  1 drivers
v0x1fd83e0_0 .net "s", 0 0, L_0x1fdbdf0;  1 drivers
S_0x1fd8540 .scope module, "fa3" "full_adder" 4 14, 4 20 0, S_0x1fd5f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1fdc710 .functor XOR 1, L_0x1fdcc70, L_0x1fdcda0, C4<0>, C4<0>;
L_0x1fdc780 .functor XOR 1, L_0x1fdc710, L_0x1fdcfb0, C4<0>, C4<0>;
L_0x1fdc7f0 .functor AND 1, L_0x1fdcc70, L_0x1fdcda0, C4<1>, C4<1>;
L_0x1fdc8b0 .functor AND 1, L_0x1fdcda0, L_0x1fdcfb0, C4<1>, C4<1>;
L_0x1fdc9a0 .functor OR 1, L_0x1fdc7f0, L_0x1fdc8b0, C4<0>, C4<0>;
L_0x1fdcab0 .functor AND 1, L_0x1fdcfb0, L_0x1fdcc70, C4<1>, C4<1>;
L_0x1fdcb60 .functor OR 1, L_0x1fdc9a0, L_0x1fdcab0, C4<0>, C4<0>;
v0x1fd8780_0 .net *"_ivl_0", 0 0, L_0x1fdc710;  1 drivers
v0x1fd8880_0 .net *"_ivl_10", 0 0, L_0x1fdcab0;  1 drivers
v0x1fd8960_0 .net *"_ivl_4", 0 0, L_0x1fdc7f0;  1 drivers
v0x1fd8a50_0 .net *"_ivl_6", 0 0, L_0x1fdc8b0;  1 drivers
v0x1fd8b30_0 .net *"_ivl_8", 0 0, L_0x1fdc9a0;  1 drivers
v0x1fd8c60_0 .net "a", 0 0, L_0x1fdcc70;  1 drivers
v0x1fd8d20_0 .net "b", 0 0, L_0x1fdcda0;  1 drivers
v0x1fd8de0_0 .net "c_in", 0 0, L_0x1fdcfb0;  1 drivers
v0x1fd8ea0_0 .net "c_out", 0 0, L_0x1fdcb60;  1 drivers
v0x1fd8ff0_0 .net "s", 0 0, L_0x1fdc780;  1 drivers
S_0x1fd9850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1f8f160;
 .timescale -12 -12;
E_0x1fa2c90 .event anyedge, v0x1fda140_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fda140_0;
    %nor/r;
    %assign/vec4 v0x1fda140_0, 0;
    %wait E_0x1fa2c90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fd5b20;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fa27e0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1fd5e90_0, 0;
    %assign/vec4 v0x1fd5dd0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f8f160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd9fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fda140_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1f8f160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fd9fe0_0;
    %inv;
    %store/vec4 v0x1fd9fe0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1f8f160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fd5cf0_0, v0x1fda490_0, v0x1fda550_0, v0x1fda610_0, v0x1fda350_0, v0x1fda290_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f8f160;
T_5 ;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1f8f160;
T_6 ;
    %wait E_0x1fa27e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fda080_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fda080_0, 4, 32;
    %load/vec4 v0x1fda3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fda080_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fda080_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fda080_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1fda350_0;
    %load/vec4 v0x1fda350_0;
    %load/vec4 v0x1fda290_0;
    %xor;
    %load/vec4 v0x1fda350_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fda080_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1fda080_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fda080_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/m2014_q4j/iter0/response26/top_module.sv";
