#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 17:44:47 2025
# Process ID: 118122
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2416.406 ; gain = 115.992 ; free physical = 616229 ; free virtual = 698176
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 118143
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2854.824 ; gain = 414.508 ; free physical = 684854 ; free virtual = 767054
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 4271.363 ; gain = 1831.047 ; free physical = 689837 ; free virtual = 772096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 4271.363 ; gain = 1831.047 ; free physical = 689947 ; free virtual = 772214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 4291.289 ; gain = 1850.973 ; free physical = 689912 ; free virtual = 772190
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:24 . Memory (MB): peak = 4592.766 ; gain = 2152.449 ; free physical = 696386 ; free virtual = 782412
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               16 Bit    Registers := 3212  
	               12 Bit    Registers := 592   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4195  
	   2 Input   15 Bit        Muxes := 3074  
	   2 Input   12 Bit        Muxes := 4679  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 580   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137898_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i_i_i_i_reg_138838_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48922_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49414_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49478_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_134208_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i_i_i_reg_139188_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134588_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_reg_138688_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i_i_reg_139348_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48982_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i_i_i_i_reg_134278_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49468_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i_i226_i_i_reg_139448_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49342_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i259_i_i2813_i_i_reg_137418_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49498_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_134238_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i313_i_i_i_reg_138948_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49042_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i_i_i_reg_135768_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135583_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_reg_135578_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135933_reg[10]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135943_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_reg_135938_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135928_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[2]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_136053_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_135168_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_136048_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_135168_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_1_reg_136583_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_reg_136578_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137913_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_reg_137908_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_reg_138198_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[2]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_138203_reg[11]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_reg_138208_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_138213_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_reg_137528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_reg_137528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_reg_137528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137533_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_reg_137528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_reg_137528_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_137428_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_137428_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_137428_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_137428_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_137433_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_137428_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_137428_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137658_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137658_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137658_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137658_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137658_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137658_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137663_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137658_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_135168_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_reg_137248_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i542_i_i_reg_139398_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49306_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_reg_136348_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i927_i927_i_i_i_reg_135918_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i300_i_i_i_reg_139488_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49390_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i313_i313_i_i_reg_139158_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_reg_137458_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49174_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i_i_i2129_i_i_i_reg_135408_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i2535_i2535_i_i_reg_139068_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_reg_137688_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49330_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_reg_135108_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_reg_135518_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i2287_i2287_i_i_reg_137678_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i_i_i_reg_139198_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_reg_136758_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_134988_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i_i_i4455_i_i_reg_138988_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_reg_135998_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136978_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_139008_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i_i3967_i_i_reg_136838_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i2361_i_i_i_reg_135298_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i381_i_i1655_i_i_i_reg_135618_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i_i2127_i2127_i_i_reg_137758_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136288_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_reg_137958_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i_i_i_i_reg_135198_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49126_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i_i1459_i1459_i_i_reg_138098_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i_i981_i981_i981_i_i_reg_138348_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_reg_138138_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i31_i_i_i_i_reg_135208_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i1567_i1567_i_i_reg_138038_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_reg_136798_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 4608.777 ; gain = 2168.461 ; free physical = 625126 ; free virtual = 713297
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:40 ; elapsed = 00:03:42 . Memory (MB): peak = 4608.777 ; gain = 2168.461 ; free physical = 619575 ; free virtual = 707894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_1_reg_135893_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_135383_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/reg_49168_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_1_reg_135053_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i_i_i_i_i_i1241_i1241_i_i_i_1_reg_135783_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i67_i_i_i535_i535_i535_i_i_i_1_reg_136103_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i_i145_i_i_i460_i_i_1_reg_139413_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i31_i31_i_i185_i_i_i2093_i_i_i_1_reg_135423_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i31_i31_i_i_i_i1133_i1133_i_i_i_1_reg_135833_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_1_reg_134943_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i_i_i1259_i_i3813_i_i_1_reg_139013_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i67_i67_i_i381_i_i1655_i_i_i_1_reg_135623_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_1_reg_135243_reg[8] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:55 ; elapsed = 00:03:57 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 609232 ; free virtual = 697568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:39 ; elapsed = 00:04:42 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 604757 ; free virtual = 693609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:41 ; elapsed = 00:04:43 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 600086 ; free virtual = 688939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:53 ; elapsed = 00:04:55 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 615490 ; free virtual = 704342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:54 ; elapsed = 00:04:56 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 611761 ; free virtual = 700613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:12 ; elapsed = 00:06:15 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 615323 ; free virtual = 704697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:14 ; elapsed = 00:06:16 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 612973 ; free virtual = 702347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3074|
|3     |LUT1   |   335|
|4     |LUT2   | 17874|
|5     |LUT3   |  4568|
|6     |LUT4   | 26163|
|7     |LUT5   | 26715|
|8     |LUT6   | 72724|
|9     |MUXF7  |   430|
|10    |FDRE   | 54532|
|11    |FDSE   |    91|
|12    |IBUF   | 40004|
|13    |OBUF   |   513|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 247024|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    450|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     55|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_86                                       |     45|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     54|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_85                                       |     45|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     55|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_84                                       |     45|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     55|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_83                                       |     45|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     54|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_82                                       |     45|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     54|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_81                                       |     45|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     56|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_80                                       |     45|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     57|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_79                                       |     45|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     55|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_78                                       |     45|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     54|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_77                                       |     45|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     56|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_76                                       |     45|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w16_d2_S_10                                                |     54|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_75                                       |     45|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w16_d2_S_11                                                |     55|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_74                                       |     45|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w16_d2_S_12                                                |     58|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_73                                       |     45|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w16_d2_S_13                                                |     54|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_72                                       |     45|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w16_d2_S_14                                                |     54|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_71                                       |     45|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w16_d2_S_15                                                |     55|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_70                                       |     45|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w16_d2_S_16                                                |     55|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_69                                       |     45|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w16_d2_S_17                                                |     55|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_68                                       |     45|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w16_d2_S_18                                                |     54|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_67                                       |     45|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w16_d2_S_19                                                |     54|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_66                                       |     45|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_20                                                |     54|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_65                                       |     45|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_21                                                |     54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_64                                       |     45|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_22                                                |     54|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_63                                       |     45|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_23                                                |     66|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_62                                       |     45|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_24                                                |     55|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_61                                       |     45|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_25                                                |     54|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_60                                       |     45|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_26                                                |     54|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_59                                       |     45|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_27                                                |     55|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_58                                       |     45|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_28                                                |     57|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     45|
|63    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4 | 204369|
|64    |    call_ret1133_operator_s_fu_33170                                 |hls_dummy_operator_s                                                      |      2|
|65    |    call_ret1134_operator_s_fu_33180                                 |hls_dummy_operator_s_29                                                   |      2|
|66    |    call_ret1135_operator_s_fu_33190                                 |hls_dummy_operator_s_30                                                   |      2|
|67    |    call_ret1189_operator_s_fu_33562                                 |hls_dummy_operator_s_31                                                   |      2|
|68    |    call_ret1190_operator_s_fu_33572                                 |hls_dummy_operator_s_32                                                   |      2|
|69    |    call_ret1191_operator_s_fu_33582                                 |hls_dummy_operator_s_33                                                   |      2|
|70    |    call_ret1310_operator_s_fu_34402                                 |hls_dummy_operator_s_34                                                   |      2|
|71    |    call_ret1311_operator_s_fu_34412                                 |hls_dummy_operator_s_35                                                   |      2|
|72    |    call_ret1312_operator_s_fu_34422                                 |hls_dummy_operator_s_36                                                   |      2|
|73    |    call_ret1383_operator_s_fu_34934                                 |hls_dummy_operator_s_37                                                   |      2|
|74    |    call_ret1384_operator_s_fu_34944                                 |hls_dummy_operator_s_38                                                   |      2|
|75    |    call_ret1385_operator_s_fu_34954                                 |hls_dummy_operator_s_39                                                   |      2|
|76    |    call_ret1395_operator_s_fu_35018                                 |hls_dummy_operator_s_40                                                   |      2|
|77    |    call_ret1396_operator_s_fu_35028                                 |hls_dummy_operator_s_41                                                   |      2|
|78    |    call_ret1397_operator_s_fu_35038                                 |hls_dummy_operator_s_42                                                   |      2|
|79    |    call_ret1522_operator_s_fu_35914                                 |hls_dummy_operator_s_43                                                   |      2|
|80    |    call_ret1523_operator_s_fu_35924                                 |hls_dummy_operator_s_44                                                   |      2|
|81    |    call_ret1524_operator_s_fu_35934                                 |hls_dummy_operator_s_45                                                   |      2|
|82    |    call_ret1951_operator_s_fu_38910                                 |hls_dummy_operator_s_46                                                   |      2|
|83    |    call_ret1952_operator_s_fu_38920                                 |hls_dummy_operator_s_47                                                   |      2|
|84    |    call_ret1953_operator_s_fu_38930                                 |hls_dummy_operator_s_48                                                   |      2|
|85    |    call_ret1955_operator_s_fu_38938                                 |hls_dummy_operator_s_49                                                   |      2|
|86    |    call_ret1956_operator_s_fu_38948                                 |hls_dummy_operator_s_50                                                   |      2|
|87    |    call_ret1957_operator_s_fu_38958                                 |hls_dummy_operator_s_51                                                   |      2|
|88    |    call_ret1958_operator_s_fu_38966                                 |hls_dummy_operator_s_52                                                   |      2|
|89    |    call_ret1959_operator_s_fu_38976                                 |hls_dummy_operator_s_53                                                   |      2|
|90    |    call_ret1960_operator_s_fu_38986                                 |hls_dummy_operator_s_54                                                   |      2|
|91    |    call_ret1998_operator_s_fu_39246                                 |hls_dummy_operator_s_55                                                   |      2|
|92    |    call_ret1999_operator_s_fu_39256                                 |hls_dummy_operator_s_56                                                   |      2|
|93    |    call_ret2000_operator_s_fu_39266                                 |hls_dummy_operator_s_57                                                   |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:14 ; elapsed = 00:06:17 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 611368 ; free virtual = 700742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:17 ; elapsed = 00:06:22 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 620508 ; free virtual = 709882
Synthesis Optimization Complete : Time (s): cpu = 00:06:17 ; elapsed = 00:06:22 . Memory (MB): peak = 4616.781 ; gain = 2176.465 ; free physical = 620474 ; free virtual = 709824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4616.781 ; gain = 0.000 ; free physical = 630616 ; free virtual = 720136
INFO: [Netlist 29-17] Analyzing 43509 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_30_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4932.125 ; gain = 0.000 ; free physical = 629898 ; free virtual = 719806
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 40004 instances

Synth Design complete | Checksum: b56447e5
INFO: [Common 17-83] Releasing license: Synthesis
206 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:22 ; elapsed = 00:07:29 . Memory (MB): peak = 4932.125 ; gain = 2515.719 ; free physical = 617779 ; free virtual = 707687
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17651.826; main = 4208.706; forked = 13927.827
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22705.254; main = 4932.129; forked = 18092.391
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4996.156 ; gain = 64.031 ; free physical = 623912 ; free virtual = 713944

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 139799b7b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 5173.547 ; gain = 177.391 ; free physical = 665352 ; free virtual = 754730

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 168 inverters resulting in an inversion of 373 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d252da09

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 603686 ; free virtual = 693072
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 192 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 138d2637e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 607890 ; free virtual = 697276
INFO: [Opt 31-389] Phase Constant propagation created 51 cells and removed 100 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8baf3c88

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 593822 ; free virtual = 683208
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ddc7a7a5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 590840 ; free virtual = 680225
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b9353834

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 585634 ; free virtual = 675019
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             192  |                                              0  |
|  Constant propagation         |              51  |             100  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: beecfd77

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 584800 ; free virtual = 674186

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: beecfd77

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 596056 ; free virtual = 685445

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: beecfd77

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 595928 ; free virtual = 685318

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 595693 ; free virtual = 685083
Ending Netlist Obfuscation Task | Checksum: beecfd77

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5242.500 ; gain = 0.000 ; free physical = 595572 ; free virtual = 684962
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 5242.500 ; gain = 310.375 ; free physical = 595563 ; free virtual = 684953
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 17:54:18 2025...
