// Seed: 437152055
module module_0 (
    id_1
);
  inout tri1 id_1;
  logic [7:0] id_2;
  assign id_2[1] = -1;
  wor id_3 = {1{1}};
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd2
) (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    inout supply0 _id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6
);
  logic [id_3 : -1] id_8;
  ;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_1 = 0;
endmodule
