
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035604                       # Number of seconds simulated
sim_ticks                                 35603838636                       # Number of ticks simulated
final_tick                               565168218573                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55347                       # Simulator instruction rate (inst/s)
host_op_rate                                    69906                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 894065                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889468                       # Number of bytes of host memory used
host_seconds                                 39822.42                       # Real time elapsed on the host
sim_insts                                  2204051313                       # Number of instructions simulated
sim_ops                                    2783837363                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2219648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2464896                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4687616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1072256                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1072256                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17341                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19257                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36622                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8377                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8377                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62342941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     69231187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131660410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              86283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30116303                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30116303                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30116303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62342941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     69231187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161776713                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85380909                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30992503                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25419559                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017799                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13093413                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12086374                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158925                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87142                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32043141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170319574                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30992503                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245299                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36595457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10812884                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6674815                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15675528                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808012                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84075525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47480068     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657175      4.35%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197162      3.80%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439939      4.09%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2994325      3.56%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577423      1.88%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028688      1.22%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717624      3.23%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17983121     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84075525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362991                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994820                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33701191                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6259254                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34819216                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       540193                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8755662                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078947                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6495                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201996126                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51049                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8755662                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35373732                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2699919                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       881972                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33655007                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2709225                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195130909                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12326                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1685990                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748426                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          117                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271066546                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909924166                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909924166                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102807282                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34437                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18415                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7226393                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19231617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242332                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3339890                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183954051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147806144                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279187                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61034306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186550635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2380                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84075525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758016                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908499                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29853795     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17806832     21.18%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12038325     14.32%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7639424      9.09%     80.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7516554      8.94%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4431577      5.27%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395461      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       740933      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652624      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84075525                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082722     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203781     13.18%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259867     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121596654     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017862      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15751317     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8424289      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147806144                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731138                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546409                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010462                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381513405                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245023864                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143662635                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149352553                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264073                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7019488                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          502                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1103                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284311                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          580                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8755662                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1942224                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161497                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183988475                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19231617                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025984                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18402                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7313                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1103                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363424                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145231389                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14799697                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574751                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22987772                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586234                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8188075                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700982                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143809010                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143662635                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93723711                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261789350                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682608                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358012                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61569750                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043555                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75319863                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625360                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30011376     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447719     27.15%     66.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8370843     11.11%     78.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291232      5.70%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3693387      4.90%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1816590      2.41%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1998374      2.65%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010659      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3679683      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75319863                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3679683                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255631850                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376747247                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1305384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853809                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853809                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171222                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171222                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655731653                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197086715                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189437881                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85380909                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30771728                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25007587                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101436                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12986918                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12010183                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3250075                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89159                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30898427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170674181                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30771728                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15260258                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37541807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11277625                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6279124                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15134400                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       904414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83848976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.514849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46307169     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3301401      3.94%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2662255      3.18%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6482426      7.73%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1748240      2.08%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2264253      2.70%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1636353      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          913074      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18533805     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83848976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360405                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998974                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32325600                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6091847                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36099950                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243519                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9088051                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5257101                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41849                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204053467                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79739                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9088051                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34691722                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1373979                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1229098                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33920714                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3545404                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196838981                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32246                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1469393                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1102031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1170                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275624735                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918911325                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918911325                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168952209                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106672500                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39963                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22311                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9720261                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18351530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9334466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146006                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3184173                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186152785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147888309                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285605                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64300700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196384501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5660                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83848976                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763746                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886079                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29024186     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18050486     21.53%     56.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11913794     14.21%     70.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8758093     10.45%     80.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7512939      8.96%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3907138      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3341087      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628036      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713217      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83848976                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         866972     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            12      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176042     14.46%     85.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174764     14.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123229284     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2104749      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16365      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14685743      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7852168      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147888309                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732100                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217790                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381128985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250492528                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144124287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149106099                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       555946                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7232344                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2958                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          652                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2380491                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9088051                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         550170                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80624                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186191179                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       409424                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18351530                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9334466                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22026                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          652                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1258150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2437725                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145539353                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13774727                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2348952                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21424467                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20530526                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7649740                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704589                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144219977                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144124287                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93920518                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265177420                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688015                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354180                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98978173                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121554665                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64637240                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32732                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2106073                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74760925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139661                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29003580     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20743086     27.75%     66.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8439241     11.29%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4738281      6.34%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3883327      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1580373      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1880293      2.52%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940629      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3552115      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74760925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98978173                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121554665                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18073161                       # Number of memory references committed
system.switch_cpus1.commit.loads             11119186                       # Number of loads committed
system.switch_cpus1.commit.membars              16366                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17465067                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109525145                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2474644                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3552115                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257400715                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381477699                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1531933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98978173                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121554665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98978173                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862624                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862624                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159254                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159254                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654738958                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199220935                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188280040                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32732                       # number of misc regfile writes
system.l2.replacements                          36623                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1339699                       # Total number of references to valid blocks.
system.l2.sampled_refs                          53007                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.274002                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            66.627542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.531444                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5573.890869                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.392215                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4078.139550                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3771.993652                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2882.424728                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004067                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000338                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.340203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.248910                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.230224                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.175929                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        78181                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        52723                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  130904                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35593                       # number of Writeback hits
system.l2.Writeback_hits::total                 35593                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        78181                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        52723                       # number of demand (read+write) hits
system.l2.demand_hits::total                   130904                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        78181                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        52723                       # number of overall hits
system.l2.overall_hits::total                  130904                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17341                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19257                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36622                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17341                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        19257                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36622                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17341                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        19257                       # number of overall misses
system.l2.overall_misses::total                 36622                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       456754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    951593939                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       518800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1006900468                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1959469961                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       456754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    951593939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       518800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1006900468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1959469961                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       456754                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    951593939                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       518800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1006900468                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1959469961                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95522                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              167526                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35593                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35593                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95522                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71980                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167526                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95522                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71980                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167526                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.181539                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.267533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.218605                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.181539                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.267533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218605                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.181539                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.267533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218605                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54875.378525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 39907.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52287.504180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53505.268991                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54875.378525                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 39907.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52287.504180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53505.268991                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54875.378525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 39907.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52287.504180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53505.268991                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8377                       # number of writebacks
system.l2.writebacks::total                      8377                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17341                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        19257                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36622                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        19257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36622                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        19257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36622                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       394024                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    851966548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       443214                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    895455797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1748259583                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       394024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    851966548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       443214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    895455797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1748259583                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       394024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    851966548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       443214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    895455797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1748259583                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.181539                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.218605                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.181539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.267533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.181539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.267533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218605                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35820.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49130.185572                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34093.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46500.275069                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47737.960324                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35820.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49130.185572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34093.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46500.275069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47737.960324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35820.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49130.185572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34093.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46500.275069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47737.960324                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996608                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683177                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843345.148820                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996608                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15675516                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15675516                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15675516                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15675516                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15675516                       # number of overall hits
system.cpu0.icache.overall_hits::total       15675516                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       560183                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       560183                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       560183                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       560183                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       560183                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       560183                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15675528                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15675528                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15675528                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15675528                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15675528                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15675528                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46681.916667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46681.916667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46681.916667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46681.916667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46681.916667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46681.916667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       482094                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       482094                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       482094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       482094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       482094                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       482094                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43826.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43826.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43826.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43826.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43826.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43826.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95522                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899503                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95778                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.586450                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494613                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505387                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634754                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634754                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17420                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17420                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344239                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344239                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344239                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344239                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356192                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           40                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356232                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356232                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356232                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356232                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10517046924                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10517046924                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1869983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1869983                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10518916907                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10518916907                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10518916907                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10518916907                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11990946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11990946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700471                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700471                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700471                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700471                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029705                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029705                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018082                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018082                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018082                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29526.342321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29526.342321                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 46749.575000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46749.575000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29528.276255                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29528.276255                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29528.276255                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29528.276255                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17642                       # number of writebacks
system.cpu0.dcache.writebacks::total            17642                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260670                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260670                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260710                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260710                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95522                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95522                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95522                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95522                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95522                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95522                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1659647416                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1659647416                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1659647416                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1659647416                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1659647416                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1659647416                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17374.504470                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17374.504470                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17374.504470                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17374.504470                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17374.504470                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17374.504470                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997113                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020215139                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056885.360887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997113                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15134384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15134384                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15134384                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15134384                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15134384                       # number of overall hits
system.cpu1.icache.overall_hits::total       15134384                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       686318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       686318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       686318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       686318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       686318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       686318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15134400                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15134400                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15134400                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15134400                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15134400                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15134400                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42894.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42894.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42894.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42894.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42894.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42894.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       533695                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       533695                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       533695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       533695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       533695                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       533695                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41053.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41053.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41053.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41053.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41053.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41053.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71980                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181156619                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72236                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2507.843997                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.711882                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.288118                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901218                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098782                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10463788                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10463788                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6921244                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6921244                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21661                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16366                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16366                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17385032                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17385032                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17385032                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17385032                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152775                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152775                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152775                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152775                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5088132919                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5088132919                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5088132919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5088132919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5088132919                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5088132919                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10616563                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10616563                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6921244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6921244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16366                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16366                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17537807                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17537807                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17537807                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17537807                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014390                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014390                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008711                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008711                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008711                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008711                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33304.748283                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33304.748283                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33304.748283                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33304.748283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33304.748283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33304.748283                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17951                       # number of writebacks
system.cpu1.dcache.writebacks::total            17951                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80795                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80795                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80795                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80795                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71980                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71980                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71980                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71980                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1482559341                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1482559341                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1482559341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1482559341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1482559341                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1482559341                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20596.823298                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20596.823298                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20596.823298                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20596.823298                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20596.823298                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20596.823298                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
