<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/sspark/Projects/01_memory_network_hw/HW/MemN2N.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="6021fs"></ZoomEndTime>
      <Cursor1Time time="1000fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="52" />
   <wave_markers>
   </wave_markers>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/_done_bwd_path">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/_done_bwd_path</obj_property>
      <obj_property name="ObjectShortName">_done_bwd_path</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/_done_fwd_path">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/_done_fwd_path</obj_property>
      <obj_property name="ObjectShortName">_done_fwd_path</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/_done_init_w">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/_done_init_w</obj_property>
      <obj_property name="ObjectShortName">_done_init_w</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/addr_dot_product">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/addr_dot_product[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_dot_product[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/addr_exp">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/addr_exp[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_exp[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/addr_w">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/addr_w[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_w[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_init_w_sync">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_init_w_sync</obj_property>
      <obj_property name="ObjectShortName">en_init_w_sync</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/addr_w_bwd_grad_in">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/addr_w_bwd_grad_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_w_bwd_grad_in[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/addr_w_del">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/addr_w_del[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_w_del[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/count_addr_w">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/count_addr_w[7:0]</obj_property>
      <obj_property name="ObjectShortName">count_addr_w[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/din_exp_shift">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/din_exp_shift[3:0]</obj_property>
      <obj_property name="ObjectShortName">din_exp_shift[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/done_addr_w">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/done_addr_w</obj_property>
      <obj_property name="ObjectShortName">done_addr_w</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/done_addr_w_reg">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/done_addr_w_reg</obj_property>
      <obj_property name="ObjectShortName">done_addr_w_reg</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/done_div">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/done_div</obj_property>
      <obj_property name="ObjectShortName">done_div</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/done_dot_product">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/done_dot_product</obj_property>
      <obj_property name="ObjectShortName">done_dot_product</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/done_exp">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/done_exp</obj_property>
      <obj_property name="ObjectShortName">done_exp</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/done_norm_div">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/done_norm_div</obj_property>
      <obj_property name="ObjectShortName">done_norm_div</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/done_norm_sum">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/done_norm_sum</obj_property>
      <obj_property name="ObjectShortName">done_norm_sum</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/done_w_up">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/done_w_up</obj_property>
      <obj_property name="ObjectShortName">done_w_up</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_addr_dout_div">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_addr_dout_div</obj_property>
      <obj_property name="ObjectShortName">en_addr_dout_div</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_addr_w">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_addr_w</obj_property>
      <obj_property name="ObjectShortName">en_addr_w</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_addr_w_div">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_addr_w_div</obj_property>
      <obj_property name="ObjectShortName">en_addr_w_div</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_addr_w_dot_product">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_addr_w_dot_product</obj_property>
      <obj_property name="ObjectShortName">en_addr_w_dot_product</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_addr_w_fwd_path">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_addr_w_fwd_path</obj_property>
      <obj_property name="ObjectShortName">en_addr_w_fwd_path</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_bwd_path_sync">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_bwd_path_sync</obj_property>
      <obj_property name="ObjectShortName">en_bwd_path_sync</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_bwd_path_w_up_sync">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_bwd_path_w_up_sync</obj_property>
      <obj_property name="ObjectShortName">en_bwd_path_w_up_sync</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_dot_product">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_dot_product</obj_property>
      <obj_property name="ObjectShortName">en_dot_product</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_exp">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_exp</obj_property>
      <obj_property name="ObjectShortName">en_exp</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_exp_1">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_exp_1</obj_property>
      <obj_property name="ObjectShortName">en_exp_1</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_fwd_path_sync">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_fwd_path_sync</obj_property>
      <obj_property name="ObjectShortName">en_fwd_path_sync</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_norm_div">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_norm_div</obj_property>
      <obj_property name="ObjectShortName">en_norm_div</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_w_del_latch">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_w_del_latch</obj_property>
      <obj_property name="ObjectShortName">en_w_del_latch</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_w_up">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_w_up</obj_property>
      <obj_property name="ObjectShortName">en_w_up</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/en_w_up_latch">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/en_w_up_latch</obj_property>
      <obj_property name="ObjectShortName">en_w_up_latch</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/f_1st_in_batch">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/f_1st_in_batch</obj_property>
      <obj_property name="ObjectShortName">f_1st_in_batch</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/l2">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/l2[3:0]</obj_property>
      <obj_property name="ObjectShortName">l2[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/lr">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/lr[3:0]</obj_property>
      <obj_property name="ObjectShortName">lr[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/overflow_adder_sub_max">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/overflow_adder_sub_max</obj_property>
      <obj_property name="ObjectShortName">overflow_adder_sub_max</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/overflow_tree_adder_5th">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/overflow_tree_adder_5th</obj_property>
      <obj_property name="ObjectShortName">overflow_tree_adder_5th</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/rst_n_addr_w">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/rst_n_addr_w</obj_property>
      <obj_property name="ObjectShortName">rst_n_addr_w</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/rst_n_init_bwd">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/rst_n_init_bwd</obj_property>
      <obj_property name="ObjectShortName">rst_n_init_bwd</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/rst_n_w_del">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/rst_n_w_del</obj_property>
      <obj_property name="ObjectShortName">rst_n_w_del</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/tree_adder_valid">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/tree_adder_valid</obj_property>
      <obj_property name="ObjectShortName">tree_adder_valid</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/underflow_adder_sub_max">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/underflow_adder_sub_max</obj_property>
      <obj_property name="ObjectShortName">underflow_adder_sub_max</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/underflow_tree_adder_5th">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/underflow_tree_adder_5th</obj_property>
      <obj_property name="ObjectShortName">underflow_tree_adder_5th</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/data_in_init_w">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/data_in_init_w[1023:992]</obj_property>
      <obj_property name="ObjectShortName">data_in_init_w[1023:992]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/data_in_init_w_1">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/data_in_init_w_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in_init_w_1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/data_in_init_w_2">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/data_in_init_w_2[63:32]</obj_property>
      <obj_property name="ObjectShortName">data_in_init_w_2[63:32]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/data_write[0]">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/data_write[0][31:0]</obj_property>
      <obj_property name="ObjectShortName">data_write[0][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/data_write[1]">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/data_write[1][31:0]</obj_property>
      <obj_property name="ObjectShortName">data_write[1][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/data_write[31]">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/data_write[31][31:0]</obj_property>
      <obj_property name="ObjectShortName">data_write[31][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/fc_w_sm/we_w">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/fc_w_sm/we_w</obj_property>
      <obj_property name="ObjectShortName">we_w</obj_property>
   </wvobject>
</wave_config>
