INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Doing/ProgrammingExercise/HDLBits/00-MyPractice/asyn_FIFO/asyn_FIFO.srcs/sim_1/new/fifo_async_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_async_tb
