
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,0,rT,rD,0}                         Premise(F2)
	S3= CP1[rD]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={17,0,rT,rD,0}                                IMem-Read(S9,S7,S2)
	S11= IMem.Out=>IR_ID.In                                     Premise(F7)
	S12= IR_ID.In={17,0,rT,rD,0}                                Path(S10,S11)
	S13= CtrlPC=0                                               Premise(F38)
	S14= CtrlPCInc=1                                            Premise(F39)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= CtrlIR_ID=1                                            Premise(F45)
	S17= [IR_ID]={17,0,rT,rD,0}                                 IR_ID-Write(S12,S16)
	S18= CtrlCP1=0                                              Premise(F47)
	S19= CP1[rD]=a                                              CP1-Hold(S3,S18)

ID	S20= IR_ID.Out={17,0,rT,rD,0}                               IR-Out(S17)
	S21= IR_ID.Out=>IR_EX.In                                    Premise(F62)
	S22= IR_EX.In={17,0,rT,rD,0}                                Path(S20,S21)
	S23= CtrlPC=0                                               Premise(F89)
	S24= CtrlPCInc=0                                            Premise(F90)
	S25= PC[Out]=addr+4                                         PC-Hold(S15,S23,S24)
	S26= CtrlIR_EX=1                                            Premise(F97)
	S27= [IR_EX]={17,0,rT,rD,0}                                 IR_EX-Write(S22,S26)
	S28= CtrlCP1=0                                              Premise(F98)
	S29= CP1[rD]=a                                              CP1-Hold(S19,S28)

EX	S30= IR_EX.Out={17,0,rT,rD,0}                               IR_EX-Out(S27)
	S31= IR_EX.Out15_11=rD                                      IR_EX-Out(S27)
	S32= IR_EX.Out15_11=>CP1.RReg                               Premise(F119)
	S33= CP1.RReg=rD                                            Path(S31,S32)
	S34= CP1.Rdata=a                                            CP1-Read(S33,S29)
	S35= CP1.Rdata=>ALUOut_MEM.In                               Premise(F120)
	S36= ALUOut_MEM.In=a                                        Path(S34,S35)
	S37= IR_EX.Out=>IR_MEM.In                                   Premise(F123)
	S38= IR_MEM.In={17,0,rT,rD,0}                               Path(S30,S37)
	S39= CtrlPC=0                                               Premise(F138)
	S40= CtrlPCInc=0                                            Premise(F139)
	S41= PC[Out]=addr+4                                         PC-Hold(S25,S39,S40)
	S42= CtrlALUOut_MEM=1                                       Premise(F148)
	S43= [ALUOut_MEM]=a                                         ALUOut_MEM-Write(S36,S42)
	S44= CtrlIR_MEM=1                                           Premise(F149)
	S45= [IR_MEM]={17,0,rT,rD,0}                                IR_MEM-Write(S38,S44)

MEM	S46= ALUOut_MEM.Out=a                                       ALUOut_MEM-Out(S43)
	S47= IR_MEM.Out={17,0,rT,rD,0}                              IR_MEM-Out(S45)
	S48= IR_MEM.Out=>IR_WB.In                                   Premise(F176)
	S49= IR_WB.In={17,0,rT,rD,0}                                Path(S47,S48)
	S50= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F177)
	S51= ALUOut_WB.In=a                                         Path(S46,S50)
	S52= CtrlPC=0                                               Premise(F187)
	S53= CtrlPCInc=0                                            Premise(F188)
	S54= PC[Out]=addr+4                                         PC-Hold(S41,S52,S53)
	S55= CtrlIR_WB=1                                            Premise(F199)
	S56= [IR_WB]={17,0,rT,rD,0}                                 IR_WB-Write(S49,S55)
	S57= CtrlALUOut_WB=1                                        Premise(F200)
	S58= [ALUOut_WB]=a                                          ALUOut_WB-Write(S51,S57)

WB	S59= IR_WB.Out20_16=rT                                      IR-Out(S56)
	S60= ALUOut_WB.Out=a                                        ALUOut_WB-Out(S58)
	S61= IR_WB.Out20_16=>GPR.WReg                               Premise(F232)
	S62= GPR.WReg=rT                                            Path(S59,S61)
	S63= ALUOut_WB.Out=>GPR.WData                               Premise(F233)
	S64= GPR.WData=a                                            Path(S60,S63)
	S65= CtrlPC=0                                               Premise(F236)
	S66= CtrlPCInc=0                                            Premise(F237)
	S67= PC[Out]=addr+4                                         PC-Hold(S54,S65,S66)
	S68= CtrlGPR=1                                              Premise(F250)
	S69= GPR[rT]=a                                              GPR-Write(S62,S64,S68)

POST	S67= PC[Out]=addr+4                                         PC-Hold(S54,S65,S66)
	S69= GPR[rT]=a                                              GPR-Write(S62,S64,S68)

