-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_Block_entry_split_split_split_split_split_split_split_split_split_proc1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dPrimalInfeasRes_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    dPrimalInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dPrimalInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dPrimalInfeasRes_empty_n : IN STD_LOGIC;
    dPrimalInfeasRes_read : OUT STD_LOGIC;
    dPrimalInfeasRes_val : OUT STD_LOGIC_VECTOR (63 downto 0);
    dPrimalInfeasRes_val_ap_vld : OUT STD_LOGIC;
    dDualInfeasRes_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    dDualInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dDualInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dDualInfeasRes_empty_n : IN STD_LOGIC;
    dDualInfeasRes_read : OUT STD_LOGIC;
    dDualInfeasRes_val : OUT STD_LOGIC_VECTOR (63 downto 0);
    dDualInfeasRes_val_ap_vld : OUT STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_Block_entry_split_split_split_split_split_split_split_split_split_proc1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dPrimalInfeasRes_blk_n : STD_LOGIC;
    signal dDualInfeasRes_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal dPrimalInfeasRes_read_local : STD_LOGIC;
    signal dPrimalInfeasRes_val_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dDualInfeasRes_read_local : STD_LOGIC;
    signal dDualInfeasRes_val_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    dDualInfeasRes_val_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dDualInfeasRes_val_preg <= ap_const_lv64_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    dDualInfeasRes_val_preg <= dDualInfeasRes_dout;
                end if; 
            end if;
        end if;
    end process;


    dPrimalInfeasRes_val_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dPrimalInfeasRes_val_preg <= ap_const_lv64_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    dPrimalInfeasRes_val_preg <= dPrimalInfeasRes_dout;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, dPrimalInfeasRes_empty_n, dDualInfeasRes_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (dDualInfeasRes_empty_n = ap_const_logic_0) or (dPrimalInfeasRes_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dDualInfeasRes_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dDualInfeasRes_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dDualInfeasRes_blk_n <= dDualInfeasRes_empty_n;
        else 
            dDualInfeasRes_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dDualInfeasRes_read <= dDualInfeasRes_read_local;

    dDualInfeasRes_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dDualInfeasRes_read_local <= ap_const_logic_1;
        else 
            dDualInfeasRes_read_local <= ap_const_logic_0;
        end if; 
    end process;


    dDualInfeasRes_val_assign_proc : process(ap_CS_fsm_state1, dDualInfeasRes_dout, ap_block_state1, dDualInfeasRes_val_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dDualInfeasRes_val <= dDualInfeasRes_dout;
        else 
            dDualInfeasRes_val <= dDualInfeasRes_val_preg;
        end if; 
    end process;


    dDualInfeasRes_val_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dDualInfeasRes_val_ap_vld <= ap_const_logic_1;
        else 
            dDualInfeasRes_val_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    dPrimalInfeasRes_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dPrimalInfeasRes_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dPrimalInfeasRes_blk_n <= dPrimalInfeasRes_empty_n;
        else 
            dPrimalInfeasRes_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dPrimalInfeasRes_read <= dPrimalInfeasRes_read_local;

    dPrimalInfeasRes_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dPrimalInfeasRes_read_local <= ap_const_logic_1;
        else 
            dPrimalInfeasRes_read_local <= ap_const_logic_0;
        end if; 
    end process;


    dPrimalInfeasRes_val_assign_proc : process(ap_CS_fsm_state1, dPrimalInfeasRes_dout, ap_block_state1, dPrimalInfeasRes_val_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dPrimalInfeasRes_val <= dPrimalInfeasRes_dout;
        else 
            dPrimalInfeasRes_val <= dPrimalInfeasRes_val_preg;
        end if; 
    end process;


    dPrimalInfeasRes_val_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dPrimalInfeasRes_val_ap_vld <= ap_const_logic_1;
        else 
            dPrimalInfeasRes_val_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
