// Seed: 2597192339
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = id_2;
  logic id_3;
  assign id_3 = id_3;
  logic id_4;
  type_9(
      1 & 1'h0, id_1
  );
  logic id_5;
endmodule
