Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 11 16:27:35 2023
| Host         : DESKTOP-CG53016 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MicroProcesser_timing_summary_routed.rpt -pb MicroProcesser_timing_summary_routed.pb -rpx MicroProcesser_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroProcesser
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: slow_clock_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.072        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.072        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.687%)  route 3.603ns (81.313%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.262     9.499    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  slow_clock_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.434    14.775    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  slow_clock_0/count_reg[29]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_R)       -0.429    14.571    slow_clock_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.687%)  route 3.603ns (81.313%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.262     9.499    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  slow_clock_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.434    14.775    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  slow_clock_0/count_reg[30]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_R)       -0.429    14.571    slow_clock_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.687%)  route 3.603ns (81.313%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.262     9.499    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  slow_clock_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.434    14.775    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  slow_clock_0/count_reg[31]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_R)       -0.429    14.571    slow_clock_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.290%)  route 3.464ns (80.710%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.124     9.361    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.433    14.774    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[25]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_R)       -0.429    14.570    slow_clock_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.290%)  route 3.464ns (80.710%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.124     9.361    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.433    14.774    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[26]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_R)       -0.429    14.570    slow_clock_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.290%)  route 3.464ns (80.710%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.124     9.361    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.433    14.774    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[27]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_R)       -0.429    14.570    slow_clock_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.290%)  route 3.464ns (80.710%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.124     9.361    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.433    14.774    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[28]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_R)       -0.429    14.570    slow_clock_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.828ns (19.980%)  route 3.316ns (80.020%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.975     9.212    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.431    14.772    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[21]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y25         FDRE (Setup_fdre_C_R)       -0.429    14.568    slow_clock_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.828ns (19.980%)  route 3.316ns (80.020%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.975     9.212    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.431    14.772    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[22]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y25         FDRE (Setup_fdre_C_R)       -0.429    14.568    slow_clock_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.828ns (19.980%)  route 3.316ns (80.020%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.547     5.068    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.692     6.217    slow_clock_0/count[20]
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  slow_clock_0/count[0]_i_6/O
                         net (fo=1, routed)           0.445     6.785    slow_clock_0/count[0]_i_6_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.909 f  slow_clock_0/count[0]_i_2/O
                         net (fo=4, routed)           1.204     8.113    slow_clock_0/count[0]_i_2_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.237 r  slow_clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.975     9.212    slow_clock_0/count[31]_i_1_n_0
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.431    14.772    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[23]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y25         FDRE (Setup_fdre_C_R)       -0.429    14.568    slow_clock_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.555     1.438    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  slow_clock_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  slow_clock_0/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.696    slow_clock_0/count[4]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  slow_clock_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    slow_clock_0/data0[4]
    SLICE_X47Y20         FDRE                                         r  slow_clock_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  slow_clock_0/count_reg[4]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.105     1.543    slow_clock_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  slow_clock_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  slow_clock_0/count_reg[8]/Q
                         net (fo=2, routed)           0.119     1.697    slow_clock_0/count[8]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  slow_clock_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    slow_clock_0/data0[8]
    SLICE_X47Y21         FDRE                                         r  slow_clock_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  slow_clock_0/count_reg[8]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.105     1.542    slow_clock_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  slow_clock_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  slow_clock_0/count_reg[12]/Q
                         net (fo=2, routed)           0.119     1.697    slow_clock_0/count[12]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  slow_clock_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    slow_clock_0/data0[12]
    SLICE_X47Y22         FDRE                                         r  slow_clock_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  slow_clock_0/count_reg[12]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.105     1.542    slow_clock_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.551     1.434    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  slow_clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.119     1.694    slow_clock_0/count[20]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  slow_clock_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    slow_clock_0/data0[20]
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.818     1.945    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[20]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y24         FDRE (Hold_fdre_C_D)         0.105     1.539    slow_clock_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.551     1.434    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  slow_clock_0/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.694    slow_clock_0/count[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  slow_clock_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    slow_clock_0/data0[24]
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.818     1.945    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[24]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.105     1.539    slow_clock_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.552     1.435    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  slow_clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  slow_clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.695    slow_clock_0/count[16]
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  slow_clock_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    slow_clock_0/data0[16]
    SLICE_X47Y23         FDRE                                         r  slow_clock_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  slow_clock_0/count_reg[16]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.105     1.540    slow_clock_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.552     1.435    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  slow_clock_0/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.695    slow_clock_0/count[28]
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  slow_clock_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    slow_clock_0/data0[28]
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  slow_clock_0/count_reg[28]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.105     1.540    slow_clock_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  slow_clock_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  slow_clock_0/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.699    slow_clock_0/count[7]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  slow_clock_0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    slow_clock_0/data0[7]
    SLICE_X47Y21         FDRE                                         r  slow_clock_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  slow_clock_0/count_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.105     1.542    slow_clock_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.551     1.434    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  slow_clock_0/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.696    slow_clock_0/count[19]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  slow_clock_0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    slow_clock_0/data0[19]
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.818     1.945    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  slow_clock_0/count_reg[19]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y24         FDRE (Hold_fdre_C_D)         0.105     1.539    slow_clock_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_clock_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.551     1.434    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  slow_clock_0/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.696    slow_clock_0/count[23]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  slow_clock_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    slow_clock_0/data0[23]
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.818     1.945    slow_clock_0/Clock_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  slow_clock_0/count_reg[23]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.105     1.539    slow_clock_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y20   slow_clock_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y20   slow_clock_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y20   slow_clock_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y22   slow_clock_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y22   slow_clock_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y22   slow_clock_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y23   slow_clock_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y23   slow_clock_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y23   slow_clock_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   slow_clock_0/Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   slow_clock_0/clk_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   slow_clock_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   slow_clock_0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   slow_clock_0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   slow_clock_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   slow_clock_0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   slow_clock_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   slow_clock_0/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   slow_clock_0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y22   slow_clock_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y22   slow_clock_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y22   slow_clock_0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   slow_clock_0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   slow_clock_0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   slow_clock_0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   slow_clock_0/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   slow_clock_0/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   slow_clock_0/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   slow_clock_0/count_reg[19]/C



