static void gen_dmtc0(DisasContext *ctx, TCGv arg, int reg, int sel)

{

    const char *rn = "invalid";



    if (sel != 0)

        check_insn(ctx, ISA_MIPS64);



    if (ctx->tb->cflags & CF_USE_ICOUNT) {

        gen_io_start();

    }



    switch (reg) {

    case 0:

        switch (sel) {

        case 0:

            gen_helper_mtc0_index(cpu_env, arg);

            rn = "Index";


        case 1:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_mvpcontrol(cpu_env, arg);

            rn = "MVPControl";



            CP0_CHECK(ctx->insn_flags & ASE_MT);

            

            rn = "MVPConf0";



            CP0_CHECK(ctx->insn_flags & ASE_MT);

            

            rn = "MVPConf1";



            CP0_CHECK(ctx->vp);

            

            rn = "VPControl";


        default:

            goto cp0_unimplemented;

        }


    case 1:

        switch (sel) {

        case 0:

            

            rn = "Random";


        case 1:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_vpecontrol(cpu_env, arg);

            rn = "VPEControl";



            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_vpeconf0(cpu_env, arg);

            rn = "VPEConf0";



            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_vpeconf1(cpu_env, arg);

            rn = "VPEConf1";



            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_yqmask(cpu_env, arg);

            rn = "YQMask";


        case 5:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_VPESchedule));

            rn = "VPESchedule";


        case 6:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_VPEScheFBack));

            rn = "VPEScheFBack";


        case 7:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_vpeopt(cpu_env, arg);

            rn = "VPEOpt";


        default:

            goto cp0_unimplemented;

        }



        switch (sel) {

        case 0:

            gen_helper_dmtc0_entrylo0(cpu_env, arg);

            rn = "EntryLo0";


        case 1:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_tcstatus(cpu_env, arg);

            rn = "TCStatus";



            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_tcbind(cpu_env, arg);

            rn = "TCBind";



            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_tcrestart(cpu_env, arg);

            rn = "TCRestart";



            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_tchalt(cpu_env, arg);

            rn = "TCHalt";


        case 5:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_tccontext(cpu_env, arg);

            rn = "TCContext";


        case 6:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_tcschedule(cpu_env, arg);

            rn = "TCSchedule";


        case 7:

            CP0_CHECK(ctx->insn_flags & ASE_MT);

            gen_helper_mtc0_tcschefback(cpu_env, arg);

            rn = "TCScheFBack";


        default:

            goto cp0_unimplemented;

        }



        switch (sel) {

        case 0:

            gen_helper_dmtc0_entrylo1(cpu_env, arg);

            rn = "EntryLo1";


        case 1:

            CP0_CHECK(ctx->vp);

            

            rn = "GlobalNumber";


        default:

            goto cp0_unimplemented;

        }



        switch (sel) {

        case 0:

            gen_helper_mtc0_context(cpu_env, arg);

            rn = "Context";


        case 1:



            rn = "ContextConfig";

            goto cp0_unimplemented;


            CP0_CHECK(ctx->ulri);

            tcg_gen_st_tl(arg, cpu_env,

                          offsetof(CPUMIPSState, active_tc.CP0_UserLocal));

            rn = "UserLocal";


        default:

            goto cp0_unimplemented;

        }


    case 5:

        switch (sel) {

        case 0:

            gen_helper_mtc0_pagemask(cpu_env, arg);

            rn = "PageMask";


        case 1:

            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_pagegrain(cpu_env, arg);

            rn = "PageGrain";

















        default:

            goto cp0_unimplemented;

        }


    case 6:

        switch (sel) {

        case 0:

            gen_helper_mtc0_wired(cpu_env, arg);

            rn = "Wired";


        case 1:

            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_srsconf0(cpu_env, arg);

            rn = "SRSConf0";



            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_srsconf1(cpu_env, arg);

            rn = "SRSConf1";



            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_srsconf2(cpu_env, arg);

            rn = "SRSConf2";



            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_srsconf3(cpu_env, arg);

            rn = "SRSConf3";


        case 5:

            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_srsconf4(cpu_env, arg);

            rn = "SRSConf4";


        default:

            goto cp0_unimplemented;

        }


    case 7:

        switch (sel) {

        case 0:

            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_hwrena(cpu_env, arg);

            ctx->bstate = BS_STOP;

            rn = "HWREna";


        default:

            goto cp0_unimplemented;

        }


    case 8:

        switch (sel) {

        case 0:

            

            rn = "BadVAddr";


        case 1:

            

            rn = "BadInstr";



            

            rn = "BadInstrP";


        default:

            goto cp0_unimplemented;

        }


    case 9:

        switch (sel) {

        case 0:

            gen_helper_mtc0_count(cpu_env, arg);

            rn = "Count";


        

        default:

            goto cp0_unimplemented;

        }

        

        ctx->bstate = BS_STOP;


    case 10:

        switch (sel) {

        case 0:

            gen_helper_mtc0_entryhi(cpu_env, arg);

            rn = "EntryHi";


        default:

            goto cp0_unimplemented;

        }


    case 11:

        switch (sel) {

        case 0:

            gen_helper_mtc0_compare(cpu_env, arg);

            rn = "Compare";


        

        default:

            goto cp0_unimplemented;

        }

        

        ctx->bstate = BS_STOP;


    case 12:

        switch (sel) {

        case 0:

            save_cpu_state(ctx, 1);

            gen_helper_mtc0_status(cpu_env, arg);

            

            gen_save_pc(ctx->pc + 4);

            ctx->bstate = BS_EXCP;

            rn = "Status";


        case 1:

            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_intctl(cpu_env, arg);

            

            ctx->bstate = BS_STOP;

            rn = "IntCtl";



            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_srsctl(cpu_env, arg);

            

            ctx->bstate = BS_STOP;

            rn = "SRSCtl";



            check_insn(ctx, ISA_MIPS32R2);

            gen_mtc0_store32(arg, offsetof(CPUMIPSState, CP0_SRSMap));

            

            ctx->bstate = BS_STOP;

            rn = "SRSMap";


        default:

            goto cp0_unimplemented;

        }


    case 13:

        switch (sel) {

        case 0:

            save_cpu_state(ctx, 1);

            

            if (ctx->tb->cflags & CF_USE_ICOUNT) {

                gen_io_start();

            }

            gen_helper_mtc0_cause(cpu_env, arg);

            if (ctx->tb->cflags & CF_USE_ICOUNT) {

                gen_io_end();

            }

            

            ctx->bstate = BS_STOP;

            rn = "Cause";


        default:

            goto cp0_unimplemented;

        }


    case 14:

        switch (sel) {

        case 0:

            tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EPC));

            rn = "EPC";


        default:

            goto cp0_unimplemented;

        }


    case 15:

        switch (sel) {

        case 0:

            

            rn = "PRid";


        case 1:

            check_insn(ctx, ISA_MIPS32R2);

            gen_helper_mtc0_ebase(cpu_env, arg);

            rn = "EBase";


        default:

            goto cp0_unimplemented;

        }


    case 16:

        switch (sel) {

        case 0:

            gen_helper_mtc0_config0(cpu_env, arg);

            rn = "Config";

            

            ctx->bstate = BS_STOP;


        case 1:

            

            rn = "Config1";



            gen_helper_mtc0_config2(cpu_env, arg);

            rn = "Config2";

            

            ctx->bstate = BS_STOP;



            gen_helper_mtc0_config3(cpu_env, arg);

            rn = "Config3";

            

            ctx->bstate = BS_STOP;



            

            rn = "Config4";


        case 5:

            gen_helper_mtc0_config5(cpu_env, arg);

            rn = "Config5";

            

            ctx->bstate = BS_STOP;


        

        default:

            rn = "Invalid config selector";

            goto cp0_unimplemented;

        }


    case 17:

        switch (sel) {

        case 0:

            gen_helper_mtc0_lladdr(cpu_env, arg);

            rn = "LLAddr";


        case 1:

            CP0_CHECK(ctx->mrp);

            gen_helper_mtc0_maar(cpu_env, arg);

            rn = "MAAR";



            CP0_CHECK(ctx->mrp);

            gen_helper_mtc0_maari(cpu_env, arg);

            rn = "MAARI";


        default:

            goto cp0_unimplemented;

        }


    case 18:

        switch (sel) {

        case 0 ... 7:

            gen_helper_0e1i(mtc0_watchlo, arg, sel);

            rn = "WatchLo";


        default:

            goto cp0_unimplemented;

        }


    case 19:

        switch (sel) {

        case 0 ... 7:

            gen_helper_0e1i(mtc0_watchhi, arg, sel);

            rn = "WatchHi";


        default:

            goto cp0_unimplemented;

        }


    case 20:

        switch (sel) {

        case 0:

            check_insn(ctx, ISA_MIPS3);

            gen_helper_mtc0_xcontext(cpu_env, arg);

            rn = "XContext";


        default:

            goto cp0_unimplemented;

        }


    case 21:

       

        CP0_CHECK(!(ctx->insn_flags & ISA_MIPS32R6));

        switch (sel) {

        case 0:

            gen_helper_mtc0_framemask(cpu_env, arg);

            rn = "Framemask";


        default:

            goto cp0_unimplemented;

        }


    case 22:

        

        rn = "Diagnostic"; 


    case 23:

        switch (sel) {

        case 0:

            gen_helper_mtc0_debug(cpu_env, arg); 

            

            gen_save_pc(ctx->pc + 4);

            ctx->bstate = BS_EXCP;

            rn = "Debug";


        case 1:



            

            ctx->bstate = BS_STOP;

            rn = "TraceControl";

            goto cp0_unimplemented;




            

            ctx->bstate = BS_STOP;

            rn = "TraceControl2";

            goto cp0_unimplemented;




            

            ctx->bstate = BS_STOP;

            rn = "UserTraceData";

            goto cp0_unimplemented;




            

            ctx->bstate = BS_STOP;

            rn = "TraceBPC";

            goto cp0_unimplemented;

        default:

            goto cp0_unimplemented;

        }


    case 24:

        switch (sel) {

        case 0:

            

            tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_DEPC));

            rn = "DEPC";


        default:

            goto cp0_unimplemented;

        }


    case 25:

        switch (sel) {

        case 0:

            gen_helper_mtc0_performance0(cpu_env, arg);

            rn = "Performance0";


        case 1:



            rn = "Performance1";

            goto cp0_unimplemented;




            rn = "Performance2";

            goto cp0_unimplemented;




            rn = "Performance3";

            goto cp0_unimplemented;




            rn = "Performance4";

            goto cp0_unimplemented;

        case 5:



            rn = "Performance5";

            goto cp0_unimplemented;

        case 6:



            rn = "Performance6";

            goto cp0_unimplemented;

        case 7:



            rn = "Performance7";

            goto cp0_unimplemented;

        default:

            goto cp0_unimplemented;

        }


    case 26:

        switch (sel) {

        case 0:

            gen_helper_mtc0_errctl(cpu_env, arg);

            ctx->bstate = BS_STOP;

            rn = "ErrCtl";


        default:

            goto cp0_unimplemented;

        }


    case 27:

        switch (sel) {

        case 0 ... 3:

            

            rn = "CacheErr";


        default:

            goto cp0_unimplemented;

        }


    case 28:

        switch (sel) {

        case 0:



        case 6:

            gen_helper_mtc0_taglo(cpu_env, arg);

            rn = "TagLo";


        case 1:


        case 5:

        case 7:

            gen_helper_mtc0_datalo(cpu_env, arg);

            rn = "DataLo";


        default:

            goto cp0_unimplemented;

        }


    case 29:

        switch (sel) {

        case 0:



        case 6:

            gen_helper_mtc0_taghi(cpu_env, arg);

            rn = "TagHi";


        case 1:


        case 5:

        case 7:

            gen_helper_mtc0_datahi(cpu_env, arg);

            rn = "DataHi";


        default:

            rn = "invalid sel";

            goto cp0_unimplemented;

        }


    case 30:

        switch (sel) {

        case 0:

            tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_ErrorEPC));

            rn = "ErrorEPC";


        default:

            goto cp0_unimplemented;

        }


    case 31:

        switch (sel) {

        case 0:

            

            gen_mtc0_store32(arg, offsetof(CPUMIPSState, CP0_DESAVE));

            rn = "DESAVE";


        case 2 ... 7:

            CP0_CHECK(ctx->kscrexist & (1 << sel));

            tcg_gen_st_tl(arg, cpu_env,

                          offsetof(CPUMIPSState, CP0_KScratch[sel-2]));

            rn = "KScratch";


        default:

            goto cp0_unimplemented;

        }

        

        ctx->bstate = BS_STOP;


    default:

        goto cp0_unimplemented;

    }

    trace_mips_translate_c0("dmtc0", rn, reg, sel);



    

    if (ctx->tb->cflags & CF_USE_ICOUNT) {

        gen_io_end();

        ctx->bstate = BS_STOP;

    }

    return;



cp0_unimplemented:

    qemu_log_mask(LOG_UNIMP, "dmtc0 %s (reg %d sel %d)\n", rn, reg, sel);

}