=====
SETUP
-9.027
16.605
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n297_s7
10.791
11.613
SPI_MCP3202/n296_s7
11.635
12.696
SPI_MCP3202/n294_s8
13.117
14.178
SPI_MCP3202/n295_s5
14.601
15.403
SPI_MCP3202/r_DATA_6_s0
16.605
=====
SETUP
-8.194
15.772
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n297_s7
10.791
11.613
SPI_MCP3202/n296_s7
11.635
12.696
SPI_MCP3202/n294_s8
13.117
14.178
SPI_MCP3202/n294_s5
14.601
15.403
SPI_MCP3202/r_DATA_7_s0
15.772
=====
SETUP
-7.738
15.316
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n297_s7
10.791
11.613
SPI_MCP3202/n296_s7
11.635
12.696
SPI_MCP3202/n292_s7
13.121
13.943
SPI_MCP3202/n293_s5
13.954
14.980
SPI_MCP3202/r_DATA_8_s0
15.316
=====
SETUP
-7.738
15.316
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n297_s7
10.791
11.613
SPI_MCP3202/n296_s7
11.635
12.696
SPI_MCP3202/n292_s7
13.121
13.943
SPI_MCP3202/n292_s5
13.954
14.980
SPI_MCP3202/r_DATA_9_s0
15.316
=====
SETUP
-6.936
14.514
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n297_s7
10.791
11.613
SPI_MCP3202/n296_s7
11.635
12.696
SPI_MCP3202/n296_s5
13.117
14.178
SPI_MCP3202/r_DATA_5_s0
14.514
=====
SETUP
-6.267
13.845
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n297_s7
10.791
11.593
SPI_MCP3202/n297_s5
12.018
12.643
SPI_MCP3202/r_DATA_4_s0
13.845
=====
SETUP
-6.261
13.839
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n290_s6
10.791
11.613
SPI_MCP3202/n291_s5
11.624
12.685
SPI_MCP3202/r_DATA_10_s0
13.839
=====
SETUP
-6.226
13.804
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n290_s6
10.791
11.613
SPI_MCP3202/n290_s5
11.624
12.685
SPI_MCP3202/r_DATA_11_s0
13.804
=====
SETUP
-5.904
13.482
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n297_s7
10.791
11.613
SPI_MCP3202/n299_s6
11.635
12.696
SPI_MCP3202/r_DATA_2_s0
13.482
=====
SETUP
-5.822
13.400
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n297_s7
10.791
11.613
SPI_MCP3202/n298_s7
11.635
12.696
SPI_MCP3202/r_DATA_3_s0
13.400
=====
SETUP
-5.478
12.699
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n257_s6
9.686
10.785
SPI_MCP3202/r_CS_s14
11.600
12.699
SPI_MCP3202/r_CS_s10
12.699
=====
SETUP
-5.326
12.547
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n257_s7
9.822
10.644
SPI_MCP3202/n257_s5
11.448
12.547
SPI_MCP3202/r_MOSI_s1
12.547
=====
SETUP
-5.043
12.264
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n303_s7
9.686
10.747
SPI_MCP3202/n303_s6
11.165
12.264
SPI_MCP3202/r_STATE_1_s1
12.264
=====
SETUP
-4.770
11.991
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n257_s6
9.686
10.747
SPI_MCP3202/n304_s6
11.169
11.991
SPI_MCP3202/r_STATE_0_s2
11.991
=====
SETUP
-3.907
11.128
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n256_s6
10.306
11.128
SPI_MCP3202/r_SCK_enable_s1
11.128
=====
SETUP
-3.505
11.083
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.115
3.147
SPI_MCP3202/n302_s5
9.686
10.747
SPI_MCP3202/r_DV_s1
11.083
=====
SETUP
-1.206
8.458
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.066
2.165
SPI_MCP3202/n32_s4
2.985
4.017
SPI_MCP3202/n32_s3
4.022
5.054
SPI_MCP3202/n32_s2
5.060
5.685
SPI_MCP3202/n32_s5
6.104
7.136
SPI_MCP3202/sample_counter_0_s3
7.636
8.458
SPI_MCP3202/sample_counter_0_s1
8.458
=====
SETUP
-0.446
8.054
7.608
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n12_s5
1.546
2.572
SPI_MCP3202/r_STATE_1_s7
2.995
3.817
SPI_MCP3202/r_STATE_1_s4
4.307
5.368
SPI_MCP3202/r_STATE_1_s3
5.787
6.848
SPI_MCP3202/r_STATE_0_s2
8.054
=====
SETUP
-0.446
8.054
7.608
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n12_s5
1.546
2.572
SPI_MCP3202/r_STATE_1_s7
2.995
3.817
SPI_MCP3202/r_STATE_1_s4
4.307
5.368
SPI_MCP3202/r_STATE_1_s3
5.787
6.848
SPI_MCP3202/r_STATE_1_s1
8.054
=====
SETUP
-0.319
7.927
7.608
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.066
2.165
SPI_MCP3202/n32_s4
2.985
4.017
SPI_MCP3202/n32_s3
4.022
5.054
SPI_MCP3202/n32_s2
5.060
5.685
SPI_MCP3202/n32_s5
6.104
7.130
SPI_MCP3202/sample_counter_11_s0
7.927
=====
SETUP
-0.319
7.927
7.608
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.066
2.165
SPI_MCP3202/n32_s4
2.985
4.017
SPI_MCP3202/n32_s3
4.022
5.054
SPI_MCP3202/n32_s2
5.060
5.685
SPI_MCP3202/n32_s5
6.104
7.130
SPI_MCP3202/sample_counter_2_s0
7.927
=====
SETUP
-0.319
7.927
7.608
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.066
2.165
SPI_MCP3202/n32_s4
2.985
4.017
SPI_MCP3202/n32_s3
4.022
5.054
SPI_MCP3202/n32_s2
5.060
5.685
SPI_MCP3202/n32_s5
6.104
7.130
SPI_MCP3202/sample_counter_3_s0
7.927
=====
SETUP
-0.319
7.927
7.608
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.066
2.165
SPI_MCP3202/n32_s4
2.985
4.017
SPI_MCP3202/n32_s3
4.022
5.054
SPI_MCP3202/n32_s2
5.060
5.685
SPI_MCP3202/n32_s5
6.104
7.130
SPI_MCP3202/sample_counter_9_s0
7.927
=====
SETUP
-0.319
7.927
7.608
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.066
2.165
SPI_MCP3202/n32_s4
2.985
4.017
SPI_MCP3202/n32_s3
4.022
5.054
SPI_MCP3202/n32_s2
5.060
5.685
SPI_MCP3202/n32_s5
6.104
7.130
SPI_MCP3202/sample_counter_10_s0
7.927
=====
SETUP
-0.315
7.923
7.608
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.066
2.165
SPI_MCP3202/n32_s4
2.985
4.017
SPI_MCP3202/n32_s3
4.022
5.054
SPI_MCP3202/n32_s2
5.060
5.685
SPI_MCP3202/n32_s5
6.104
7.130
SPI_MCP3202/sample_counter_6_s0
7.923
=====
HOLD
-0.685
0.374
1.059
n367_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.069
1.128
1.059
cswn_108_r_s0
0.185
0.518
n188_s1
0.756
1.128
CpuWrt_s0
1.128
=====
HOLD
0.146
1.949
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
1.949
=====
HOLD
0.146
1.949
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
1.949
=====
HOLD
0.146
1.949
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
1.949
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.416
1.474
1.059
sample_12_s0
0.185
0.518
audio_sample_word0[1]_12_s0
1.474
=====
HOLD
0.417
1.476
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.476
=====
HOLD
0.422
1.481
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.481
=====
HOLD
0.423
1.482
1.059
cswn_108_r_s0
0.185
0.518
n187_s1
0.756
1.482
CpuReq_s0
1.482
=====
HOLD
0.583
1.627
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_3_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s
1.627
=====
HOLD
0.583
1.627
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s
1.627
=====
HOLD
0.627
1.686
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.686
=====
HOLD
0.635
1.966
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_4_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_4_s0
1.966
=====
HOLD
0.635
1.966
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_8_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0
1.966
=====
HOLD
0.635
1.966
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_11_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0
1.966
=====
HOLD
0.635
1.966
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_12_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0
1.966
=====
HOLD
0.635
1.966
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_13_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0
1.966
=====
HOLD
0.653
1.984
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_5_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0
1.984
=====
HOLD
0.653
1.984
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_6_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0
1.984
=====
HOLD
0.653
1.984
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_7_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0
1.984
=====
HOLD
0.653
1.984
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_9_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0
1.984
=====
HOLD
0.653
1.984
1.331
clk_ibuf
0.000
0.844
audio_sample_word[0]_10_s0
1.029
1.362
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0
1.984
