Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May 30 13:22:19 2020
| Host         : DESKTOP-VOJKLN0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arty_scr1_top_timing_summary_routed.rpt -pb arty_scr1_top_timing_summary_routed.pb -rpx arty_scr1_top_timing_summary_routed.rpx
| Design       : arty_scr1_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.525       -3.349                     17                21308        0.020        0.000                      0                21260        3.000        0.000                       0                  8555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
JTAG_TCK                                                                                    {0.000 50.000}     100.000         10.000          
JTAG_TCK_VIRT                                                                               {0.000 50.000}     100.000         10.000          
OSC_100                                                                                     {0.000 5.000}      10.000          100.000         
  SYS_CLK                                                                                   {0.000 12.400}     24.800          40.323          
  clkfbout_sys_pll_clk_wiz_0_0                                                              {0.000 10.000}     20.000          50.000          
SYS_CLK_VIRT                                                                                {0.000 12.400}     24.800          40.323          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTAG_TCK                                                                                         46.338        0.000                      0                  176        0.150        0.000                      0                  176       49.500        0.000                       0                   103  
OSC_100                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  SYS_CLK                                                                                        -0.525       -3.349                     17                17890        0.020        0.000                      0                17842       11.150        0.000                       0                  7967  
  clkfbout_sys_pll_clk_wiz_0_0                                                                                                                                                                                                               17.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.995        0.000                      0                  926        0.024        0.000                      0                  926       15.250        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_TCK_VIRT  JTAG_TCK            92.108        0.000                      0                   24        5.015        0.000                      0                   24  
JTAG_TCK       JTAG_TCK_VIRT       29.638        0.000                      0                    1       60.967        0.000                      0                    1  
SYS_CLK_VIRT   SYS_CLK             13.501        0.000                      0                    1        5.389        0.000                      0                    1  
SYS_CLK        SYS_CLK_VIRT         8.194        0.000                      0                   17        4.249        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         41.028        0.000                      0                  102        6.291        0.000                      0                  102  
**async_default**                                                                           SYS_CLK                                                                                     SYS_CLK                                                                                          13.738        0.000                      0                 2094        0.141        0.000                      0                 2094  
**async_default**                                                                           SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          15.417        0.000                      0                    2        4.529        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.402        0.000                      0                  100        0.284        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.414ns  (logic 0.772ns (22.610%)  route 2.642ns (77.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 105.054 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=9, routed)           0.852    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y140        LUT5 (Prop_lut5_I4_O)        0.124    57.072 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=2, routed)           0.538    57.610    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]_0
    SLICE_X54Y140        LUT4 (Prop_lut4_I2_O)        0.124    57.734 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.252    58.986    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.607   105.054    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/C
                         clock pessimism              0.475   105.529    
                         clock uncertainty           -0.035   105.493    
    SLICE_X52Y136        FDCE (Setup_fdce_C_CE)      -0.169   105.324    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        105.324    
                         arrival time                         -58.986    
  -------------------------------------------------------------------
                         slack                                 46.338    

Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.414ns  (logic 0.772ns (22.610%)  route 2.642ns (77.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 105.054 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=9, routed)           0.852    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y140        LUT5 (Prop_lut5_I4_O)        0.124    57.072 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=2, routed)           0.538    57.610    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]_0
    SLICE_X54Y140        LUT4 (Prop_lut4_I2_O)        0.124    57.734 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.252    58.986    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.607   105.054    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
                         clock pessimism              0.475   105.529    
                         clock uncertainty           -0.035   105.493    
    SLICE_X52Y136        FDCE (Setup_fdce_C_CE)      -0.169   105.324    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                        105.324    
                         arrival time                         -58.986    
  -------------------------------------------------------------------
                         slack                                 46.338    

Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.414ns  (logic 0.772ns (22.610%)  route 2.642ns (77.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 105.054 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=9, routed)           0.852    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y140        LUT5 (Prop_lut5_I4_O)        0.124    57.072 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=2, routed)           0.538    57.610    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]_0
    SLICE_X54Y140        LUT4 (Prop_lut4_I2_O)        0.124    57.734 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.252    58.986    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.607   105.054    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/C
                         clock pessimism              0.475   105.529    
                         clock uncertainty           -0.035   105.493    
    SLICE_X52Y136        FDCE (Setup_fdce_C_CE)      -0.169   105.324    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                        105.324    
                         arrival time                         -58.986    
  -------------------------------------------------------------------
                         slack                                 46.338    

Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.414ns  (logic 0.772ns (22.610%)  route 2.642ns (77.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 105.054 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=9, routed)           0.852    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y140        LUT5 (Prop_lut5_I4_O)        0.124    57.072 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=2, routed)           0.538    57.610    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]_0
    SLICE_X54Y140        LUT4 (Prop_lut4_I2_O)        0.124    57.734 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.252    58.986    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.607   105.054    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.475   105.529    
                         clock uncertainty           -0.035   105.493    
    SLICE_X52Y136        FDCE (Setup_fdce_C_CE)      -0.169   105.324    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        105.324    
                         arrival time                         -58.986    
  -------------------------------------------------------------------
                         slack                                 46.338    

Slack (MET) :             46.375ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/trst_n_int_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.379ns  (logic 0.583ns (17.253%)  route 2.796ns (82.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X51Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDCE (Prop_fdce_C_Q)         0.459    56.031 f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/Q
                         net (fo=85, routed)          1.940    57.971    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/trst_n_int_reg
    SLICE_X55Y139        LUT4 (Prop_lut4_I3_O)        0.124    58.095 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.856    58.951    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.609   105.056    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[20]/C
                         clock pessimism              0.475   105.531    
                         clock uncertainty           -0.035   105.495    
    SLICE_X56Y137        FDCE (Setup_fdce_C_CE)      -0.169   105.326    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        105.326    
                         arrival time                         -58.951    
  -------------------------------------------------------------------
                         slack                                 46.375    

Slack (MET) :             46.375ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/trst_n_int_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.379ns  (logic 0.583ns (17.253%)  route 2.796ns (82.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X51Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDCE (Prop_fdce_C_Q)         0.459    56.031 f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/Q
                         net (fo=85, routed)          1.940    57.971    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/trst_n_int_reg
    SLICE_X55Y139        LUT4 (Prop_lut4_I3_O)        0.124    58.095 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.856    58.951    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.609   105.056    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/C
                         clock pessimism              0.475   105.531    
                         clock uncertainty           -0.035   105.495    
    SLICE_X56Y137        FDCE (Setup_fdce_C_CE)      -0.169   105.326    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        105.326    
                         arrival time                         -58.951    
  -------------------------------------------------------------------
                         slack                                 46.375    

Slack (MET) :             46.375ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/trst_n_int_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.379ns  (logic 0.583ns (17.253%)  route 2.796ns (82.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X51Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDCE (Prop_fdce_C_Q)         0.459    56.031 f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/Q
                         net (fo=85, routed)          1.940    57.971    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/trst_n_int_reg
    SLICE_X55Y139        LUT4 (Prop_lut4_I3_O)        0.124    58.095 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.856    58.951    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.609   105.056    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/C
                         clock pessimism              0.475   105.531    
                         clock uncertainty           -0.035   105.495    
    SLICE_X56Y137        FDCE (Setup_fdce_C_CE)      -0.169   105.326    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        105.326    
                         arrival time                         -58.951    
  -------------------------------------------------------------------
                         slack                                 46.375    

Slack (MET) :             46.432ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.323ns  (logic 0.772ns (23.232%)  route 2.551ns (76.768%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=9, routed)           0.852    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y140        LUT5 (Prop_lut5_I4_O)        0.124    57.072 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=2, routed)           0.538    57.610    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]_0
    SLICE_X54Y140        LUT4 (Prop_lut4_I2_O)        0.124    57.734 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.161    58.895    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X52Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.609   105.056    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/C
                         clock pessimism              0.475   105.531    
                         clock uncertainty           -0.035   105.495    
    SLICE_X52Y138        FDCE (Setup_fdce_C_CE)      -0.169   105.326    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        105.326    
                         arrival time                         -58.895    
  -------------------------------------------------------------------
                         slack                                 46.432    

Slack (MET) :             46.432ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.323ns  (logic 0.772ns (23.232%)  route 2.551ns (76.768%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=9, routed)           0.852    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y140        LUT5 (Prop_lut5_I4_O)        0.124    57.072 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=2, routed)           0.538    57.610    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]_0
    SLICE_X54Y140        LUT4 (Prop_lut4_I2_O)        0.124    57.734 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.161    58.895    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X52Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.609   105.056    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism              0.475   105.531    
                         clock uncertainty           -0.035   105.495    
    SLICE_X52Y138        FDCE (Setup_fdce_C_CE)      -0.169   105.326    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        105.326    
                         arrival time                         -58.895    
  -------------------------------------------------------------------
                         slack                                 46.432    

Slack (MET) :             46.432ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.323ns  (logic 0.772ns (23.232%)  route 2.551ns (76.768%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=9, routed)           0.852    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y140        LUT5 (Prop_lut5_I4_O)        0.124    57.072 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=2, routed)           0.538    57.610    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]_0
    SLICE_X54Y140        LUT4 (Prop_lut4_I2_O)        0.124    57.734 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.161    58.895    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X52Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.609   105.056    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
                         clock pessimism              0.475   105.531    
                         clock uncertainty           -0.035   105.495    
    SLICE_X52Y138        FDCE (Setup_fdce_C_CE)      -0.169   105.326    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        105.326    
                         arrival time                         -58.895    
  -------------------------------------------------------------------
                         slack                                 46.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.641     1.838    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X51Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136        FDCE (Prop_fdce_C_Q)         0.141     1.979 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/Q
                         net (fo=1, routed)           0.100     2.079    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[28]
    SLICE_X52Y136        LUT3 (Prop_lut3_I2_O)        0.045     2.124 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[27]_i_1__0/O
                         net (fo=1, routed)           0.000     2.124    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[27]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/C
                         clock pessimism             -0.597     1.853    
    SLICE_X52Y136        FDCE (Hold_fdce_C_D)         0.121     1.974    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDCE (Prop_fdce_C_Q)         0.141     1.980 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/Q
                         net (fo=4, routed)           0.103     2.083    i_scr1/i_core_top/i_tapc/p_0_in
    SLICE_X52Y137        LUT3 (Prop_lut3_I2_O)        0.045     2.128 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.128    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_0
    SLICE_X52Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism             -0.599     1.852    
    SLICE_X52Y137        FDCE (Hold_fdce_C_D)         0.121     1.973    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.040%)  route 0.098ns (31.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.643     1.840    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X50Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDCE (Prop_fdce_C_Q)         0.164     2.004 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/Q
                         net (fo=1, routed)           0.098     2.102    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[23]
    SLICE_X52Y138        LUT3 (Prop_lut3_I2_O)        0.045     2.147 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000     2.147    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[22]
    SLICE_X52Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/C
                         clock pessimism             -0.597     1.856    
    SLICE_X52Y138        FDCE (Hold_fdce_C_D)         0.121     1.977    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDCE (Prop_fdce_C_Q)         0.164     2.006 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.108     2.114    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[10]
    SLICE_X56Y140        LUT3 (Prop_lut3_I2_O)        0.045     2.159 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.159    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[9]_i_1_n_0
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]/C
                         clock pessimism             -0.596     1.858    
    SLICE_X56Y140        FDCE (Hold_fdce_C_D)         0.121     1.979    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.368%)  route 0.126ns (37.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.646     1.843    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.164     2.007 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.126     2.133    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[4]
    SLICE_X54Y142        LUT5 (Prop_lut5_I2_O)        0.045     2.178 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000     2.178    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism             -0.596     1.858    
    SLICE_X54Y142        FDCE (Hold_fdce_C_D)         0.121     1.979    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.998%)  route 0.128ns (38.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.646     1.843    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.164     2.007 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.128     2.135    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[4]
    SLICE_X54Y142        LUT4 (Prop_lut4_I1_O)        0.045     2.180 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.180    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1_n_0
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism             -0.596     1.858    
    SLICE_X54Y142        FDCE (Hold_fdce_C_D)         0.121     1.979    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.105     2.109    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[1]
    SLICE_X53Y137        LUT3 (Prop_lut3_I2_O)        0.045     2.154 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.154    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1_n_0
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
                         clock pessimism             -0.599     1.852    
    SLICE_X53Y137        FDCE (Hold_fdce_C_D)         0.092     1.944    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDCE (Prop_fdce_C_Q)         0.164     2.005 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/Q
                         net (fo=2, routed)           0.126     2.131    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[11]
    SLICE_X52Y141        LUT5 (Prop_lut5_I2_O)        0.045     2.176 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.176    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_0
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism             -0.613     1.841    
    SLICE_X52Y141        FDCE (Hold_fdce_C_D)         0.121     1.962    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.679%)  route 0.147ns (41.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDCE (Prop_fdce_C_Q)         0.164     2.005 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/Q
                         net (fo=1, routed)           0.147     2.152    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[15]
    SLICE_X56Y140        LUT3 (Prop_lut3_I2_O)        0.045     2.197 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.197    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[14]_i_1_n_0
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/C
                         clock pessimism             -0.596     1.858    
    SLICE_X56Y140        FDCE (Hold_fdce_C_D)         0.121     1.979    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.164     2.006 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/Q
                         net (fo=5, routed)           0.116     2.123    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[10]
    SLICE_X55Y142        LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.168    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[0]_i_1_n_0
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/C
                         clock pessimism             -0.599     1.855    
    SLICE_X55Y142        FDCE (Hold_fdce_C_D)         0.091     1.946    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_TCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { JD[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  JD_IBUF_BUFG[3]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y139  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y142  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y141  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X52Y141  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y137  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y138  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y138  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y140  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y141  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y141  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y141  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y140  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y136  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y136  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y139  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y139  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y141  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  OSC_100
  To Clock:  OSC_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :           17  Failing Endpoints,  Worst Slack       -0.525ns,  Total Violation       -3.349ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.525ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        25.160ns  (logic 8.286ns (32.933%)  route 16.874ns (67.067%))
  Logic Levels:           46  (CARRY4=14 LUT2=7 LUT3=2 LUT4=5 LUT5=9 LUT6=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 22.932 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.402    20.625    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X50Y113        LUT2 (Prop_lut2_I0_O)        0.124    20.749 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.572    21.322    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X49Y113        LUT6 (Prop_lut6_I1_O)        0.124    21.446 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_16/O
                         net (fo=1, routed)           0.571    22.017    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_16_n_0
    SLICE_X51Y116        LUT6 (Prop_lut6_I3_O)        0.124    22.141 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_6/O
                         net (fo=1, routed)           0.650    22.791    i_system/ahblite_axi_bridge_0/U0/AHB_IF/set_hready
    SLICE_X48Y117        LUT5 (Prop_lut5_I2_O)        0.124    22.915 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2/O
                         net (fo=1, routed)           0.000    22.915    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_n_0
    SLICE_X48Y117        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.601    22.932    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X48Y117        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/C
                         clock pessimism             -0.487    22.444    
                         clock uncertainty           -0.086    22.359    
    SLICE_X48Y117        FDSE (Setup_fdse_C_D)        0.031    22.390    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg
  -------------------------------------------------------------------
                         required time                         22.390    
                         arrival time                         -22.915    
  -------------------------------------------------------------------
                         slack                                 -0.525    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        25.070ns  (logic 8.286ns (33.051%)  route 16.784ns (66.949%))
  Logic Levels:           46  (CARRY4=14 LUT2=7 LUT3=2 LUT4=6 LUT5=9 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 22.932 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.402    20.625    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X50Y113        LUT2 (Prop_lut2_I0_O)        0.124    20.749 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.770    21.519    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X50Y116        LUT4 (Prop_lut4_I2_O)        0.124    21.643 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[0]_i_3/O
                         net (fo=2, routed)           0.505    22.148    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[0]_i_3_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I4_O)        0.124    22.272 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_2/O
                         net (fo=1, routed)           0.428    22.701    i_system/ahblite_axi_bridge_0/U0/AHB_IF/set_hresp_err
    SLICE_X50Y117        LUT5 (Prop_lut5_I1_O)        0.124    22.825 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_i_1/O
                         net (fo=1, routed)           0.000    22.825    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_i_1_n_0
    SLICE_X50Y117        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.601    22.932    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X50Y117        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/C
                         clock pessimism             -0.487    22.444    
                         clock uncertainty           -0.086    22.359    
    SLICE_X50Y117        FDRE (Setup_fdre_C_D)        0.081    22.440    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg
  -------------------------------------------------------------------
                         required time                         22.440    
                         arrival time                         -22.825    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.689ns  (logic 8.286ns (33.561%)  route 16.403ns (66.439%))
  Logic Levels:           46  (CARRY4=14 LUT2=6 LUT3=3 LUT4=6 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 22.933 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.391    20.614    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.124    20.738 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.332    21.070    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    21.194 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.326    21.520    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X50Y116        LUT4 (Prop_lut4_I3_O)        0.124    21.644 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.286    21.930    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I5_O)        0.124    22.054 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.390    22.444    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X53Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.602    22.933    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X53Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/C
                         clock pessimism             -0.487    22.445    
                         clock uncertainty           -0.086    22.360    
    SLICE_X53Y116        FDRE (Setup_fdre_C_CE)      -0.205    22.155    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -22.444    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.689ns  (logic 8.286ns (33.561%)  route 16.403ns (66.439%))
  Logic Levels:           46  (CARRY4=14 LUT2=6 LUT3=3 LUT4=6 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 22.933 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.391    20.614    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.124    20.738 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.332    21.070    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    21.194 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.326    21.520    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X50Y116        LUT4 (Prop_lut4_I3_O)        0.124    21.644 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.286    21.930    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I5_O)        0.124    22.054 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.390    22.444    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X53Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.602    22.933    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X53Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/C
                         clock pessimism             -0.487    22.445    
                         clock uncertainty           -0.086    22.360    
    SLICE_X53Y116        FDRE (Setup_fdre_C_CE)      -0.205    22.155    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -22.444    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.633ns  (logic 8.286ns (33.638%)  route 16.347ns (66.362%))
  Logic Levels:           46  (CARRY4=14 LUT2=6 LUT3=3 LUT4=6 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 22.933 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.391    20.614    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.124    20.738 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.332    21.070    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    21.194 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.326    21.520    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X50Y116        LUT4 (Prop_lut4_I3_O)        0.124    21.644 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.286    21.930    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I5_O)        0.124    22.054 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.333    22.387    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X51Y116        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.602    22.933    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X51Y116        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/C
                         clock pessimism             -0.487    22.445    
                         clock uncertainty           -0.086    22.360    
    SLICE_X51Y116        FDSE (Setup_fdse_C_CE)      -0.205    22.155    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -22.387    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.633ns  (logic 8.286ns (33.638%)  route 16.347ns (66.362%))
  Logic Levels:           46  (CARRY4=14 LUT2=6 LUT3=3 LUT4=6 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 22.933 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.391    20.614    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.124    20.738 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.332    21.070    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    21.194 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.326    21.520    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X50Y116        LUT4 (Prop_lut4_I3_O)        0.124    21.644 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.286    21.930    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I5_O)        0.124    22.054 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.333    22.387    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.602    22.933    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X51Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/C
                         clock pessimism             -0.487    22.445    
                         clock uncertainty           -0.086    22.360    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205    22.155    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -22.387    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.633ns  (logic 8.286ns (33.638%)  route 16.347ns (66.362%))
  Logic Levels:           46  (CARRY4=14 LUT2=6 LUT3=3 LUT4=6 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 22.933 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.391    20.614    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.124    20.738 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.332    21.070    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    21.194 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.326    21.520    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X50Y116        LUT4 (Prop_lut4_I3_O)        0.124    21.644 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.286    21.930    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I5_O)        0.124    22.054 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.333    22.387    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.602    22.933    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X51Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/C
                         clock pessimism             -0.487    22.445    
                         clock uncertainty           -0.086    22.360    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205    22.155    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -22.387    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.633ns  (logic 8.286ns (33.638%)  route 16.347ns (66.362%))
  Logic Levels:           46  (CARRY4=14 LUT2=6 LUT3=3 LUT4=6 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 22.933 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.391    20.614    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.124    20.738 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.332    21.070    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    21.194 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.326    21.520    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X50Y116        LUT4 (Prop_lut4_I3_O)        0.124    21.644 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.286    21.930    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I5_O)        0.124    22.054 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.333    22.387    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.602    22.933    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X51Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/C
                         clock pessimism             -0.487    22.445    
                         clock uncertainty           -0.086    22.360    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205    22.155    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -22.387    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.633ns  (logic 8.286ns (33.638%)  route 16.347ns (66.362%))
  Logic Levels:           46  (CARRY4=14 LUT2=6 LUT3=3 LUT4=6 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 22.933 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.391    20.614    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.124    20.738 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.332    21.070    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    21.194 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.326    21.520    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X50Y116        LUT4 (Prop_lut4_I3_O)        0.124    21.644 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.286    21.930    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I5_O)        0.124    22.054 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.333    22.387    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.602    22.933    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X51Y116        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/C
                         clock pessimism             -0.487    22.445    
                         clock uncertainty           -0.086    22.360    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205    22.155    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -22.387    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.902ns  (logic 8.286ns (33.275%)  route 16.616ns (66.725%))
  Logic Levels:           46  (CARRY4=14 LUT2=7 LUT3=3 LUT4=6 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 22.934 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.728    -2.246    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X29Y115        FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.418    -1.372    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.124    -1.248 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=332, routed)         0.857    -0.391    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X29Y113        LUT5 (Prop_lut5_I3_O)        0.124    -0.267 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88/O
                         net (fo=1, routed)           0.421     0.154    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_88_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.278 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70/O
                         net (fo=1, routed)           0.000     0.278    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_70_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.810 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.810    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_48_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.924 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.924    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_34_n_0
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.152 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_17/CO[2]
                         net (fo=1, routed)           0.702     1.854    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.313     2.167 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_5/O
                         net (fo=3, routed)           0.276     2.443    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2exu_i_match[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=72, routed)          0.782     3.349    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_vd
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=14, routed)          0.176     3.649    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.773 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.607     4.380    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X18Y109        LUT5 (Prop_lut5_I0_O)        0.124     4.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X18Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.150    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.264    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_20_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.378    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_18_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.492    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_47_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.720    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_22_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.834    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X18Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.105 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.579     6.684    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.373     7.057 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.556     7.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.299     8.036    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_5
    SLICE_X28Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=178, routed)         0.808     8.968    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X34Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/O
                         net (fo=29, routed)          0.473     9.565    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_7
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.689 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25/O
                         net (fo=1, routed)           0.640    10.329    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_25_n_0
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.453 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_15/O
                         net (fo=1, routed)           0.000    10.453    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][12][0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.985 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.213 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.439    11.652    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][30]_1[0]
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.313    11.965 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=2, routed)           0.584    12.549    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    12.673 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_9/O
                         net (fo=36, routed)          0.228    12.901    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.025 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_exc_req_r_i_4/O
                         net (fo=8, routed)           0.446    13.471    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X37Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.595 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.311    13.906    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X37Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.030 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.344    14.374    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X37Y111        LUT5 (Prop_lut5_I3_O)        0.124    14.498 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=6, routed)           0.451    14.949    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.073 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.241    15.314    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    15.438 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc[0]_i_3/O
                         net (fo=49, routed)          0.612    16.050    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.124    16.174 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_5/O
                         net (fo=32, routed)          0.737    16.911    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_runctrl_reg[fetch_src]
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.124    17.035 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.074    18.109    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.233 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    18.636    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124    18.760 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.540    19.301    i_scr1/i_imem_ahb/port_sel
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.425 f  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.674    20.099    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.124    20.223 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.402    20.625    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X50Y113        LUT2 (Prop_lut2_I0_O)        0.124    20.749 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.529    21.278    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X51Y115        LUT4 (Prop_lut4_I2_O)        0.124    21.402 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/M_AXI_ARVALID_i_i_3/O
                         net (fo=2, routed)           0.443    21.845    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/M_AXI_ARVALID_i_reg
    SLICE_X53Y117        LUT5 (Prop_lut5_I0_O)        0.124    21.969 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/M_AXI_ARVALID_i_i_2/O
                         net (fo=1, routed)           0.563    22.532    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/set_axi_raddr
    SLICE_X50Y115        LUT3 (Prop_lut3_I0_O)        0.124    22.656 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/M_AXI_ARVALID_i_i_1/O
                         net (fo=1, routed)           0.000    22.656    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg_0
    SLICE_X50Y115        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.603    22.934    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/s_ahb_hclk
    SLICE_X50Y115        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/C
                         clock pessimism             -0.487    22.446    
                         clock uncertainty           -0.086    22.361    
    SLICE_X50Y115        FDRE (Setup_fdre_C_D)        0.077    22.438    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                         -22.656    
  -------------------------------------------------------------------
                         slack                                 -0.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.856%)  route 0.157ns (55.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.554    -0.541    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y66         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/Q
                         net (fo=1, routed)           0.157    -0.256    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][38]
    SLICE_X34Y67         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.818    -0.315    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X34Y67         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[60]/C
                         clock pessimism              0.034    -0.281    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.006    -0.275    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[60]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.580%)  route 0.206ns (59.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.559    -0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X35Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.206    -0.189    i_system/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[31]
    SLICE_X39Y49         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.835    -0.299    i_system/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X39Y49         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[10]/C
                         clock pessimism              0.039    -0.260    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.046    -0.214    i_system/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[10]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.881%)  route 0.222ns (61.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.558    -0.537    i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X35Y54         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[0]/Q
                         net (fo=1, routed)           0.222    -0.174    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff4_reg[15][0]
    SLICE_X39Y53         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.827    -0.306    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_dclk_o
    SLICE_X39Y53         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[0]/C
                         clock pessimism              0.034    -0.272    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.070    -0.202    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.645%)  route 0.159ns (55.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.554    -0.541    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y66         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[61]/Q
                         net (fo=1, routed)           0.159    -0.254    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][39]
    SLICE_X34Y67         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.818    -0.315    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X34Y67         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[61]/C
                         clock pessimism              0.034    -0.281    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)        -0.001    -0.282    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[61]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.415%)  route 0.217ns (60.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.554    -0.541    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y66         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[49]/Q
                         net (fo=1, routed)           0.217    -0.183    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][27]
    SLICE_X32Y68         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.818    -0.315    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X32Y68         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[49]/C
                         clock pessimism              0.034    -0.281    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.066    -0.215    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[49]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.984%)  route 0.212ns (60.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.554    -0.541    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y66         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[52]/Q
                         net (fo=1, routed)           0.212    -0.188    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][30]
    SLICE_X34Y68         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.817    -0.316    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X34Y68         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[52]/C
                         clock pessimism              0.034    -0.282    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.059    -0.223    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[52]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.566%)  route 0.188ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.554    -0.541    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y66         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[54]/Q
                         net (fo=1, routed)           0.188    -0.226    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][32]
    SLICE_X33Y68         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.818    -0.315    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X33Y68         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[54]/C
                         clock pessimism              0.034    -0.281    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.017    -0.264    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[54]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.908%)  route 0.231ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.560    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X32Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=2, routed)           0.231    -0.163    i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_wire[3]
    SLICE_X37Y53         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.827    -0.306    i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X37Y53         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_i_reg[3]/C
                         clock pessimism              0.034    -0.272    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.070    -0.202    i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.102%)  route 0.239ns (62.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.565    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/Q
                         net (fo=3, routed)           0.239    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/in_write_mode_reg[0]
    SLICE_X31Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X31Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                         clock pessimism              0.034    -0.266    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.075    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRDATA_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.894%)  route 0.261ns (67.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.563    -0.532    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X48Y98         FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.261    -0.143    i_system/ahblite_axi_bridge_0/U0/AHB_IF/m_axi_rdata[9]
    SLICE_X50Y106        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRDATA_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.917    -0.217    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X50Y106        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRDATA_i_reg[9]/C
                         clock pessimism              0.034    -0.183    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)        -0.002    -0.185    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRDATA_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 12.400 }
Period(ns):         24.800
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X0Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X2Y18    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X1Y14    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X1Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X0Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X0Y18    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X1Y16    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X1Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X0Y20    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         24.800      21.856     RAMB36_X2Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       24.800      135.200    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X38Y73    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X38Y73    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X38Y73    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X38Y73    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X42Y74    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.400      11.150     SLICE_X42Y74    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y42    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.400      11.150     SLICE_X42Y42    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll_clk_wiz_0_0
  To Clock:  clkfbout_sys_pll_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  i_sys_pll/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.364ns (22.713%)  route 4.641ns (77.287%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.914     5.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.299     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.984     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.743     9.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I2_O)        0.124     9.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.326    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.077    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.383    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 26.995    

Slack (MET) :             27.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.364ns (22.751%)  route 4.631ns (77.249%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.914     5.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.299     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.984     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.733     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I2_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.326    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.081    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.387    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 27.009    

Slack (MET) :             27.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.021ns (19.197%)  route 4.297ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.478     3.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.256     6.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.295     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.892     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     8.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 27.186    

Slack (MET) :             27.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.021ns (19.197%)  route 4.297ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.478     3.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.256     6.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.295     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.892     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     8.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 27.186    

Slack (MET) :             27.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.021ns (19.197%)  route 4.297ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.478     3.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.256     6.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.295     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.892     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     8.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 27.186    

Slack (MET) :             27.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.021ns (19.197%)  route 4.297ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.478     3.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.256     6.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.295     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.892     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     8.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 27.186    

Slack (MET) :             27.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.021ns (19.197%)  route 4.297ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.478     3.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.256     6.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.295     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.892     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     8.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 27.186    

Slack (MET) :             27.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.021ns (19.197%)  route 4.297ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.478     3.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.256     6.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.295     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.892     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     8.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 27.186    

Slack (MET) :             27.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.364ns (23.601%)  route 4.415ns (76.399%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.914     5.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.299     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.984     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.517     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I2_O)        0.124     9.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.326    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.079    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 27.223    

Slack (MET) :             27.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.364ns (24.264%)  route 4.258ns (75.736%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.914     5.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.299     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.984     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.521 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.360     8.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     9.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.326    36.342    
                         clock uncertainty           -0.035    36.307    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.029    36.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 27.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.520%)  route 0.160ns (41.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X31Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.128     1.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.160     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[2]
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.098     1.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4
    SLICE_X31Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.833     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X31Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.109     1.544    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.091     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X30Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.365     1.286    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.251ns (54.161%)  route 0.212ns (45.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X30Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.148     1.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.212     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][2]
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.103     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.131     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.247ns (53.762%)  route 0.212ns (46.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X30Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.148     1.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.212     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][2]
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.099     1.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[1]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.121     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.125     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.829     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.343     1.307    
    SLICE_X34Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.128     1.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X30Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.365     1.286    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.847%)  route 0.302ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/Q
                         net (fo=4, routed)           0.302     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_reg[4]
    SLICE_X40Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.833     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.114     1.539    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.070     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.112     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X30Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.365     1.286    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.080%)  route 0.313ns (68.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/Q
                         net (fo=10, routed)          0.313     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/DI[0]
    SLICE_X40Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.833     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X40Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                         clock pessimism             -0.114     1.539    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.070     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X31Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X31Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X31Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.378     1.273    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.076     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       92.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.108ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.622ns (25.320%)  route 4.784ns (74.680%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.784    12.881    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y143        LUT3 (Prop_lut3_I0_O)        0.124    13.005 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.005    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1_n_0
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X54Y143        FDCE (Setup_fdce_C_D)        0.079   105.114    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.114    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                 92.108    

Slack (MET) :             92.230ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 1.622ns (25.815%)  route 4.661ns (74.185%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.661    12.759    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y142        LUT5 (Prop_lut5_I0_O)        0.124    12.883 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000    12.883    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000   105.059    
                         clock uncertainty           -0.025   105.034    
    SLICE_X54Y142        FDCE (Setup_fdce_C_D)        0.079   105.113    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                        105.113    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                 92.230    

Slack (MET) :             92.290ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.622ns (26.066%)  route 4.600ns (73.934%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.600    12.698    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y143        LUT3 (Prop_lut3_I0_O)        0.124    12.822 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.822    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1_n_0
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X54Y143        FDCE (Setup_fdce_C_D)        0.077   105.112    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        105.112    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                 92.290    

Slack (MET) :             92.302ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 1.622ns (26.100%)  route 4.592ns (73.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.592    12.690    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.124    12.814 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.814    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1_n_0
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X54Y143        FDCE (Setup_fdce_C_D)        0.081   105.116    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        105.116    
                         arrival time                         -12.814    
  -------------------------------------------------------------------
                         slack                                 92.302    

Slack (MET) :             92.605ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.510ns (19.251%)  route 2.137ns (80.749%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.137     9.191    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.056     9.247 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.247    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X54Y142        FDCE (Setup_fdce_C_D)        0.035   101.852    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.852    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                 92.605    

Slack (MET) :             92.606ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.510ns (19.259%)  route 2.136ns (80.741%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.136     9.190    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y142        LUT4 (Prop_lut4_I0_O)        0.056     9.246 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.246    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1_n_0
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X54Y142        FDCE (Setup_fdce_C_D)        0.035   101.852    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        101.852    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 92.606    

Slack (MET) :             92.655ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.510ns (19.635%)  route 2.086ns (80.365%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 101.841 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.086     9.139    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y141        LUT4 (Prop_lut4_I0_O)        0.056     9.195 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.195    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1_n_0
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644   101.841    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
                         clock pessimism              0.000   101.841    
                         clock uncertainty           -0.025   101.816    
    SLICE_X52Y141        FDCE (Setup_fdce_C_D)        0.034   101.850    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        101.850    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 92.655    

Slack (MET) :             92.662ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.510ns (19.680%)  route 2.080ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 101.841 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.080     9.133    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y141        LUT3 (Prop_lut3_I0_O)        0.056     9.189 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.189    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1_n_0
    SLICE_X52Y141        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644   101.841    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y141        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism              0.000   101.841    
                         clock uncertainty           -0.025   101.816    
    SLICE_X52Y141        FDPE (Setup_fdpe_C_D)        0.035   101.851    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        101.851    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 92.662    

Slack (MET) :             92.663ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.510ns (19.688%)  route 2.079ns (80.312%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 101.841 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.079     9.132    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y141        LUT2 (Prop_lut2_I0_O)        0.056     9.188 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.188    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1_n_0
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644   101.841    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism              0.000   101.841    
                         clock uncertainty           -0.025   101.816    
    SLICE_X52Y141        FDCE (Setup_fdce_C_D)        0.035   101.851    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        101.851    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 92.663    

Slack (MET) :             92.667ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.510ns (19.718%)  route 2.075ns (80.282%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 101.841 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.075     9.128    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y141        LUT5 (Prop_lut5_I0_O)        0.056     9.184 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.184    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_0
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644   101.841    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000   101.841    
                         clock uncertainty           -0.025   101.816    
    SLICE_X52Y141        FDCE (Setup_fdce_C_D)        0.035   101.851    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        101.851    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 92.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.529ns (35.245%)  route 2.809ns (64.755%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           2.809    10.838    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X52Y136        LUT3 (Prop_lut3_I2_O)        0.100    10.938 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.000    10.938    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[31]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733     5.568    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     5.568    
                         clock uncertainty            0.025     5.593    
    SLICE_X52Y136        FDCE (Hold_fdce_C_D)         0.331     5.924    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.924    
                         arrival time                          10.938    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.021ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.529ns (35.169%)  route 2.819ns (64.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           2.819    10.848    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[1]
    SLICE_X56Y138        LUT3 (Prop_lut3_I1_O)        0.100    10.948 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    10.948    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2_n_0
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y138        FDCE (Hold_fdce_C_D)         0.331     5.927    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          10.948    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.253ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.529ns (33.827%)  route 2.991ns (66.173%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           2.991    11.020    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X55Y141        LUT3 (Prop_lut3_I2_O)        0.100    11.120 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    11.120    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2_n_0
    SLICE_X55Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X55Y141        FDCE (Hold_fdce_C_D)         0.271     5.868    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.868    
                         arrival time                          11.120    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.261ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.527ns (33.746%)  route 2.998ns (66.254%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.998    11.025    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y137        LUT4 (Prop_lut4_I2_O)        0.100    11.125 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1/O
                         net (fo=1, routed)           0.000    11.125    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1_n_0
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.734     5.569    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000     5.569    
                         clock uncertainty            0.025     5.594    
    SLICE_X53Y137        FDCE (Hold_fdce_C_D)         0.271     5.865    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                         -5.865    
                         arrival time                          11.125    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.269ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.527ns (33.246%)  route 3.066ns (66.754%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.066    11.093    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y137        LUT4 (Prop_lut4_I0_O)        0.100    11.193 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.193    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1_n_0
    SLICE_X52Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.734     5.569    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000     5.569    
                         clock uncertainty            0.025     5.594    
    SLICE_X52Y137        FDCE (Hold_fdce_C_D)         0.331     5.925    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.925    
                         arrival time                          11.193    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.283ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.529ns (33.180%)  route 3.079ns (66.820%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           3.079    11.108    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[1]
    SLICE_X54Y140        LUT6 (Prop_lut6_I0_O)        0.100    11.208 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.208    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1_n_0
    SLICE_X54Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X54Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X54Y140        FDCE (Hold_fdce_C_D)         0.330     5.926    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.926    
                         arrival time                          11.208    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.329ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.527ns (33.233%)  route 3.068ns (66.767%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.068    11.095    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y139        LUT3 (Prop_lut3_I0_O)        0.100    11.195 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1/O
                         net (fo=1, routed)           0.000    11.195    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1_n_0
    SLICE_X53Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X53Y139        FDCE (Hold_fdce_C_D)         0.270     5.866    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                         -5.866    
                         arrival time                          11.195    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.450ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.527ns (32.400%)  route 3.186ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.186    11.213    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.100    11.313 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    11.313    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1_n_0
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.734     5.569    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
                         clock pessimism              0.000     5.569    
                         clock uncertainty            0.025     5.594    
    SLICE_X53Y137        FDCE (Hold_fdce_C_D)         0.270     5.864    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.864    
                         arrival time                          11.313    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.527ns (32.407%)  route 3.185ns (67.593%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.185    11.212    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y137        LUT2 (Prop_lut2_I0_O)        0.100    11.312 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    11.312    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1_n_0
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.734     5.569    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000     5.569    
                         clock uncertainty            0.025     5.594    
    SLICE_X53Y137        FDCE (Hold_fdce_C_D)         0.269     5.863    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.863    
                         arrival time                          11.312    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.557ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.527ns (31.263%)  route 3.358ns (68.737%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.358    11.385    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y141        LUT3 (Prop_lut3_I0_O)        0.100    11.485 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    11.485    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1_n_0
    SLICE_X52Y141        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y141        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X52Y141        FDPE (Hold_fdpe_C_D)         0.331     5.928    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.928    
                         arrival time                          11.485    
  -------------------------------------------------------------------
                         slack                                  5.557    





---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       29.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       60.967ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (JTAG_TCK_VIRT rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        8.169ns  (logic 4.030ns (49.335%)  route 4.139ns (50.665%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y136        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDPE (Prop_fdpe_C_Q)         0.459    56.027 f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           4.139    60.166    JD_TRI[4]
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    63.737 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    63.737    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -6.600    93.375    
  -------------------------------------------------------------------
                         required time                         93.375    
                         arrival time                         -63.737    
  -------------------------------------------------------------------
                         slack                                 29.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.967ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            -50.000ns  (JTAG_TCK_VIRT rise@0.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.551ns  (logic 1.403ns (54.989%)  route 1.148ns (45.012%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.841ns = ( 51.841 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644    51.841    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDCE (Prop_fdce_C_Q)         0.146    51.987 r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/Q
                         net (fo=1, routed)           1.148    53.135    JD_OBUF[4]
    E2                   OBUFT (Prop_obuft_I_O)       1.257    54.392 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    54.392    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -6.600    -6.575    
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          54.392    
  -------------------------------------------------------------------
                         slack                                 60.967    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       13.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.501ns  (required time - arrival time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.663ns (28.736%)  route 4.124ns (71.264%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 22.836 - 24.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         1.539     4.839 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           3.512     8.350    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.474 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.612     9.086    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X60Y97         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.506    22.836    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X60Y97         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    22.836    
                         clock uncertainty           -0.232    22.604    
    SLICE_X60Y97         FDRE (Setup_fdre_C_D)       -0.016    22.588    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         22.588    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 13.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.389ns  (arrival time - required time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.351ns (16.646%)  route 1.758ns (83.354%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         0.306     3.606 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           1.560     5.166    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.045     5.211 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.198     5.409    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X60Y97         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.861    -0.273    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X60Y97         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    -0.273    
                         clock uncertainty            0.232    -0.041    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.060     0.019    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           5.409    
  -------------------------------------------------------------------
                         slack                                  5.389    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack        8.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LED[6]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.436ns  (logic 4.188ns (27.131%)  route 11.248ns (72.869%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 f  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 r  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          5.209     9.528    LED_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.074 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.074    LED[6]
    T9                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             12.376ns  (required time - arrival time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 4.491ns (39.933%)  route 6.756ns (60.067%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.618    -2.356    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X59Y85         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.937 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/Q
                         net (fo=17, routed)          2.501     0.564    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/mcr_reg[4][0]
    SLICE_X60Y97         LUT3 (Prop_lut3_I2_O)        0.327     0.891 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           4.255     5.146    FTDI_RXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.745     8.891 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000     8.891    FTDI_RXD
    D10                                                               r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                 12.376    

Slack (MET) :             17.418ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 3.981ns (64.151%)  route 2.225ns (35.849%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.617    -2.357    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y65         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.901 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           2.225     0.324    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.525     3.849 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.849    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                 17.418    

Slack (MET) :             17.519ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LED[5]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 3.963ns (64.910%)  route 2.143ns (35.090%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.617    -2.357    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y65         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.901 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.143     0.242    LED_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         3.507     3.749 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.749    LED[5]
    J5                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 17.519    

Slack (MET) :             17.622ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 3.982ns (66.369%)  route 2.018ns (33.631%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.620    -2.354    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.898 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.018     0.120    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         3.526     3.645 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.645    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                 17.622    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 4.040ns (67.811%)  route 1.918ns (32.189%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.620    -2.354    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.836 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.918     0.082    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         3.522     3.604 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.604    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.714ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 4.036ns (68.321%)  route 1.871ns (31.679%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.620    -2.354    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.836 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.871     0.035    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         3.518     3.554 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.554    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 17.714    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.986ns (67.555%)  route 1.914ns (32.445%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.619    -2.355    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.899 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.914     0.016    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         3.530     3.546 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.546    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 3.980ns (67.455%)  route 1.920ns (32.545%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.619    -2.355    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.899 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.920     0.021    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         3.524     3.545 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.545    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.749ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            24.800ns  (SYS_CLK_VIRT rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 4.059ns (69.112%)  route 1.814ns (30.888%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.800 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.619    -2.355    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    -1.837 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.814    -0.023    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         3.541     3.518 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.518    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     24.800    24.800 r  
                         ideal clock network latency
                                                      0.000    24.800    
                         clock pessimism              0.000    24.800    
                         clock uncertainty           -0.232    24.568    
                         output delay                -3.300    21.268    
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                 17.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.249ns  (arrival time - required time)
  Source:                 heartbeat_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LED[7]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 1.381ns (82.292%)  route 0.297ns (17.708%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.598    -0.497    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  heartbeat_reg/Q
                         net (fo=2, routed)           0.297    -0.059    LED_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.181 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.181    LED[7]
    T10                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.272ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDG[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.377ns (80.446%)  route 0.335ns (19.554%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.588    -0.507    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.335    -0.031    lopt_4
    F6                   OBUF (Prop_obuf_I_O)         1.236     1.205 r  LEDG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.205    LEDG[0]
    F6                                                                r  LEDG[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.287ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDB[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 1.386ns (80.269%)  route 0.341ns (19.731%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.341    -0.026    lopt
    E1                   OBUF (Prop_obuf_I_O)         1.245     1.219 r  LEDB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.219    LEDB[0]
    E1                                                                r  LEDB[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.308ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 1.393ns (79.733%)  route 0.354ns (20.267%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.588    -0.507    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.354     0.011    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         1.229     1.240 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.240    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.332ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDR[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 1.362ns (76.863%)  route 0.410ns (23.137%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.410     0.043    lopt_10
    J3                   OBUF (Prop_obuf_I_O)         1.221     1.264 r  LEDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.264    LEDR[2]
    J3                                                                r  LEDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.353ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDR[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.403ns (78.225%)  route 0.391ns (21.775%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.391     0.047    lopt_8
    G6                   OBUF (Prop_obuf_I_O)         1.239     1.286 r  LEDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.286    LEDR[0]
    G6                                                                r  LEDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.359ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 1.372ns (76.246%)  route 0.427ns (23.754%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.427     0.060    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     1.292 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.292    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.364ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.383ns (76.688%)  route 0.420ns (23.312%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.588    -0.507    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.420     0.077    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         1.219     1.296 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.296    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.367ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 1.406ns (77.803%)  route 0.401ns (22.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.401     0.057    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         1.242     1.299 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.299    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.367ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            LEDB[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 1.411ns (78.086%)  route 0.396ns (21.914%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.588    -0.507    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.396     0.053    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         1.247     1.299 r  LEDB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.299    LEDB[1]
    G4                                                                r  LEDB[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.232     0.232    
                         output delay                -3.300    -3.068    
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  4.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       41.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.028ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 1.604ns (22.907%)  route 5.399ns (77.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.713    13.603    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X51Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X51Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X51Y141        FDCE (Recov_fdce_C_CLR)     -0.402    54.631    i_scr1/i_core_top/i_tapc/trst_n_int_reg
  -------------------------------------------------------------------
                         required time                         54.631    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                 41.028    

Slack (MET) :             41.526ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 1.604ns (24.329%)  route 4.989ns (75.671%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.304    13.194    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X54Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                 41.526    

Slack (MET) :             41.526ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 1.604ns (24.329%)  route 4.989ns (75.671%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.304    13.194    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X54Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                 41.526    

Slack (MET) :             41.526ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 1.604ns (24.329%)  route 4.989ns (75.671%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.304    13.194    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X54Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                 41.526    

Slack (MET) :             41.609ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 1.604ns (24.979%)  route 4.818ns (75.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.132    13.022    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X55Y140        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X55Y140        FDCE (Recov_fdce_C_CLR)     -0.402    54.631    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         54.631    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                 41.609    

Slack (MET) :             41.655ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 1.604ns (24.979%)  route 4.818ns (75.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.132    13.022    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X55Y140        FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X55Y140        FDPE (Recov_fdpe_C_PRE)     -0.356    54.677    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.677    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                 41.655    

Slack (MET) :             41.767ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.604ns (25.608%)  route 4.660ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.974    12.864    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X55Y139        FDCE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X55Y139        FDCE (Recov_fdce_C_CLR)     -0.402    54.631    i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg
  -------------------------------------------------------------------
                         required time                         54.631    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                 41.767    

Slack (MET) :             41.767ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.604ns (25.608%)  route 4.660ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.974    12.864    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X55Y139        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X55Y139        FDCE (Recov_fdce_C_CLR)     -0.402    54.631    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.631    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                 41.767    

Slack (MET) :             42.281ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.604ns (27.694%)  route 4.188ns (72.306%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.503    12.393    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X55Y136        FDPE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y136        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X55Y136        FDPE (Recov_fdpe_C_PRE)     -0.356    54.674    i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg
  -------------------------------------------------------------------
                         required time                         54.674    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                 42.281    

Slack (MET) :             42.690ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.604ns (30.051%)  route 3.734ns (69.949%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686    10.766    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124    10.890 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.048    11.938    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X55Y135        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X55Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X55Y135        FDCE (Recov_fdce_C_CLR)     -0.402    54.628    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.628    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                 42.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[20]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.293ns (13.951%)  route 1.807ns (86.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.696     8.700    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/rst_n_dff_reg[1]
    SLICE_X56Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[20]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X56Y137        FDCE (Remov_fdce_C_CLR)     -0.067     2.409    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.293ns (13.951%)  route 1.807ns (86.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.696     8.700    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/rst_n_dff_reg[1]
    SLICE_X56Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X56Y137        FDCE (Remov_fdce_C_CLR)     -0.067     2.409    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.293ns (13.951%)  route 1.807ns (86.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.696     8.700    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/rst_n_dff_reg[1]
    SLICE_X56Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X56Y137        FDCE (Remov_fdce_C_CLR)     -0.067     2.409    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.316ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.293ns (13.951%)  route 1.807ns (86.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.696     8.700    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/rst_n_dff_reg[1]
    SLICE_X57Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X57Y137        FDCE (Remov_fdce_C_CLR)     -0.092     2.384    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.293ns (13.951%)  route 1.807ns (86.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.696     8.700    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/rst_n_dff_reg[1]
    SLICE_X57Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X57Y137        FDCE (Remov_fdce_C_CLR)     -0.092     2.384    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.293ns (13.951%)  route 1.807ns (86.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.696     8.700    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/rst_n_dff_reg[1]
    SLICE_X57Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X57Y137        FDCE (Remov_fdce_C_CLR)     -0.092     2.384    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.349ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.293ns (13.587%)  route 1.864ns (86.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.752     8.757    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/rst_n_dff_reg[1]
    SLICE_X52Y136        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/C
                         clock pessimism              0.000     2.450    
                         clock uncertainty            0.025     2.475    
    SLICE_X52Y136        FDCE (Remov_fdce_C_CLR)     -0.067     2.408    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           8.757    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.293ns (13.587%)  route 1.864ns (86.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.752     8.757    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/rst_n_dff_reg[1]
    SLICE_X52Y136        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
                         clock pessimism              0.000     2.450    
                         clock uncertainty            0.025     2.475    
    SLICE_X52Y136        FDCE (Remov_fdce_C_CLR)     -0.067     2.408    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           8.757    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.293ns (13.587%)  route 1.864ns (86.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.752     8.757    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/rst_n_dff_reg[1]
    SLICE_X52Y136        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/C
                         clock pessimism              0.000     2.450    
                         clock uncertainty            0.025     2.475    
    SLICE_X52Y136        FDCE (Remov_fdce_C_CLR)     -0.067     2.408    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           8.757    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.293ns (13.587%)  route 1.864ns (86.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.112     7.960    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.045     8.005 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.752     8.757    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/rst_n_dff_reg[1]
    SLICE_X52Y136        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     2.450    
                         clock uncertainty            0.025     2.475    
    SLICE_X52Y136        FDCE (Remov_fdce_C_CLR)     -0.067     2.408    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           8.757    
  -------------------------------------------------------------------
                         slack                                  6.349    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       13.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.738ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            heartbeat_reg/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.483ns  (logic 0.642ns (6.124%)  route 9.841ns (93.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.802     8.121    LED_OBUF[6]
    SLICE_X0Y1           FDCE                                         f  heartbeat_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X0Y1           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    heartbeat_reg
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                 13.738    

Slack (MET) :             13.742ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            rtc_counter_reg[6]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 0.642ns (6.127%)  route 9.837ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.798     8.117    LED_OBUF[6]
    SLICE_X1Y1           FDCE                                         f  rtc_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X1Y1           FDCE                                         r  rtc_counter_reg[6]/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X1Y1           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    rtc_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 13.742    

Slack (MET) :             13.742ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            tick_2Hz_reg/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 0.642ns (6.127%)  route 9.837ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.798     8.117    LED_OBUF[6]
    SLICE_X1Y1           FDCE                                         f  tick_2Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X1Y1           FDCE                                         r  tick_2Hz_reg/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X1Y1           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    tick_2Hz_reg
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 13.742    

Slack (MET) :             13.790ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            rtc_counter_reg[9]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.430ns  (logic 0.642ns (6.155%)  route 9.788ns (93.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.749     8.068    LED_OBUF[6]
    SLICE_X1Y2           FDCE                                         f  rtc_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X1Y2           FDCE                                         r  rtc_counter_reg[9]/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X1Y2           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    rtc_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                 13.790    

Slack (MET) :             14.088ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            rtc_counter_reg[14]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.336%)  route 9.490ns (93.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 22.853 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.451     7.770    LED_OBUF[6]
    SLICE_X1Y3           FDCE                                         f  rtc_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.522    22.853    clk_riscv
    SLICE_X1Y3           FDCE                                         r  rtc_counter_reg[14]/C
                         clock pessimism             -0.504    22.348    
                         clock uncertainty           -0.086    22.263    
    SLICE_X1Y3           FDCE (Recov_fdce_C_CLR)     -0.405    21.858    rtc_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         21.858    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 14.088    

Slack (MET) :             14.108ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            rtc_counter_reg[10]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 0.642ns (6.348%)  route 9.471ns (93.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.432     7.751    LED_OBUF[6]
    SLICE_X3Y2           FDCE                                         f  rtc_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X3Y2           FDCE                                         r  rtc_counter_reg[10]/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X3Y2           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    rtc_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 14.108    

Slack (MET) :             14.108ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            rtc_counter_reg[11]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 0.642ns (6.348%)  route 9.471ns (93.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.432     7.751    LED_OBUF[6]
    SLICE_X3Y2           FDCE                                         f  rtc_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X3Y2           FDCE                                         r  rtc_counter_reg[11]/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X3Y2           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    rtc_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 14.108    

Slack (MET) :             14.108ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            rtc_counter_reg[12]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 0.642ns (6.348%)  route 9.471ns (93.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.432     7.751    LED_OBUF[6]
    SLICE_X3Y2           FDCE                                         f  rtc_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X3Y2           FDCE                                         r  rtc_counter_reg[12]/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X3Y2           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    rtc_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 14.108    

Slack (MET) :             14.123ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            rtc_counter_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 0.642ns (6.358%)  route 9.456ns (93.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.417     7.736    LED_OBUF[6]
    SLICE_X1Y0           FDCE                                         f  rtc_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X1Y0           FDCE                                         r  rtc_counter_reg[0]/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X1Y0           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    rtc_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 14.123    

Slack (MET) :             14.123ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            rtc_counter_reg[2]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 0.642ns (6.358%)  route 9.456ns (93.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 22.854 - 24.800 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.612    -2.362    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.844 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.039     4.195    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.319 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.417     7.736    LED_OBUF[6]
    SLICE_X1Y0           FDCE                                         f  rtc_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.523    22.854    clk_riscv
    SLICE_X1Y0           FDCE                                         r  rtc_counter_reg[2]/C
                         clock pessimism             -0.504    22.349    
                         clock uncertainty           -0.086    22.264    
    SLICE_X1Y0           FDCE (Recov_fdce_C_CLR)     -0.405    21.859    rtc_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 14.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.175%)  route 0.171ns (54.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.565    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.171    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.833    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.034    -0.267    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.175%)  route 0.171ns (54.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.565    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.171    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.833    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.175%)  route 0.171ns (54.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.565    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.171    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.833    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.040%)  route 0.248ns (65.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.565    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.248    -0.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X36Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.828    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.039    -0.266    
    SLICE_X36Y50         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.186%)  route 0.255ns (57.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.560    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.158    -0.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X35Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.827    -0.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.034    -0.272    
    SLICE_X35Y50         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.186%)  route 0.255ns (57.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.560    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.158    -0.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X35Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.827    -0.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.034    -0.272    
    SLICE_X35Y50         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.186%)  route 0.255ns (57.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.560    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.158    -0.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X35Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.827    -0.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.034    -0.272    
    SLICE_X35Y50         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.128    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X35Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.833    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X35Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.214    -0.515    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.559    -0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.828    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X30Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.195    -0.500    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.559    -0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.828    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X30Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.195    -0.500    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.417ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.638ns (46.047%)  route 1.919ns (53.953%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 22.825 - 24.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.147     5.960    RESETn_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.084 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.772     6.856    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y69         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.495    22.825    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    22.825    
                         clock uncertainty           -0.232    22.593    
    SLICE_X64Y69         FDCE (Recov_fdce_C_CLR)     -0.319    22.274    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 15.417    

Slack (MET) :             15.417ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.800ns  (SYS_CLK rise@24.800ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.638ns (46.047%)  route 1.919ns (53.953%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 22.825 - 24.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.147     5.960    RESETn_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.084 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.772     6.856    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y69         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   24.800    24.800 r  
    E3                                                0.000    24.800 r  OSC_100 (IN)
                         net (fo=0)                   0.000    24.800    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.218 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.399    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.663 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.239    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.330 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        1.495    22.825    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    22.825    
                         clock uncertainty           -0.232    22.593    
    SLICE_X64Y69         FDCE (Recov_fdce_C_CLR)     -0.319    22.274    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 15.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.529ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.326ns (29.327%)  route 0.786ns (70.673%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.419     4.000    RESETn_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.045     4.045 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.367     4.412    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y69         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.851    -0.282    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.232    -0.050    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.529ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.400ns period=24.800ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.400ns period=24.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.326ns (29.327%)  route 0.786ns (70.673%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.419     4.000    RESETn_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.045     4.045 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.367     4.412    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y69         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7965, routed)        0.851    -0.282    clk_riscv
    SLICE_X64Y69         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.232    -0.050    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  4.529    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.862%)  route 3.341ns (80.138%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.348    
                         clock uncertainty           -0.035    36.313    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.361    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 28.402    

Slack (MET) :             28.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.862%)  route 3.341ns (80.138%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.348    
                         clock uncertainty           -0.035    36.313    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.361    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 28.402    

Slack (MET) :             28.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.745%)  route 3.365ns (80.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 36.021 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.645     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.443    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.347    
                         clock uncertainty           -0.035    36.312    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    35.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.993    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 28.418    

Slack (MET) :             28.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.745%)  route 3.365ns (80.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 36.021 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.645     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.443    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.347    
                         clock uncertainty           -0.035    36.312    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    35.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.993    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 28.418    

Slack (MET) :             28.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.745%)  route 3.365ns (80.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 36.021 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.645     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.443    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.347    
                         clock uncertainty           -0.035    36.312    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    35.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.993    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 28.418    

Slack (MET) :             28.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.745%)  route 3.365ns (80.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 36.021 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.645     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.443    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.347    
                         clock uncertainty           -0.035    36.312    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    35.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.993    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 28.418    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.862%)  route 3.341ns (80.138%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.348    
                         clock uncertainty           -0.035    36.313    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.319    35.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.994    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.862%)  route 3.341ns (80.138%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.348    
                         clock uncertainty           -0.035    36.313    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.319    35.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.994    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.862%)  route 3.341ns (80.138%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.348    
                         clock uncertainty           -0.035    36.313    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.319    35.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.994    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.862%)  route 3.341ns (80.138%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.188     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.348    
                         clock uncertainty           -0.035    36.313    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.319    35.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.994    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 28.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.125%)  route 0.343ns (70.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.343     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X30Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.125%)  route 0.343ns (70.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.343     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X30Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.125%)  route 0.343ns (70.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.343     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X30Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.125%)  route 0.343ns (70.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.343     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X30Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.125%)  route 0.343ns (70.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.343     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X30Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.125%)  route 0.343ns (70.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.343     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X30Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.125%)  route 0.343ns (70.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.343     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X30Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X30Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.126%)  route 0.360ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.360     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X34Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.829     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X34Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.109     1.541    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.126%)  route 0.360ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.360     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X34Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.829     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X34Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.109     1.541    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.126%)  route 0.360ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.360     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X34Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.829     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X34Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.109     1.541    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.301    





