INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ipshared/7cca/src/axis_red_pitaya_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_adc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_adc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_ConstantIP_1_0/sim/system_ConstantIP_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ConstantIP_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_NCO_0_0/sim/system_NCO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_NCO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ipshared/aae3/src/axis_constant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_constant
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_axis_constant_0_0/sim/system_axis_constant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_constant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ipshared/412c/src/axis_red_pitaya_dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_axis_red_pitaya_dac_1_0/sim/system_axis_red_pitaya_dac_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_dac_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_ConstantIP_0_1/sim/system_ConstantIP_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ConstantIP_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/ip/system_ConstantIP_1_1/sim/system_ConstantIP_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ConstantIP_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS7_imp_1QJPAX8
INFO: [VRFC 10-311] analyzing module SignalGenerator_imp_XB4TXX
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1X9VMON
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_OCNWG6
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1L74L52
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/UNIFPGA/redpitaya_guide/tmp/1_led_blink/1_led_blink.gen/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NCO'
ERROR: [VRFC 10-9435] type conversion of 'unsigned' does not match with type 'std_ulogic' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd:103]
ERROR: [VRFC 10-3760] type 'std_ulogic' does not match with the integer literal [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd:103]
ERROR: [VRFC 10-9435] type conversion of 'unsigned' does not match with type 'std_ulogic' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd:105]
ERROR: [VRFC 10-3760] type 'std_ulogic' does not match with the integer literal [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd:105]
ERROR: [VRFC 10-9458] unit 'nco_str' is ignored due to previous errors [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd:24]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd' is ignored due to errors
