Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb 23 01:58:06 2025
| Host         : a6f128c43745 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_cpu_timing_summary_routed.rpt -pb riscv_cpu_timing_summary_routed.pb -rpx riscv_cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_cpu
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  651         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (651)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2336)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (651)
--------------------------
 There are 651 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2336)
---------------------------------------------------
 There are 2336 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2337          inf        0.000                      0                 2337           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2337 Endpoints
Min Delay          2337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            id_ex_pipeline_0/ex_read_data1_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.621ns  (logic 1.498ns (12.890%)  route 10.123ns (87.110%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X21Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_pc[31]_i_1/O
                         net (fo=170, routed)         3.680    11.621    id_ex_pipeline_0/SR[0]
    SLICE_X8Y206         FDRE                                         r  id_ex_pipeline_0/ex_read_data1_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            id_ex_pipeline_0/ex_read_data2_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.621ns  (logic 1.498ns (12.890%)  route 10.123ns (87.110%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X21Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_pc[31]_i_1/O
                         net (fo=170, routed)         3.680    11.621    id_ex_pipeline_0/SR[0]
    SLICE_X8Y206         FDRE                                         r  id_ex_pipeline_0/ex_read_data2_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_module/pc_current_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.567ns  (logic 2.785ns (24.076%)  route 8.782ns (75.924%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT3=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X20Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_inst[0]_i_2/O
                         net (fo=68, routed)          1.541     9.482    id_ex_pipeline_0/ex_inst_reg[4]_0
    SLICE_X21Y204        LUT3 (Prop_lut3_I2_O)        0.105     9.587 r  id_ex_pipeline_0/pc_branch_target0_carry__3_i_3/O
                         net (fo=1, routed)           0.000     9.587    branch_unit_0/pc_current_reg[19][1]
    SLICE_X21Y204        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.044 r  branch_unit_0/pc_branch_target0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.044    branch_unit_0/pc_branch_target0_carry__3_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.142 r  branch_unit_0/pc_branch_target0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.142    branch_unit_0/pc_branch_target0_carry__4_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.240 r  branch_unit_0/pc_branch_target0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.240    branch_unit_0/pc_branch_target0_carry__5_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.505 r  branch_unit_0/pc_branch_target0_carry__6/O[1]
                         net (fo=1, routed)           0.798    11.303    id_ex_pipeline_0/O[1]
    SLICE_X23Y207        LUT3 (Prop_lut3_I0_O)        0.264    11.567 r  id_ex_pipeline_0/pc_current[29]_i_1/O
                         net (fo=1, routed)           0.000    11.567    pc_module/D[29]
    SLICE_X23Y207        FDRE                                         r  pc_module/pc_current_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_module/pc_current_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.350ns  (logic 2.689ns (23.691%)  route 8.661ns (76.309%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X20Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_inst[0]_i_2/O
                         net (fo=68, routed)          1.541     9.482    id_ex_pipeline_0/ex_inst_reg[4]_0
    SLICE_X21Y204        LUT3 (Prop_lut3_I2_O)        0.105     9.587 r  id_ex_pipeline_0/pc_branch_target0_carry__3_i_3/O
                         net (fo=1, routed)           0.000     9.587    branch_unit_0/pc_current_reg[19][1]
    SLICE_X21Y204        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.044 r  branch_unit_0/pc_branch_target0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.044    branch_unit_0/pc_branch_target0_carry__3_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.142 r  branch_unit_0/pc_branch_target0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.142    branch_unit_0/pc_branch_target0_carry__4_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.402 r  branch_unit_0/pc_branch_target0_carry__5/O[3]
                         net (fo=1, routed)           0.677    11.079    branch_unit_0/pc_branch_target[27]
    SLICE_X23Y206        LUT3 (Prop_lut3_I0_O)        0.271    11.350 r  branch_unit_0/pc_current[27]_i_1/O
                         net (fo=1, routed)           0.000    11.350    pc_module/D[27]
    SLICE_X23Y206        FDRE                                         r  pc_module/pc_current_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_module/pc_current_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.315ns  (logic 2.783ns (24.595%)  route 8.532ns (75.405%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT3=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X20Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_inst[0]_i_2/O
                         net (fo=68, routed)          1.541     9.482    id_ex_pipeline_0/ex_inst_reg[4]_0
    SLICE_X21Y204        LUT3 (Prop_lut3_I2_O)        0.105     9.587 r  id_ex_pipeline_0/pc_branch_target0_carry__3_i_3/O
                         net (fo=1, routed)           0.000     9.587    branch_unit_0/pc_current_reg[19][1]
    SLICE_X21Y204        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.044 r  branch_unit_0/pc_branch_target0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.044    branch_unit_0/pc_branch_target0_carry__3_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.142 r  branch_unit_0/pc_branch_target0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.142    branch_unit_0/pc_branch_target0_carry__4_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.240 r  branch_unit_0/pc_branch_target0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.240    branch_unit_0/pc_branch_target0_carry__5_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.500 r  branch_unit_0/pc_branch_target0_carry__6/O[3]
                         net (fo=1, routed)           0.548    11.048    id_ex_pipeline_0/O[3]
    SLICE_X20Y207        LUT3 (Prop_lut3_I0_O)        0.267    11.315 r  id_ex_pipeline_0/pc_current[31]_i_2/O
                         net (fo=1, routed)           0.000    11.315    pc_module/D[31]
    SLICE_X20Y207        FDRE                                         r  pc_module/pc_current_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            id_ex_pipeline_0/ex_read_data1_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.312ns  (logic 1.498ns (13.242%)  route 9.814ns (86.758%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X21Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_pc[31]_i_1/O
                         net (fo=170, routed)         3.371    11.312    id_ex_pipeline_0/SR[0]
    SLICE_X7Y206         FDRE                                         r  id_ex_pipeline_0/ex_read_data1_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            id_ex_pipeline_0/ex_read_data2_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.312ns  (logic 1.498ns (13.242%)  route 9.814ns (86.758%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X21Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_pc[31]_i_1/O
                         net (fo=170, routed)         3.371    11.312    id_ex_pipeline_0/SR[0]
    SLICE_X7Y206         FDRE                                         r  id_ex_pipeline_0/ex_read_data2_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_module/pc_current_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.266ns  (logic 2.611ns (23.175%)  route 8.655ns (76.825%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X20Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_inst[0]_i_2/O
                         net (fo=68, routed)          1.541     9.482    id_ex_pipeline_0/ex_inst_reg[4]_0
    SLICE_X21Y204        LUT3 (Prop_lut3_I2_O)        0.105     9.587 r  id_ex_pipeline_0/pc_branch_target0_carry__3_i_3/O
                         net (fo=1, routed)           0.000     9.587    branch_unit_0/pc_current_reg[19][1]
    SLICE_X21Y204        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.044 r  branch_unit_0/pc_branch_target0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.044    branch_unit_0/pc_branch_target0_carry__3_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.142 r  branch_unit_0/pc_branch_target0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.142    branch_unit_0/pc_branch_target0_carry__4_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.342 r  branch_unit_0/pc_branch_target0_carry__5/O[2]
                         net (fo=1, routed)           0.671    11.013    branch_unit_0/pc_branch_target[26]
    SLICE_X23Y206        LUT3 (Prop_lut3_I0_O)        0.253    11.266 r  branch_unit_0/pc_current[26]_i_1/O
                         net (fo=1, routed)           0.000    11.266    pc_module/D[26]
    SLICE_X23Y206        FDRE                                         r  pc_module/pc_current_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_module/pc_current_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.252ns  (logic 2.591ns (23.027%)  route 8.661ns (76.973%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X20Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_inst[0]_i_2/O
                         net (fo=68, routed)          1.541     9.482    id_ex_pipeline_0/ex_inst_reg[4]_0
    SLICE_X21Y204        LUT3 (Prop_lut3_I2_O)        0.105     9.587 r  id_ex_pipeline_0/pc_branch_target0_carry__3_i_3/O
                         net (fo=1, routed)           0.000     9.587    branch_unit_0/pc_current_reg[19][1]
    SLICE_X21Y204        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.044 r  branch_unit_0/pc_branch_target0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.044    branch_unit_0/pc_branch_target0_carry__3_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.304 r  branch_unit_0/pc_branch_target0_carry__4/O[3]
                         net (fo=1, routed)           0.677    10.981    branch_unit_0/pc_branch_target[23]
    SLICE_X23Y205        LUT3 (Prop_lut3_I0_O)        0.271    11.252 r  branch_unit_0/pc_current[23]_i_1/O
                         net (fo=1, routed)           0.000    11.252    pc_module/D[23]
    SLICE_X23Y205        FDRE                                         r  pc_module/pc_current_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_pipeline_0/wb_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            id_ex_pipeline_0/ex_read_data1_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.241ns  (logic 1.498ns (13.326%)  route 9.743ns (86.674%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE                         0.000     0.000 r  mem_wb_pipeline_0/wb_rd_reg[3]/C
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  mem_wb_pipeline_0/wb_rd_reg[3]/Q
                         net (fo=96, routed)          0.698     1.077    mem_wb_pipeline_0/Q[3]
    SLICE_X18Y197        LUT6 (Prop_lut6_I2_O)        0.105     1.182 f  mem_wb_pipeline_0/registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=91, routed)          0.981     2.164    ex_mem_pipeline0/mem_read_data2_reg[30]_1
    SLICE_X17Y197        LUT6 (Prop_lut6_I3_O)        0.105     2.269 r  ex_mem_pipeline0/mem_read_data2[30]_i_4/O
                         net (fo=32, routed)          2.366     4.634    ex_mem_pipeline0/mem_read_data2[30]_i_4_n_0
    SLICE_X5Y205         LUT6 (Prop_lut6_I4_O)        0.105     4.739 r  ex_mem_pipeline0/mem_read_data2[25]_i_1/O
                         net (fo=6, routed)           1.522     6.262    ex_mem_pipeline0/mem_alu_out_reg[30]_1[25]
    SLICE_X14Y203        LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  ex_mem_pipeline0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    branch_unit_0/ex_inst_reg[24][0]
    SLICE_X14Y203        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.814 r  branch_unit_0/branch_taken0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.875     7.689    id_ex_pipeline_0/CO[0]
    SLICE_X21Y199        LUT6 (Prop_lut6_I2_O)        0.252     7.941 r  id_ex_pipeline_0/id_pc[31]_i_1/O
                         net (fo=170, routed)         3.300    11.241    id_ex_pipeline_0/SR[0]
    SLICE_X7Y198         FDRE                                         r  id_ex_pipeline_0/ex_read_data1_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_0/uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_0/uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE                         0.000     0.000 r  uart_0/uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_0/uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.196    uart_0/uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X3Y192         FDRE                                         r  uart_0/uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_pipeline0/mem_alu_out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_pipeline_0/wb_alu_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.589%)  route 0.077ns (35.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y196        FDRE                         0.000     0.000 r  ex_mem_pipeline0/mem_alu_out_reg[9]/C
    SLICE_X13Y196        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_pipeline0/mem_alu_out_reg[9]/Q
                         net (fo=4, routed)           0.077     0.218    mem_wb_pipeline_0/D[9]
    SLICE_X13Y196        FDRE                                         r  mem_wb_pipeline_0/wb_alu_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_pipeline0/mem_alu_out_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_pipeline_0/wb_alu_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (63.962%)  route 0.079ns (36.038%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE                         0.000     0.000 r  ex_mem_pipeline0/mem_alu_out_reg[29]/C
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_pipeline0/mem_alu_out_reg[29]/Q
                         net (fo=5, routed)           0.079     0.220    mem_wb_pipeline_0/D[29]
    SLICE_X9Y206         FDRE                                         r  mem_wb_pipeline_0/wb_alu_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_pipeline0/mem_alu_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_pipeline_0/wb_alu_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.141ns (60.988%)  route 0.090ns (39.012%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y207         FDRE                         0.000     0.000 r  ex_mem_pipeline0/mem_alu_out_reg[24]/C
    SLICE_X9Y207         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_pipeline0/mem_alu_out_reg[24]/Q
                         net (fo=5, routed)           0.090     0.231    mem_wb_pipeline_0/D[24]
    SLICE_X9Y207         FDRE                                         r  mem_wb_pipeline_0/wb_alu_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_0/uartlite_ctrl_0/read_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_wb_pipeline_0/wb_memory_read_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.089%)  route 0.052ns (21.911%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDCE                         0.000     0.000 r  uart_0/uartlite_ctrl_0/read_data_reg_reg[7]/C
    SLICE_X4Y199         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_0/uartlite_ctrl_0/read_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.052     0.193    ex_mem_pipeline0/read_data[7]
    SLICE_X5Y199         LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  ex_mem_pipeline0/wb_memory_read_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.238    mem_wb_pipeline_0/wb_memory_read_data_reg[31]_2[7]
    SLICE_X5Y199         FDRE                                         r  mem_wb_pipeline_0/wb_memory_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_pipeline0/mem_read_data2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_memory_0/mem_reg_0_63_8_8/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.641%)  route 0.111ns (46.359%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE                         0.000     0.000 r  ex_mem_pipeline0/mem_read_data2_reg[8]/C
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ex_mem_pipeline0/mem_read_data2_reg[8]/Q
                         net (fo=1, routed)           0.111     0.239    data_memory_0/mem_reg_0_63_8_8/D
    SLICE_X6Y202         RAMS64E                                      r  data_memory_0/mem_reg_0_63_8_8/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_pipeline0/mem_alu_out_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_pipeline_0/wb_alu_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.164ns (67.964%)  route 0.077ns (32.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y201        FDRE                         0.000     0.000 r  ex_mem_pipeline0/mem_alu_out_reg[13]/C
    SLICE_X16Y201        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ex_mem_pipeline0/mem_alu_out_reg[13]/Q
                         net (fo=5, routed)           0.077     0.241    mem_wb_pipeline_0/D[13]
    SLICE_X16Y201        FDRE                                         r  mem_wb_pipeline_0/wb_alu_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_pipeline0/mem_alu_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_pipeline_0/wb_alu_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.164ns (67.622%)  route 0.079ns (32.378%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y196        FDRE                         0.000     0.000 r  ex_mem_pipeline0/mem_alu_out_reg[7]/C
    SLICE_X12Y196        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ex_mem_pipeline0/mem_alu_out_reg[7]/Q
                         net (fo=36, routed)          0.079     0.243    mem_wb_pipeline_0/D[7]
    SLICE_X12Y196        FDRE                                         r  mem_wb_pipeline_0/wb_alu_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_pipeline0/mem_read_data2_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_memory_0/mem_reg_0_63_13_13/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y202        FDRE                         0.000     0.000 r  ex_mem_pipeline0/mem_read_data2_reg[13]/C
    SLICE_X11Y202        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ex_mem_pipeline0/mem_read_data2_reg[13]/Q
                         net (fo=1, routed)           0.116     0.244    data_memory_0/mem_reg_0_63_13_13/D
    SLICE_X10Y202        RAMS64E                                      r  data_memory_0/mem_reg_0_63_13_13/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_pipeline0/mem_read_data2_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_memory_0/mem_reg_0_63_17_17/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y203        FDRE                         0.000     0.000 r  ex_mem_pipeline0/mem_read_data2_reg[17]/C
    SLICE_X11Y203        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ex_mem_pipeline0/mem_read_data2_reg[17]/Q
                         net (fo=1, routed)           0.116     0.244    data_memory_0/mem_reg_0_63_17_17/D
    SLICE_X10Y203        RAMS64E                                      r  data_memory_0/mem_reg_0_63_17_17/SP/I
  -------------------------------------------------------------------    -------------------





