{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605053668034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605053668034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 21:14:27 2020 " "Processing started: Tue Nov 10 21:14:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605053668034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053668034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto3 -c projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto3 -c projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053668034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605053668661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605053668661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_decoder-arch_1 " "Found design unit 1: write_decoder-arch_1" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680305 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_decoder " "Found entity 1: write_decoder" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1-arch_2 " "Found design unit 1: reg_1-arch_2" {  } { { "reg_1.vhd" "" { Text "C:/Workspace/projeto3/reg_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680309 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.vhd" "" { Text "C:/Workspace/projeto3/reg_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2-arch_3 " "Found design unit 1: reg_2-arch_3" {  } { { "reg_2.vhd" "" { Text "C:/Workspace/projeto3/reg_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680311 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_2 " "Found entity 1: reg_2" {  } { { "reg_2.vhd" "" { Text "C:/Workspace/projeto3/reg_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_3-arch_4 " "Found design unit 1: reg_3-arch_4" {  } { { "reg_3.vhd" "" { Text "C:/Workspace/projeto3/reg_3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680313 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "reg_3.vhd" "" { Text "C:/Workspace/projeto3/reg_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4-arch_5 " "Found design unit 1: reg_4-arch_5" {  } { { "reg_4.vhd" "" { Text "C:/Workspace/projeto3/reg_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680316 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "reg_4.vhd" "" { Text "C:/Workspace/projeto3/reg_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_decoder-arch_6 " "Found design unit 1: read_decoder-arch_6" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680319 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_decoder " "Found entity 1: read_decoder" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_1-arch_7 " "Found design unit 1: mux8_1-arch_7" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680321 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto3-arch_8 " "Found design unit 1: projeto3-arch_8" {  } { { "projeto3.vhd" "" { Text "C:/Workspace/projeto3/projeto3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680323 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto3 " "Found entity 1: projeto3" {  } { { "projeto3.vhd" "" { Text "C:/Workspace/projeto3/projeto3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605053680323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto3 " "Elaborating entity \"projeto3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605053680381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_decoder write_decoder:u_0 " "Elaborating entity \"write_decoder\" for hierarchy \"write_decoder:u_0\"" {  } { { "projeto3.vhd" "u_0" { Text "C:/Workspace/projeto3/projeto3.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605053680427 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_D0 write_decoder.vhd(16) " "VHDL Process Statement warning at write_decoder.vhd(16): inferring latch(es) for signal or variable \"o_D0\", which holds its previous value in one or more paths through the process" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680444 "|projeto3|write_decoder:u_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_D1 write_decoder.vhd(16) " "VHDL Process Statement warning at write_decoder.vhd(16): inferring latch(es) for signal or variable \"o_D1\", which holds its previous value in one or more paths through the process" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680444 "|projeto3|write_decoder:u_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_D2 write_decoder.vhd(16) " "VHDL Process Statement warning at write_decoder.vhd(16): inferring latch(es) for signal or variable \"o_D2\", which holds its previous value in one or more paths through the process" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680444 "|projeto3|write_decoder:u_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_D3 write_decoder.vhd(16) " "VHDL Process Statement warning at write_decoder.vhd(16): inferring latch(es) for signal or variable \"o_D3\", which holds its previous value in one or more paths through the process" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680444 "|projeto3|write_decoder:u_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_D3 write_decoder.vhd(16) " "Inferred latch for \"o_D3\" at write_decoder.vhd(16)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680444 "|projeto3|write_decoder:u_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_D2 write_decoder.vhd(16) " "Inferred latch for \"o_D2\" at write_decoder.vhd(16)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680444 "|projeto3|write_decoder:u_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_D1 write_decoder.vhd(16) " "Inferred latch for \"o_D1\" at write_decoder.vhd(16)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680444 "|projeto3|write_decoder:u_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_D0 write_decoder.vhd(16) " "Inferred latch for \"o_D0\" at write_decoder.vhd(16)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/projeto3/write_decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680445 "|projeto3|write_decoder:u_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 reg_1:u_1 " "Elaborating entity \"reg_1\" for hierarchy \"reg_1:u_1\"" {  } { { "projeto3.vhd" "u_1" { Text "C:/Workspace/projeto3/projeto3.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605053680446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2 reg_2:u_2 " "Elaborating entity \"reg_2\" for hierarchy \"reg_2:u_2\"" {  } { { "projeto3.vhd" "u_2" { Text "C:/Workspace/projeto3/projeto3.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605053680469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 reg_3:u_3 " "Elaborating entity \"reg_3\" for hierarchy \"reg_3:u_3\"" {  } { { "projeto3.vhd" "u_3" { Text "C:/Workspace/projeto3/projeto3.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605053680492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4 reg_4:u_4 " "Elaborating entity \"reg_4\" for hierarchy \"reg_4:u_4\"" {  } { { "projeto3.vhd" "u_4" { Text "C:/Workspace/projeto3/projeto3.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605053680516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_decoder read_decoder:u_5 " "Elaborating entity \"read_decoder\" for hierarchy \"read_decoder:u_5\"" {  } { { "projeto3.vhd" "u_5" { Text "C:/Workspace/projeto3/projeto3.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605053680539 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_D4 read_decoder.vhd(16) " "VHDL Process Statement warning at read_decoder.vhd(16): inferring latch(es) for signal or variable \"o_D4\", which holds its previous value in one or more paths through the process" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680559 "|projeto3|read_decoder:u_5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_D5 read_decoder.vhd(16) " "VHDL Process Statement warning at read_decoder.vhd(16): inferring latch(es) for signal or variable \"o_D5\", which holds its previous value in one or more paths through the process" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680559 "|projeto3|read_decoder:u_5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_D6 read_decoder.vhd(16) " "VHDL Process Statement warning at read_decoder.vhd(16): inferring latch(es) for signal or variable \"o_D6\", which holds its previous value in one or more paths through the process" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680559 "|projeto3|read_decoder:u_5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_D7 read_decoder.vhd(16) " "VHDL Process Statement warning at read_decoder.vhd(16): inferring latch(es) for signal or variable \"o_D7\", which holds its previous value in one or more paths through the process" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680559 "|projeto3|read_decoder:u_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_D7 read_decoder.vhd(16) " "Inferred latch for \"o_D7\" at read_decoder.vhd(16)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680560 "|projeto3|read_decoder:u_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_D6 read_decoder.vhd(16) " "Inferred latch for \"o_D6\" at read_decoder.vhd(16)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680560 "|projeto3|read_decoder:u_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_D5 read_decoder.vhd(16) " "Inferred latch for \"o_D5\" at read_decoder.vhd(16)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680560 "|projeto3|read_decoder:u_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_D4 read_decoder.vhd(16) " "Inferred latch for \"o_D4\" at read_decoder.vhd(16)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/projeto3/read_decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680560 "|projeto3|read_decoder:u_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:u_6 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:u_6\"" {  } { { "projeto3.vhd" "u_6" { Text "C:/Workspace/projeto3/projeto3.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605053680561 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_I mux8_1.vhd(18) " "VHDL Process Statement warning at mux8_1.vhd(18): inferring latch(es) for signal or variable \"o_I\", which holds its previous value in one or more paths through the process" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605053680574 "|projeto3|mux8_1:u_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_I\[0\] mux8_1.vhd(18) " "Inferred latch for \"o_I\[0\]\" at mux8_1.vhd(18)" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680574 "|projeto3|mux8_1:u_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_I\[1\] mux8_1.vhd(18) " "Inferred latch for \"o_I\[1\]\" at mux8_1.vhd(18)" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680574 "|projeto3|mux8_1:u_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_I\[2\] mux8_1.vhd(18) " "Inferred latch for \"o_I\[2\]\" at mux8_1.vhd(18)" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680575 "|projeto3|mux8_1:u_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_I\[3\] mux8_1.vhd(18) " "Inferred latch for \"o_I\[3\]\" at mux8_1.vhd(18)" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680575 "|projeto3|mux8_1:u_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_I\[4\] mux8_1.vhd(18) " "Inferred latch for \"o_I\[4\]\" at mux8_1.vhd(18)" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680575 "|projeto3|mux8_1:u_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_I\[5\] mux8_1.vhd(18) " "Inferred latch for \"o_I\[5\]\" at mux8_1.vhd(18)" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680575 "|projeto3|mux8_1:u_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_I\[6\] mux8_1.vhd(18) " "Inferred latch for \"o_I\[6\]\" at mux8_1.vhd(18)" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680575 "|projeto3|mux8_1:u_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_I\[7\] mux8_1.vhd(18) " "Inferred latch for \"o_I\[7\]\" at mux8_1.vhd(18)" {  } { { "mux8_1.vhd" "" { Text "C:/Workspace/projeto3/mux8_1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053680575 "|projeto3|mux8_1:u_6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605053681391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605053681842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605053681842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605053681943 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605053681943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605053681943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605053681943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605053682001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 21:14:42 2020 " "Processing ended: Tue Nov 10 21:14:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605053682001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605053682001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605053682001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605053682001 ""}
