# Direct Digital Synthesis (DDS) Generator  
**Sine/Cosine Wave Generation using LUT & CORDIC**  
The phase bit width (12-bit) and data bit width (14-bit) were selected to match the requirements of my RF-SoC board and DAC interface. You can easily adapt these widths in the code to suit your hardware constraints." 


## ğŸ“Œ Overview
Two Verilog-Vivado implementations of DDS (Direct Digital Synthesis):
1. **LUT-Based** (Look-Up Table) - Fast, memory-intensive  
2. **CORDIC-Based** - Iterative, memory-efficient  

## ğŸ—ï¸ Repository Structure
DDS-Generator/ <br>
â”œâ”€â”€ LUT_full_sine/ # LUT implementation <br>
â”‚ â”œâ”€â”€ full_sine.v # Main module+ Test bench<br>
â”‚ â”œâ”€â”€ blk_mem_gen_0.xci # Xilinx RO IP<br>
â”‚ â”œâ”€â”€ full_sin_LUT.coe # coefficient file for implementing directly in block ROM<br>
â”‚ â””â”€â”€ coe_full_sine.m # Matlab code for building the coe<br>
â”‚ â””â”€â”€ User_guide.md # Usage instructions<br>
â”‚<br>
â””â”€â”€ CORDIC/ # CORDIC implementation<br>
â”‚ â”œâ”€â”€main_14bit.v # Main module+ Test bench<br>
â”‚ â”œâ”€â”€ cordic_algo_14bit.v # cordic algorithm with RTL code+test bench <br>
â”‚ â””â”€â”€ User_guide.md # Usage instructions<br>


## ğŸ”§ LUT-Based DDS
### Features
- âœ… 12-bit phase
- âœ… 14-bit amplitude(one signed bit)
- âœ… Xilinx Block Memory optimized

### Usage
Check User guide in the LUT_full_sine directory

## âš™ï¸ CORDIC-Based DDS
### Features
- âœ… No precomputed tables
- âœ… Memory efficient
- âœ… Fully pipelined

### Usage
Check User guide in the Cordic directory

## ğŸ“Š Comparison
| Metric       | LUT-Based         | CORDIC-Based      |
|-------------|------------------|-------------------|
| **Latency** | 1 cycle          | (#iterations) cycles |
| **Memory**  | High (ROM)       | None              |
| **Precision**| Fixed           | Adjustable        |
