set ::env(PROJECT_NAME) tanhapprox
set ::env(DESIGN_TOP) logsig_approx
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/tanhapprox/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/tanhapprox/rtl/logsig_approx.vhd
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) OpenCores_designs
