 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 21:01:26 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[7] (ALU_16B)                                      0.00       0.58 f
  ALU/U127/Y (AOI222X1M)                                  0.17       0.76 r
  ALU/U125/Y (AOI31X2M)                                   0.11       0.87 f
  ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: REGISTER/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][0]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[0] (ALU_16B)                                      0.00       0.58 f
  ALU/sub_44/B[0] (ALU_16B_DW01_sub_0)                    0.00       0.58 f
  ALU/sub_44/U2/Y (INVX2M)                                0.08       0.66 r
  ALU/sub_44/U1/Y (XNOR2X2M)                              0.05       0.71 f
  ALU/sub_44/DIFF[0] (ALU_16B_DW01_sub_0)                 0.00       0.71 f
  ALU/U43/Y (AOI22X1M)                                    0.10       0.81 r
  ALU/U42/Y (AOI31X2M)                                    0.09       0.90 f
  ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00       0.90 f
  data arrival time                                                  0.90

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: REGISTER/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][1]/Q (DFFRQX2M)                0.52       0.52 r
  REGISTER/REG1[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.52 r
  ALU/B[1] (ALU_16B)                                      0.00       0.52 r
  ALU/U133/Y (OAI22X1M)                                   0.13       0.65 f
  ALU/U52/Y (AOI211X2M)                                   0.17       0.82 r
  ALU/U49/Y (AOI31X2M)                                    0.11       0.93 f
  ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: Data_sync/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/sync_bus_reg[0]/Q (DFFRQX2M)                  0.40       0.40 r
  Data_sync/sync_bus[0] (DATA_SYNC_NUM_STAGES2)           0.00       0.40 r
  U_system_control/RX_P_DATA[0] (system_control)          0.00       0.40 r
  U_system_control/U94/Y (INVX2M)                         0.10       0.51 f
  U_system_control/U21/Y (NOR2X2M)                        0.10       0.60 r
  U_system_control/ALU_FUN[0] (system_control)            0.00       0.60 r
  ALU/ALU_FUN[0] (ALU_16B)                                0.00       0.60 r
  ALU/U4/Y (BUFX2M)                                       0.25       0.85 r
  ALU/U40/Y (AOI21X2M)                                    0.10       0.95 f
  ALU/OUT_VALID_reg/D (DFFRQX2M)                          0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/OUT_VALID_reg/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: REGISTER/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][7]/Q (DFFRQX2M)                0.50       0.50 f
  REGISTER/REG0[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.50 f
  ALU/A[7] (ALU_16B)                                      0.00       0.50 f
  ALU/U118/Y (BUFX2M)                                     0.22       0.72 f
  ALU/U90/Y (AOI22X1M)                                    0.13       0.85 r
  ALU/U88/Y (AOI31X2M)                                    0.10       0.95 f
  ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                         0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: REGISTER/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][5]/Q (DFFRQX2M)                0.57       0.57 f
  REGISTER/REG1[5] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.57 f
  ALU/B[5] (ALU_16B)                                      0.00       0.57 f
  ALU/U142/Y (INVX2M)                                     0.11       0.68 r
  ALU/U91/Y (OAI21X2M)                                    0.08       0.76 f
  ALU/U83/Y (AOI221XLM)                                   0.18       0.94 r
  ALU/U80/Y (AOI31X2M)                                    0.12       1.06 f
  ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       1.06 f
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: REGISTER/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][4]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][4]/Q (DFFRQX2M)                0.57       0.57 f
  REGISTER/REG1[4] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.57 f
  ALU/B[4] (ALU_16B)                                      0.00       0.57 f
  ALU/U141/Y (INVX2M)                                     0.11       0.68 r
  ALU/U72/Y (OAI21X2M)                                    0.08       0.76 f
  ALU/U79/Y (AOI221XLM)                                   0.18       0.94 r
  ALU/U76/Y (AOI31X2M)                                    0.12       1.06 f
  ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       1.06 f
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: REGISTER/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][3]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][3]/Q (DFFRQX2M)                0.55       0.55 f
  REGISTER/REG1[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.55 f
  ALU/B[3] (ALU_16B)                                      0.00       0.55 f
  ALU/U139/Y (INVX2M)                                     0.13       0.69 r
  ALU/U68/Y (OAI21X2M)                                    0.09       0.77 f
  ALU/U67/Y (AOI221XLM)                                   0.18       0.96 r
  ALU/U64/Y (AOI31X2M)                                    0.12       1.08 f
  ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (DFFRQX2M)      0.60       0.60 f
  U_system_control/U60/Y (NAND3X2M)                       0.16       0.76 r
  U_system_control/U17/Y (NOR2X2M)                        0.09       0.85 f
  U_system_control/EN (system_control)                    0.00       0.85 f
  ALU/EN (ALU_16B)                                        0.00       0.85 f
  ALU/U35/Y (NAND2BX2M)                                   0.16       1.01 r
  ALU/U10/Y (OAI2BB1X2M)                                  0.07       1.08 f
  ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                        0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (DFFRQX2M)      0.60       0.60 f
  U_system_control/U60/Y (NAND3X2M)                       0.16       0.76 r
  U_system_control/U17/Y (NOR2X2M)                        0.09       0.85 f
  U_system_control/EN (system_control)                    0.00       0.85 f
  ALU/EN (ALU_16B)                                        0.00       0.85 f
  ALU/U35/Y (NAND2BX2M)                                   0.16       1.01 r
  ALU/U9/Y (OAI2BB1X2M)                                   0.07       1.08 f
  ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                        0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (DFFRQX2M)      0.60       0.60 f
  U_system_control/U60/Y (NAND3X2M)                       0.16       0.76 r
  U_system_control/U17/Y (NOR2X2M)                        0.09       0.85 f
  U_system_control/EN (system_control)                    0.00       0.85 f
  ALU/EN (ALU_16B)                                        0.00       0.85 f
  ALU/U35/Y (NAND2BX2M)                                   0.16       1.01 r
  ALU/U12/Y (OAI2BB1X2M)                                  0.07       1.08 f
  ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                        0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (DFFRQX2M)      0.60       0.60 f
  U_system_control/U60/Y (NAND3X2M)                       0.16       0.76 r
  U_system_control/U17/Y (NOR2X2M)                        0.09       0.85 f
  U_system_control/EN (system_control)                    0.00       0.85 f
  ALU/EN (ALU_16B)                                        0.00       0.85 f
  ALU/U35/Y (NAND2BX2M)                                   0.16       1.01 r
  ALU/U11/Y (OAI2BB1X2M)                                  0.07       1.08 f
  ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                        0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (DFFRQX2M)      0.60       0.60 f
  U_system_control/U60/Y (NAND3X2M)                       0.16       0.76 r
  U_system_control/U17/Y (NOR2X2M)                        0.09       0.85 f
  U_system_control/EN (system_control)                    0.00       0.85 f
  ALU/EN (ALU_16B)                                        0.00       0.85 f
  ALU/U35/Y (NAND2BX2M)                                   0.16       1.01 r
  ALU/U15/Y (OAI2BB1X2M)                                  0.07       1.08 f
  ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                        0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (DFFRQX2M)      0.60       0.60 f
  U_system_control/U60/Y (NAND3X2M)                       0.16       0.76 r
  U_system_control/U17/Y (NOR2X2M)                        0.09       0.85 f
  U_system_control/EN (system_control)                    0.00       0.85 f
  ALU/EN (ALU_16B)                                        0.00       0.85 f
  ALU/U35/Y (NAND2BX2M)                                   0.16       1.01 r
  ALU/U14/Y (OAI2BB1X2M)                                  0.07       1.08 f
  ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                        0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (DFFRQX2M)      0.60       0.60 f
  U_system_control/U60/Y (NAND3X2M)                       0.16       0.76 r
  U_system_control/U17/Y (NOR2X2M)                        0.09       0.85 f
  U_system_control/EN (system_control)                    0.00       0.85 f
  ALU/EN (ALU_16B)                                        0.00       0.85 f
  ALU/U35/Y (NAND2BX2M)                                   0.16       1.01 r
  ALU/U13/Y (OAI2BB1X2M)                                  0.07       1.08 f
  ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                         0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: REGISTER/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][2]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][2]/Q (DFFRQX2M)                0.55       0.55 f
  REGISTER/REG1[2] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.55 f
  ALU/B[2] (ALU_16B)                                      0.00       0.55 f
  ALU/U140/Y (INVX2M)                                     0.13       0.69 r
  ALU/U60/Y (OAI21X2M)                                    0.09       0.77 f
  ALU/U59/Y (AOI221XLM)                                   0.18       0.96 r
  ALU/U56/Y (AOI31X2M)                                    0.12       1.08 f
  ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00       1.08 f
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: REGISTER/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][6]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[6] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[6] (ALU_16B)                                      0.00       0.58 f
  ALU/U138/Y (INVX2M)                                     0.13       0.70 r
  ALU/U98/Y (OAI21X2M)                                    0.08       0.79 f
  ALU/U86/Y (AOI221XLM)                                   0.18       0.97 r
  ALU/U84/Y (AOI31X2M)                                    0.12       1.09 f
  ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       1.09 f
  data arrival time                                                  1.09

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.01      54.27 r
  U6/Y (BUFX2M)                                           0.14      54.41 r
  RX/RX_IN (UART_RX_TOP)                                  0.00      54.41 r
  RX/DUT1/RX_IN (FSM)                                     0.00      54.41 r
  RX/DUT1/U9/Y (OAI211X2M)                                0.10      54.52 f
  RX/DUT1/current_state_reg[0]/D (DFFRQX2M)               0.00      54.52 f
  data arrival time                                                 54.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.52
  --------------------------------------------------------------------------
  slack (MET)                                                       54.43


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U6/Y (BUFX2M)                                           0.16      54.43 f
  RX/RX_IN (UART_RX_TOP)                                  0.00      54.43 f
  RX/DUT3/RX_IN (data_sampling)                           0.00      54.43 f
  RX/DUT3/U4/Y (INVX2M)                                   0.07      54.50 r
  RX/DUT3/U11/Y (OAI2BB2X1M)                              0.07      54.57 f
  RX/DUT3/majority_reg[1]/D (DFFRQX2M)                    0.00      54.57 f
  data arrival time                                                 54.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/majority_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.57
  --------------------------------------------------------------------------
  slack (MET)                                                       54.48


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U6/Y (BUFX2M)                                           0.16      54.43 f
  RX/RX_IN (UART_RX_TOP)                                  0.00      54.43 f
  RX/DUT3/RX_IN (data_sampling)                           0.00      54.43 f
  RX/DUT3/U4/Y (INVX2M)                                   0.07      54.50 r
  RX/DUT3/U9/Y (OAI2BB2X1M)                               0.07      54.57 f
  RX/DUT3/majority_reg[0]/D (DFFRQX2M)                    0.00      54.57 f
  data arrival time                                                 54.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/majority_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.57
  --------------------------------------------------------------------------
  slack (MET)                                                       54.48


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U6/Y (BUFX2M)                                           0.16      54.43 f
  RX/RX_IN (UART_RX_TOP)                                  0.00      54.43 f
  RX/DUT3/RX_IN (data_sampling)                           0.00      54.43 f
  RX/DUT3/U8/Y (AOI21X2M)                                 0.15      54.57 r
  RX/DUT3/U5/Y (OAI31X1M)                                 0.09      54.66 f
  RX/DUT3/sampled_bit_reg/D (DFFRQX2M)                    0.00      54.66 f
  data arrival time                                                 54.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/sampled_bit_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.66
  --------------------------------------------------------------------------
  slack (MET)                                                       54.56


  Startpoint: RSTSYNC1/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RSTSYNC1/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RSTSYNC1/sync_reg_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  RSTSYNC1/sync_reg_reg[0]/Q (DFFRQX2M)                   0.47       0.47 f
  RSTSYNC1/sync_reg_reg[1]/D (DFFRQX2M)                   0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RSTSYNC1/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO/sync_r2w/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[3][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[3][0]/Q (DFFRQX2M)           0.47       0.47 f
  FIFO/sync_r2w/sync_reg_reg[3][1]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[3][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO/sync_r2w/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[2][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[2][0]/Q (DFFRQX2M)           0.47       0.47 f
  FIFO/sync_r2w/sync_reg_reg[2][1]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[2][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO/sync_r2w/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[1][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[1][0]/Q (DFFRQX2M)           0.47       0.47 f
  FIFO/sync_r2w/sync_reg_reg[1][1]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[1][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO/sync_r2w/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[0][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[0][0]/Q (DFFRQX2M)           0.47       0.47 f
  FIFO/sync_r2w/sync_reg_reg[0][1]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[0][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: Data_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_reg_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/sync_reg_reg[0]/Q (DFFRQX2M)                  0.47       0.47 f
  Data_sync/sync_reg_reg[1]/D (DFFRQX2M)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_sync/sync_reg_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)                        0.47       0.47 f
  ALU/ALU_OUT[15] (ALU_16B)                               0.00       0.47 f
  U_system_control/ALU_OUT[15] (system_control)           0.00       0.47 f
  U_system_control/store_ALU_OUT_reg[15]/D (DFFRQX2M)     0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[15]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)                        0.47       0.47 f
  ALU/ALU_OUT[14] (ALU_16B)                               0.00       0.47 f
  U_system_control/ALU_OUT[14] (system_control)           0.00       0.47 f
  U_system_control/store_ALU_OUT_reg[14]/D (DFFRQX2M)     0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[14]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)                        0.47       0.47 f
  ALU/ALU_OUT[13] (ALU_16B)                               0.00       0.47 f
  U_system_control/ALU_OUT[13] (system_control)           0.00       0.47 f
  U_system_control/store_ALU_OUT_reg[13]/D (DFFRQX2M)     0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[13]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)                        0.47       0.47 f
  ALU/ALU_OUT[12] (ALU_16B)                               0.00       0.47 f
  U_system_control/ALU_OUT[12] (system_control)           0.00       0.47 f
  U_system_control/store_ALU_OUT_reg[12]/D (DFFRQX2M)     0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[12]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)                        0.47       0.47 f
  ALU/ALU_OUT[11] (ALU_16B)                               0.00       0.47 f
  U_system_control/ALU_OUT[11] (system_control)           0.00       0.47 f
  U_system_control/store_ALU_OUT_reg[11]/D (DFFRQX2M)     0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[11]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)                        0.47       0.47 f
  ALU/ALU_OUT[10] (ALU_16B)                               0.00       0.47 f
  U_system_control/ALU_OUT[10] (system_control)           0.00       0.47 f
  U_system_control/store_ALU_OUT_reg[10]/D (DFFRQX2M)     0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[10]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)                         0.47       0.47 f
  ALU/ALU_OUT[9] (ALU_16B)                                0.00       0.47 f
  U_system_control/ALU_OUT[9] (system_control)            0.00       0.47 f
  U_system_control/store_ALU_OUT_reg[9]/D (DFFRQX2M)      0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[9]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)                         0.47       0.47 f
  ALU/ALU_OUT[8] (ALU_16B)                                0.00       0.47 f
  U_system_control/ALU_OUT[8] (system_control)            0.00       0.47 f
  U_system_control/store_ALU_OUT_reg[8]/D (DFFRQX2M)      0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[8]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: Data_sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_reg_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/sync_reg_reg[1]/Q (DFFRQX2M)                  0.49       0.49 f
  Data_sync/enable_flop_reg/D (DFFRQX2M)                  0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_sync/enable_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: Data_sync/sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/storeadd_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/sync_bus_reg[3]/Q (DFFRQX2M)                  0.50       0.50 f
  Data_sync/sync_bus[3] (DATA_SYNC_NUM_STAGES2)           0.00       0.50 f
  U_system_control/RX_P_DATA[3] (system_control)          0.00       0.50 f
  U_system_control/storeadd_reg[3]/D (DFFRQX2M)           0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/storeadd_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Data_sync/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/storeadd_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/sync_bus_reg[0]/Q (DFFRQX2M)                  0.50       0.50 f
  Data_sync/sync_bus[0] (DATA_SYNC_NUM_STAGES2)           0.00       0.50 f
  U_system_control/RX_P_DATA[0] (system_control)          0.00       0.50 f
  U_system_control/storeadd_reg[0]/D (DFFRQX2M)           0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/storeadd_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Data_sync/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/storeadd_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/sync_bus_reg[1]/Q (DFFRQX2M)                  0.51       0.51 f
  Data_sync/sync_bus[1] (DATA_SYNC_NUM_STAGES2)           0.00       0.51 f
  U_system_control/RX_P_DATA[1] (system_control)          0.00       0.51 f
  U_system_control/storeadd_reg[1]/D (DFFRQX2M)           0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/storeadd_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO/WR/w_binary_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/WR/w_binary_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/WR/w_binary_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/WR/w_binary_reg[3]/Q (DFFRQX2M)                    0.39       0.39 r
  FIFO/WR/U16/Y (XNOR2X2M)                                0.12       0.51 f
  FIFO/WR/w_binary_reg[3]/D (DFFRQX2M)                    0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/WR/w_binary_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO/WR/w_binary_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/WR/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/WR/w_binary_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/WR/w_binary_reg[3]/Q (DFFRQX2M)                    0.39       0.39 r
  FIFO/WR/U16/Y (XNOR2X2M)                                0.12       0.51 f
  FIFO/WR/wptr_reg[3]/D (DFFRQX2M)                        0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/WR/wptr_reg[3]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: Data_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/RX_D_VLD_delayed_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/enable_pulse_reg/CK (DFFRQX2M)                0.00       0.00 r
  Data_sync/enable_pulse_reg/Q (DFFRQX2M)                 0.55       0.55 f
  Data_sync/enable_pulse (DATA_SYNC_NUM_STAGES2)          0.00       0.55 f
  U_system_control/RX_D_VLD (system_control)              0.00       0.55 f
  U_system_control/RX_D_VLD_delayed_reg/D (DFFRQX2M)      0.00       0.55 f
  data arrival time                                                  0.55

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/RX_D_VLD_delayed_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: Data_sync/sync_bus_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/storeadd_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/sync_bus_reg[2]/Q (DFFRQX2M)                  0.55       0.55 f
  Data_sync/sync_bus[2] (DATA_SYNC_NUM_STAGES2)           0.00       0.55 f
  U_system_control/RX_P_DATA[2] (system_control)          0.00       0.55 f
  U_system_control/storeadd_reg[2]/D (DFFRQX2M)           0.00       0.55 f
  data arrival time                                                  0.55

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/storeadd_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: FIFO/WR/w_binary_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/WR/w_binary_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/WR/w_binary_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/WR/w_binary_reg[2]/Q (DFFRQX2M)                    0.44       0.44 r
  FIFO/WR/U11/Y (XNOR2X2M)                                0.13       0.57 f
  FIFO/WR/w_binary_reg[2]/D (DFFRQX2M)                    0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/WR/w_binary_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: FIFO/sync_r2w/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/WR/wfull_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[1][1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[1][1]/Q (DFFRQX2M)           0.39       0.39 r
  FIFO/sync_r2w/SYNC[1] (DF_SYNC_BUS_WIDTH4_0)            0.00       0.39 r
  FIFO/WR/wq2_rptr[1] (FIFO_WR_ADDR_SIZE3)                0.00       0.39 r
  FIFO/WR/U15/Y (CLKXOR2X2M)                              0.15       0.55 r
  FIFO/WR/U6/Y (NOR4X1M)                                  0.06       0.61 f
  FIFO/WR/wfull_reg/D (DFFRQX2M)                          0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/WR/wfull_reg/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: REGISTER/Reg_File_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[3][5]/CK (DFFSQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[3][5]/Q (DFFSQX2M)                0.46       0.46 r
  REGISTER/U187/Y (OAI2BB2X1M)                            0.15       0.61 r
  REGISTER/Reg_File_reg[3][5]/D (DFFSQX2M)                0.00       0.61 r
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[3][5]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: Data_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_sync/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/enable_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/enable_flop_reg/Q (DFFRQX2M)                  0.38       0.38 r
  Data_sync/U4/Y (NAND2BX2M)                              0.17       0.55 r
  Data_sync/U3/Y (INVX2M)                                 0.10       0.64 f
  Data_sync/enable_pulse_reg/D (DFFRQX2M)                 0.00       0.64 f
  data arrival time                                                  0.64

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_sync/enable_pulse_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: Data_sync/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  Data_sync/sync_bus_reg[5]/Q (DFFRQX2M)                  0.42       0.42 r
  Data_sync/sync_bus[5] (DATA_SYNC_NUM_STAGES2)           0.00       0.42 r
  U_system_control/RX_P_DATA[5] (system_control)          0.00       0.42 r
  U_system_control/U151/Y (INVX2M)                        0.07       0.49 f
  U_system_control/U90/Y (NAND4X2M)                       0.10       0.59 r
  U_system_control/U89/Y (OAI211X2M)                      0.09       0.68 f
  U_system_control/current_state_reg[1]/D (DFFRQX2M)      0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/current_state_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: REGISTER/Reg_File_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[2][0]/CK (DFFSQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[2][0]/Q (DFFSQX2M)                0.49       0.49 r
  REGISTER/U185/Y (OAI2BB2X1M)                            0.16       0.65 r
  REGISTER/Reg_File_reg[2][0]/D (DFFSQX2M)                0.00       0.65 r
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[2][0]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[7]/CK (DFFRQX2M)                    0.00       0.00 r
  REGISTER/RdData_reg[7]/Q (DFFRQX2M)                     0.38       0.38 r
  REGISTER/U216/Y (AO22X1M)                               0.15       0.54 r
  REGISTER/RdData_reg[7]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[7]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  REGISTER/RdData_reg[6]/Q (DFFRQX2M)                     0.38       0.38 r
  REGISTER/U212/Y (AO22X1M)                               0.15       0.54 r
  REGISTER/RdData_reg[6]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  REGISTER/RdData_reg[5]/Q (DFFRQX2M)                     0.38       0.38 r
  REGISTER/U208/Y (AO22X1M)                               0.15       0.54 r
  REGISTER/RdData_reg[5]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  REGISTER/RdData_reg[4]/Q (DFFRQX2M)                     0.38       0.38 r
  REGISTER/U204/Y (AO22X1M)                               0.15       0.54 r
  REGISTER/RdData_reg[4]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  REGISTER/RdData_reg[3]/Q (DFFRQX2M)                     0.38       0.38 r
  REGISTER/U200/Y (AO22X1M)                               0.15       0.54 r
  REGISTER/RdData_reg[3]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  REGISTER/RdData_reg[2]/Q (DFFRQX2M)                     0.38       0.38 r
  REGISTER/U196/Y (AO22X1M)                               0.15       0.54 r
  REGISTER/RdData_reg[2]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  REGISTER/RdData_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  REGISTER/U192/Y (AO22X1M)                               0.15       0.54 r
  REGISTER/RdData_reg[1]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  REGISTER/RdData_reg[0]/Q (DFFRQX2M)                     0.38       0.38 r
  REGISTER/U188/Y (AO22X1M)                               0.15       0.54 r
  REGISTER/RdData_reg[0]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][7]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][7]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U81/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[6][7]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][6]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][6]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U80/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[6][6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][5]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][5]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U79/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[6][5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][4]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][4]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U78/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[6][4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][3]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U77/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[6][3]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][2]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U76/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[6][2]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][1]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U75/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[6][1]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][0]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U74/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[6][0]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][7]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][7]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U41/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[2][7]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][6]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][6]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U40/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[2][6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][5]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][5]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U39/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[2][5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][4]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][4]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U38/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[2][4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][3]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U37/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[2][3]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][2]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U36/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[2][2]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][1]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U35/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[2][1]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][0]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U34/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[2][0]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[5][7]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[5][7]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U73/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[5][7]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[5][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[5][6]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[5][6]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U72/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[5][6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[5][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[5][5]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[5][5]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U71/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[5][5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[5][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[5][4]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[5][4]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U70/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[5][4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[5][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[5][3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[5][3]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U69/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[5][3]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[5][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[5][2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[5][2]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U68/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[5][2]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[5][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[5][1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[5][1]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U67/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[5][1]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[5][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[5][0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[5][0]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U66/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[5][0]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[5][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][7]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U57/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[1][7]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][6]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U56/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[1][6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][5]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U55/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[1][5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][4]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][4]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U54/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[1][4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][3]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U53/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[1][3]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][2]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U52/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[1][2]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][1]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U51/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[1][1]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][0]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U50/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[1][0]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[7][7]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[7][7]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U89/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[7][7]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[7][6]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[7][6]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U88/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[7][6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[7][5]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[7][5]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U87/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[7][5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[7][4]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[7][4]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U86/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[7][4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[7][3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[7][3]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U85/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[7][3]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[7][2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[7][2]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U84/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[7][2]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[7][1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[7][1]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U83/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[7][1]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[7][0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[7][0]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U82/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[7][0]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[3][7]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[3][7]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U49/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[3][7]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[3][6]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[3][6]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U48/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[3][6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[3][5]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[3][5]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U47/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[3][5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[3][4]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[3][4]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U46/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[3][4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[3][3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[3][3]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U45/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[3][3]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[3][2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[3][2]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U44/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[3][2]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[3][1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[3][1]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U43/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[3][1]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[3][0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[3][0]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U42/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[3][0]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[4][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[4][7]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[4][7]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U65/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[4][7]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[4][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[4][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[4][6]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[4][6]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U64/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[4][6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[4][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[4][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[4][5]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[4][5]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U63/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[4][5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[4][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[4][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[4][4]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[4][4]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U62/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[4][4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[4][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[4][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[4][3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[4][3]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U61/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[4][3]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[4][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[4][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[4][2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[4][2]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U60/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[4][2]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[4][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[4][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[4][1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[4][1]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U59/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[4][1]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[4][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO/MEM/Reg_File_reg[4][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[4][0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO/MEM/Reg_File_reg[4][0]/Q (DFFRQX2M)                0.49       0.49 f
  FIFO/MEM/U58/Y (OAI2BB2X1M)                             0.20       0.69 f
  FIFO/MEM/Reg_File_reg[4][0]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[4][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/Reg_File_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[6][7]/Q (DFFRQX2M)                0.49       0.49 f
  REGISTER/U99/Y (OAI2BB2X1M)                             0.20       0.69 f
  REGISTER/Reg_File_reg[6][7]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/Reg_File_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][6]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[6][6]/Q (DFFRQX2M)                0.49       0.49 f
  REGISTER/U98/Y (OAI2BB2X1M)                             0.20       0.69 f
  REGISTER/Reg_File_reg[6][6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/Reg_File_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][5]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[6][5]/Q (DFFRQX2M)                0.49       0.49 f
  REGISTER/U97/Y (OAI2BB2X1M)                             0.20       0.69 f
  REGISTER/Reg_File_reg[6][5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/Reg_File_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][4]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[6][4]/Q (DFFRQX2M)                0.49       0.49 f
  REGISTER/U96/Y (OAI2BB2X1M)                             0.20       0.69 f
  REGISTER/Reg_File_reg[6][4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/Reg_File_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][3]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[6][3]/Q (DFFRQX2M)                0.49       0.49 f
  REGISTER/U95/Y (OAI2BB2X1M)                             0.20       0.69 f
  REGISTER/Reg_File_reg[6][3]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/Reg_File_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][2]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[6][2]/Q (DFFRQX2M)                0.49       0.49 f
  REGISTER/U94/Y (OAI2BB2X1M)                             0.20       0.69 f
  REGISTER/Reg_File_reg[6][2]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/Reg_File_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[6][1]/Q (DFFRQX2M)                0.49       0.49 f
  REGISTER/U93/Y (OAI2BB2X1M)                             0.20       0.69 f
  REGISTER/Reg_File_reg[6][1]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: REGISTER/Reg_File_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][0]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[6][0]/Q (DFFRQX2M)                0.49       0.49 f
  REGISTER/U92/Y (OAI2BB2X1M)                             0.20       0.69 f
  REGISTER/Reg_File_reg[6][0]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX/DUT4/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT4/par_err_reg/CK (DFFRQX2M)        0.00       0.00 r
  RX/DUT4/par_err_reg/Q (DFFRQX2M)         0.78       0.78 f
  RX/DUT4/par_err (parity_check)           0.00       0.78 f
  RX/Parity_Error (UART_RX_TOP)            0.00       0.78 f
  parity_error (out)                       0.00       0.78 f
  data arrival time                                   0.78

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -54.26     -54.16
  data required time                                -54.16
  -----------------------------------------------------------
  data required time                                -54.16
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        54.94


  Startpoint: RX/DUT7/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT7/stp_err_reg/CK (DFFRQX2M)        0.00       0.00 r
  RX/DUT7/stp_err_reg/Q (DFFRQX2M)         0.78       0.78 f
  RX/DUT7/stp_err (stop_check)             0.00       0.78 f
  RX/Stop_Error (UART_RX_TOP)              0.00       0.78 f
  framing_error (out)                      0.00       0.78 f
  data arrival time                                   0.78

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -54.26     -54.16
  data required time                                -54.16
  -----------------------------------------------------------
  data required time                                -54.16
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                        54.94


  Startpoint: TX/DUT1/SER_DATA_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/SER_DATA_reg/CK (DFFRQX2M)       0.00       0.00 r
  TX/DUT1/SER_DATA_reg/Q (DFFRQX2M)        0.48       0.48 f
  TX/DUT1/SER_DATA (Serializer)            0.00       0.48 f
  TX/DUT4/SER_DATA (mux)                   0.00       0.48 f
  TX/DUT4/U4/Y (NAND3X2M)                  0.09       0.57 r
  TX/DUT4/U3/Y (OAI21X4M)                  0.21       0.79 f
  TX/DUT4/TX_OUT (mux)                     0.00       0.79 f
  TX/TX_OUT (UART_TX)                      0.00       0.79 f
  UART_TX_O (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                -1736.30   -1736.20
  data required time                              -1736.20
  -----------------------------------------------------------
  data required time                              -1736.20
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                      1736.99


  Startpoint: RX/DUT3/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT7/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/sampled_bit_reg/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT3/sampled_bit_reg/Q (DFFRQX2M)                    0.45       0.45 r
  RX/DUT3/sampled_bit (data_sampling)                     0.00       0.45 r
  RX/DUT7/sampled_bit (stop_check)                        0.00       0.45 r
  RX/DUT7/U2/Y (OAI2BB2X1M)                               0.09       0.55 f
  RX/DUT7/stp_err_reg/D (DFFRQX2M)                        0.00       0.55 f
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT7/stp_err_reg/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: RX/DUT5/i_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  RX/DUT5/i_reg[0]/Q (DFFRQX2M)            0.46       0.46 r
  RX/DUT5/U17/Y (OAI22X1M)                 0.10       0.56 f
  RX/DUT5/i_reg[0]/D (DFFRQX2M)            0.00       0.56 f
  data arrival time                                   0.56

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/i_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: RX/DUT2/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  RX/DUT2/bit_cnt_reg[0]/Q (DFFRQX2M)                     0.46       0.46 r
  RX/DUT2/U9/Y (OAI32X1M)                                 0.11       0.57 f
  RX/DUT2/bit_cnt_reg[0]/D (DFFRQX2M)                     0.00       0.57 f
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: RX/DUT4/expected_parity_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/expected_parity_reg/CK (DFFRQX2M)               0.00       0.00 r
  RX/DUT4/expected_parity_reg/Q (DFFRQX2M)                0.40       0.40 r
  RX/DUT4/U5/Y (XNOR2X2M)                                 0.10       0.50 r
  RX/DUT4/U4/Y (OAI2BB2X1M)                               0.08       0.58 f
  RX/DUT4/par_err_reg/D (DFFRQX2M)                        0.00       0.58 f
  data arrival time                                                  0.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT4/par_err_reg/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.52       0.52 r
  RX/DUT2/U16/Y (NOR2X2M)                                 0.06       0.58 f
  RX/DUT2/edge_cnt_reg[0]/D (DFFRQX2M)                    0.00       0.58 f
  data arrival time                                                  0.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: RX/DUT6/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT6/strt_glitch_reg/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT6/strt_glitch_reg/Q (DFFRQX2M)                    0.41       0.41 r
  RX/DUT6/strt_glitch (strt_check)                        0.00       0.41 r
  RX/DUT1/strt_glitch (FSM)                               0.00       0.41 r
  RX/DUT1/U12/Y (OAI2BB1X2M)                              0.14       0.55 r
  RX/DUT1/U9/Y (OAI211X2M)                                0.06       0.61 f
  RX/DUT1/current_state_reg[0]/D (DFFRQX2M)               0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: RX/DUT3/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/sampled_bit_reg/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT3/sampled_bit_reg/Q (DFFRQX2M)                    0.53       0.53 f
  RX/DUT3/U6/Y (NAND2X2M)                                 0.07       0.60 r
  RX/DUT3/U5/Y (OAI31X1M)                                 0.05       0.65 f
  RX/DUT3/sampled_bit_reg/D (DFFRQX2M)                    0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/sampled_bit_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: RX/DUT2/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RX/DUT2/bit_cnt_reg[1]/Q (DFFRQX2M)                     0.53       0.53 f
  RX/DUT2/U12/Y (INVX2M)                                  0.08       0.61 r
  RX/DUT2/U10/Y (OAI22X1M)                                0.05       0.66 f
  RX/DUT2/bit_cnt_reg[1]/D (DFFRQX2M)                     0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  RX/DUT1/current_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  RX/DUT1/U13/Y (NOR3X2M)                                 0.10       0.53 f
  RX/DUT1/U25/Y (OAI21X2M)                                0.07       0.60 r
  RX/DUT1/U24/Y (OAI211X2M)                               0.06       0.66 f
  RX/DUT1/current_state_reg[1]/D (DFFRQX2M)               0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX/DUT2/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RX/DUT2/bit_cnt_reg[1]/Q (DFFRQX2M)                     0.45       0.45 r
  RX/DUT2/bit_cnt[1] (edge_bit_counter)                   0.00       0.45 r
  RX/DUT1/bit_cnt[1] (FSM)                                0.00       0.45 r
  RX/DUT1/U30/Y (NOR4X1M)                                 0.09       0.54 f
  RX/DUT1/U29/Y (AOI31X2M)                                0.08       0.62 r
  RX/DUT1/U28/Y (OAI21X2M)                                0.04       0.66 f
  RX/DUT1/current_state_reg[2]/D (DFFRQX2M)               0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX/DUT2/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  RX/DUT2/bit_cnt_reg[2]/Q (DFFRQX2M)                     0.43       0.43 r
  RX/DUT2/U21/Y (XNOR2X2M)                                0.19       0.62 r
  RX/DUT2/U20/Y (NOR2X2M)                                 0.05       0.67 f
  RX/DUT2/bit_cnt_reg[2]/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/expected_parity_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  RX/DUT1/current_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  RX/DUT1/U13/Y (NOR3X2M)                                 0.10       0.53 f
  RX/DUT1/par_chk_en (FSM)                                0.00       0.53 f
  RX/DUT4/par_chk_en (parity_check)                       0.00       0.53 f
  RX/DUT4/U11/Y (INVX2M)                                  0.07       0.59 r
  RX/DUT4/U10/Y (OAI2BB2X1M)                              0.07       0.67 f
  RX/DUT4/expected_parity_reg/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT4/expected_parity_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: RX/DUT2/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  RX/DUT2/bit_cnt_reg[3]/Q (DFFRQX2M)                     0.41       0.41 r
  RX/DUT2/U18/Y (CLKXOR2X2M)                              0.23       0.64 r
  RX/DUT2/U17/Y (NOR2X2M)                                 0.04       0.68 f
  RX/DUT2/bit_cnt_reg[3]/D (DFFRQX2M)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: RX/DUT3/majority_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/majority_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT3/majority_reg[1]/Q (DFFRQX2M)                    0.48       0.48 f
  RX/DUT3/U11/Y (OAI2BB2X1M)                              0.19       0.67 f
  RX/DUT3/majority_reg[1]/D (DFFRQX2M)                    0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/majority_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: RX/DUT6/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT6/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT6/strt_glitch_reg/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT6/strt_glitch_reg/Q (DFFRQX2M)                    0.50       0.50 f
  RX/DUT6/U2/Y (AO2B2X2M)                                 0.19       0.68 f
  RX/DUT6/strt_glitch_reg/D (DFFRQX2M)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT6/strt_glitch_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RX/DUT5/i_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  RX/DUT5/i_reg[2]/Q (DFFRQX2M)            0.42       0.42 r
  RX/DUT5/U37/Y (INVX2M)                   0.09       0.51 f
  RX/DUT5/U35/Y (NAND2X2M)                 0.09       0.60 r
  RX/DUT5/U6/Y (OAI32X1M)                  0.09       0.69 f
  RX/DUT5/i_reg[2]/D (DFFRQX2M)            0.00       0.69 f
  data arrival time                                   0.69

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/i_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: RX/DUT5/i_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  RX/DUT5/i_reg[2]/Q (DFFRQX2M)            0.42       0.42 r
  RX/DUT5/U37/Y (INVX2M)                   0.09       0.51 f
  RX/DUT5/U24/Y (NAND3X2M)                 0.09       0.60 r
  RX/DUT5/U23/Y (OAI2BB2X1M)               0.09       0.69 f
  RX/DUT5/P_DATA_reg[1]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/P_DATA_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: RX/DUT3/majority_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/majority_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT3/majority_reg[0]/Q (DFFRQX2M)                    0.50       0.50 f
  RX/DUT3/U9/Y (OAI2BB2X1M)                               0.20       0.70 f
  RX/DUT3/majority_reg[0]/D (DFFRQX2M)                    0.00       0.70 f
  data arrival time                                                  0.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/majority_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX/DUT5/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/P_DATA_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  RX/DUT5/P_DATA_reg[6]/Q (DFFRQX2M)       0.49       0.49 f
  RX/DUT5/U15/Y (OAI2BB2X1M)               0.20       0.70 f
  RX/DUT5/P_DATA_reg[6]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/P_DATA_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: RX/DUT5/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/P_DATA_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  RX/DUT5/P_DATA_reg[5]/Q (DFFRQX2M)       0.49       0.49 f
  RX/DUT5/U29/Y (OAI2BB2X1M)               0.20       0.70 f
  RX/DUT5/P_DATA_reg[5]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/P_DATA_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: RX/DUT5/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/P_DATA_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  RX/DUT5/P_DATA_reg[0]/Q (DFFRQX2M)       0.49       0.49 f
  RX/DUT5/U19/Y (OAI2BB2X1M)               0.20       0.70 f
  RX/DUT5/P_DATA_reg[0]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/P_DATA_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: RX/DUT5/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/P_DATA_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  RX/DUT5/P_DATA_reg[4]/Q (DFFRQX2M)       0.49       0.49 f
  RX/DUT5/U13/Y (OAI2BB2X1M)               0.20       0.70 f
  RX/DUT5/P_DATA_reg[4]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/P_DATA_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: RX/DUT5/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/P_DATA_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  RX/DUT5/P_DATA_reg[3]/Q (DFFRQX2M)       0.50       0.50 f
  RX/DUT5/U27/Y (OAI2BB2X1M)               0.20       0.70 f
  RX/DUT5/P_DATA_reg[3]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/P_DATA_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: RX/DUT5/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/P_DATA_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  RX/DUT5/P_DATA_reg[2]/Q (DFFRQX2M)       0.50       0.50 f
  RX/DUT5/U25/Y (OAI2BB2X1M)               0.21       0.70 f
  RX/DUT5/P_DATA_reg[2]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/P_DATA_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: RX/DUT5/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/P_DATA_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  RX/DUT5/P_DATA_reg[7]/Q (DFFRQX2M)       0.50       0.50 f
  RX/DUT5/U21/Y (OAI2BB2X1M)               0.21       0.71 f
  RX/DUT5/P_DATA_reg[7]/D (DFFRQX2M)       0.00       0.71 f
  data arrival time                                   0.71

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/P_DATA_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: RX/DUT2/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[4]/Q (DFFRQX2M)                    0.48       0.48 r
  RX/DUT2/U15/Y (XNOR2X2M)                                0.20       0.68 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.05       0.72 f
  RX/DUT2/edge_cnt_reg[4]/D (DFFRQX2M)                    0.00       0.72 f
  data arrival time                                                  0.72

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX/DUT2/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[2]/Q (DFFRQX2M)                    0.49       0.49 r
  RX/DUT2/U22/S (ADDHX1M)                                 0.12       0.61 f
  RX/DUT2/U7/Y (NOR2BX2M)                                 0.12       0.74 f
  RX/DUT2/edge_cnt_reg[2]/D (DFFRQX2M)                    0.00       0.74 f
  data arrival time                                                  0.74

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.52       0.52 r
  RX/DUT2/U23/S (ADDHX1M)                                 0.08       0.60 f
  RX/DUT2/U6/Y (NOR2BX2M)                                 0.13       0.74 f
  RX/DUT2/edge_cnt_reg[1]/D (DFFRQX2M)                    0.00       0.74 f
  data arrival time                                                  0.74

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: RX/DUT2/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[3]/Q (DFFRQX2M)                    0.49       0.49 r
  RX/DUT2/U24/S (ADDHX1M)                                 0.12       0.61 f
  RX/DUT2/U8/Y (NOR2BX2M)                                 0.12       0.74 f
  RX/DUT2/edge_cnt_reg[3]/D (DFFRQX2M)                    0.00       0.74 f
  data arrival time                                                  0.74

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: RX/DUT5/i_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  RX/DUT5/i_reg[1]/Q (DFFRQX2M)            0.47       0.47 r
  RX/DUT5/U33/Y (NOR2X2M)                  0.10       0.58 f
  RX/DUT5/U31/Y (AO2B2X2M)                 0.18       0.76 f
  RX/DUT5/i_reg[1]/D (DFFRQX2M)            0.00       0.76 f
  data arrival time                                   0.76

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/i_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: FIFO/sync_w2r/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[3][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[3][0]/Q (DFFRQX2M)           0.47       0.47 f
  FIFO/sync_w2r/sync_reg_reg[3][1]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[3][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][0]/Q (DFFRQX2M)           0.47       0.47 f
  FIFO/sync_w2r/sync_reg_reg[2][1]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO/sync_w2r/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[1][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[1][0]/Q (DFFRQX2M)           0.47       0.47 f
  FIFO/sync_w2r/sync_reg_reg[1][1]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[1][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO/sync_w2r/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[0][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[0][0]/Q (DFFRQX2M)           0.47       0.47 f
  FIFO/sync_w2r/sync_reg_reg[0][1]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[0][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: TX/DUT2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[2]/Q (DFFRQX2M)               0.43       0.43 r
  TX/DUT2/U18/Y (AOI2BB1X2M)                              0.05       0.48 f
  TX/DUT2/current_state_reg[1]/D (DFFRQX2M)               0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: pulse_gen/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/rcv_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  pulse_gen/rcv_flop_reg/Q (DFFRQX2M)                     0.48       0.48 f
  pulse_gen/pls_flop_reg/D (DFFRQX2M)                     0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  pulse_gen/pls_flop_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: TX/DUT1/COUNT_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  TX/DUT1/COUNT_reg[1]/Q (DFFRQX2M)        0.40       0.40 r
  TX/DUT1/U17/Y (OAI32X1M)                 0.09       0.49 f
  TX/DUT1/COUNT_reg[1]/D (DFFRQX2M)        0.00       0.49 f
  data arrival time                                   0.49

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/COUNT_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: FIFO/RD/r_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[3]/Q (DFFRQX2M)                    0.39       0.39 r
  FIFO/RD/U13/Y (XNOR2X2M)                                0.12       0.51 f
  FIFO/RD/r_binary_reg[3]/D (DFFRQX2M)                    0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO/RD/r_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[3]/Q (DFFRQX2M)                    0.39       0.39 r
  FIFO/RD/U13/Y (XNOR2X2M)                                0.12       0.51 f
  FIFO/RD/rptr_reg[3]/D (DFFRQX2M)                        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rptr_reg[3]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: TX/DUT1/SER_DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/SER_DONE_reg/CK (DFFRQX2M)                      0.00       0.00 r
  TX/DUT1/SER_DONE_reg/Q (DFFRQX2M)                       0.42       0.42 r
  TX/DUT1/SER_DONE (Serializer)                           0.00       0.42 r
  TX/DUT2/SER_DONE (uart_fsm)                             0.00       0.42 r
  TX/DUT2/U16/Y (OAI211X2M)                               0.10       0.52 f
  TX/DUT2/current_state_reg[0]/D (DFFRQX2M)               0.00       0.52 f
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: TX/DUT1/COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  TX/DUT1/COUNT_reg[0]/Q (DFFRQX2M)        0.41       0.41 r
  TX/DUT1/U30/Y (OAI221X1M)                0.11       0.53 f
  TX/DUT1/COUNT_reg[0]/D (DFFRQX2M)        0.00       0.53 f
  data arrival time                                   0.53

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/COUNT_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: TX/DUT1/COUNT_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  TX/DUT1/COUNT_reg[2]/Q (DFFRQX2M)        0.48       0.48 f
  TX/DUT1/U38/Y (INVX2M)                   0.08       0.56 r
  TX/DUT1/U14/Y (OAI32X1M)                 0.06       0.63 f
  TX/DUT1/COUNT_reg[2]/D (DFFRQX2M)        0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/COUNT_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: TX/DUT1/SER_DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/SER_DONE_reg/CK (DFFRQX2M)                      0.00       0.00 r
  TX/DUT1/SER_DONE_reg/Q (DFFRQX2M)                       0.51       0.51 f
  TX/DUT1/SER_DONE (Serializer)                           0.00       0.51 f
  TX/DUT2/SER_DONE (uart_fsm)                             0.00       0.51 f
  TX/DUT2/U15/Y (INVX2M)                                  0.06       0.56 r
  TX/DUT2/U14/Y (OAI31X1M)                                0.07       0.63 f
  TX/DUT2/current_state_reg[2]/D (DFFRQX2M)               0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: TX/DUT1/S_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/S_DATA_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  TX/DUT1/S_DATA_reg[0]/Q (DFFRQX2M)       0.48       0.48 f
  TX/DUT1/U18/Y (OAI2B1X2M)                0.17       0.65 f
  TX/DUT1/S_DATA_reg[0]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/S_DATA_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: TX/DUT1/S_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/S_DATA_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  TX/DUT1/S_DATA_reg[6]/Q (DFFRQX2M)       0.49       0.49 f
  TX/DUT1/U29/Y (AOI22X1M)                 0.11       0.60 r
  TX/DUT1/U28/Y (OAI2B1X2M)                0.05       0.65 f
  TX/DUT1/S_DATA_reg[5]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/S_DATA_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: TX/DUT1/S_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/S_DATA_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  TX/DUT1/S_DATA_reg[5]/Q (DFFRQX2M)       0.49       0.49 f
  TX/DUT1/U27/Y (AOI22X1M)                 0.11       0.60 r
  TX/DUT1/U26/Y (OAI2B1X2M)                0.05       0.65 f
  TX/DUT1/S_DATA_reg[4]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/S_DATA_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: TX/DUT1/S_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/S_DATA_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  TX/DUT1/S_DATA_reg[4]/Q (DFFRQX2M)       0.49       0.49 f
  TX/DUT1/U25/Y (AOI22X1M)                 0.11       0.60 r
  TX/DUT1/U24/Y (OAI2B1X2M)                0.05       0.65 f
  TX/DUT1/S_DATA_reg[3]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/S_DATA_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: TX/DUT1/S_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/S_DATA_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  TX/DUT1/S_DATA_reg[3]/Q (DFFRQX2M)       0.49       0.49 f
  TX/DUT1/U23/Y (AOI22X1M)                 0.11       0.60 r
  TX/DUT1/U22/Y (OAI2B1X2M)                0.05       0.65 f
  TX/DUT1/S_DATA_reg[2]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/S_DATA_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: TX/DUT1/S_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/S_DATA_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  TX/DUT1/S_DATA_reg[2]/Q (DFFRQX2M)       0.49       0.49 f
  TX/DUT1/U21/Y (AOI22X1M)                 0.11       0.60 r
  TX/DUT1/U20/Y (OAI2B1X2M)                0.05       0.65 f
  TX/DUT1/S_DATA_reg[1]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/S_DATA_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: TX/DUT1/S_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/S_DATA_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  TX/DUT1/S_DATA_reg[6]/Q (DFFRQX2M)       0.49       0.49 f
  TX/DUT1/U33/Y (OAI2B1X2M)                0.17       0.66 f
  TX/DUT1/S_DATA_reg[6]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                   0.66

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/S_DATA_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][1]/Q (DFFRQX2M)           0.39       0.39 r
  FIFO/sync_w2r/SYNC[2] (DF_SYNC_BUS_WIDTH4_1)            0.00       0.39 r
  FIFO/RD/rq2_wptr[2] (FIFO_RD_ADDR_SIZE3)                0.00       0.39 r
  FIFO/RD/U10/Y (CLKXOR2X2M)                              0.15       0.55 r
  FIFO/RD/U8/Y (NOR4X1M)                                  0.05       0.60 f
  FIFO/RD/rempty_reg/D (DFFSQX2M)                         0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rempty_reg/CK (DFFSQX2M)                        0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: TX/DUT2/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[0]/Q (DFFRQX2M)               0.44       0.44 r
  TX/DUT2/U11/Y (INVX2M)                                  0.08       0.51 f
  TX/DUT2/U10/Y (NAND2X2M)                                0.09       0.60 r
  TX/DUT2/U6/Y (NAND2BX2M)                                0.07       0.67 f
  TX/DUT2/busy (uart_fsm)                                 0.00       0.67 f
  TX/busy (UART_TX)                                       0.00       0.67 f
  pulse_gen/LVL_SIG (pulse_gen)                           0.00       0.67 f
  pulse_gen/rcv_flop_reg/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  pulse_gen/rcv_flop_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: FIFO/RD/rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/rempty_reg/CK (DFFSQX2M)                        0.00       0.00 r
  FIFO/RD/rempty_reg/Q (DFFSQX2M)                         0.45       0.45 r
  FIFO/RD/rempty (FIFO_RD_ADDR_SIZE3)                     0.00       0.45 r
  FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.45 r
  U7/Y (INVX2M)                                           0.06       0.51 f
  TX/Data_Valid (UART_TX)                                 0.00       0.51 f
  TX/DUT3/Data_Valid (parity_calc)                        0.00       0.51 f
  TX/DUT3/U6/Y (NAND2BX2M)                                0.07       0.58 r
  TX/DUT3/U5/Y (OAI2BB2X1M)                               0.09       0.67 f
  TX/DUT3/par_bit_reg/D (DFFRQX2M)                        0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT3/par_bit_reg/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: FIFO/RD/rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/rempty_reg/CK (DFFSQX2M)                        0.00       0.00 r
  FIFO/RD/rempty_reg/Q (DFFSQX2M)                         0.45       0.45 r
  FIFO/RD/U12/Y (NOR2BX2M)                                0.06       0.51 f
  FIFO/RD/U18/Y (CLKXOR2X2M)                              0.17       0.68 f
  FIFO/RD/r_binary_reg[0]/D (DFFRQX2M)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT1/S_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/S_DATA_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  TX/DUT1/S_DATA_reg[0]/Q (DFFRQX2M)       0.39       0.39 r
  TX/DUT1/U3/Y (AO22X1M)                   0.15       0.54 r
  TX/DUT1/SER_DATA_reg/D (DFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/SER_DATA_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: FIFO/RD/r_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[3]/Q (DFFRQX2M)                    0.39       0.39 r
  FIFO/RD/U13/Y (XNOR2X2M)                                0.12       0.51 f
  FIFO/RD/U3/Y (CLKXOR2X2M)                               0.18       0.69 f
  FIFO/RD/rptr_reg[2]/D (DFFRQX2M)                        0.00       0.69 f
  data arrival time                                                  0.69

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rptr_reg[2]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: TX/DUT1/SER_DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DONE_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/SER_DONE_reg/CK (DFFRQX2M)       0.00       0.00 r
  TX/DUT1/SER_DONE_reg/Q (DFFRQX2M)        0.51       0.51 f
  TX/DUT1/U35/Y (OAI2BB2X1M)               0.21       0.71 f
  TX/DUT1/SER_DONE_reg/D (DFFRQX2M)        0.00       0.71 f
  data arrival time                                   0.71

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/SER_DONE_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/U15/Y (AND2X2M)                                 0.18       0.60 r
  FIFO/RD/U7/Y (NAND2X2M)                                 0.07       0.67 f
  FIFO/RD/U6/Y (XNOR2X2M)                                 0.13       0.80 f
  FIFO/RD/r_binary_reg[2]/D (DFFRQX2M)                    0.00       0.80 f
  data arrival time                                                  0.80

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/U15/Y (AND2X2M)                                 0.18       0.60 r
  FIFO/RD/U17/Y (CLKXOR2X2M)                              0.26       0.86 f
  FIFO/RD/r_binary_reg[1]/D (DFFRQX2M)                    0.00       0.86 f
  data arrival time                                                  0.86

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: FIFO/RD/rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rempty_reg/CK (DFFSQX2M)         0.00       0.00 r
  FIFO/RD/rempty_reg/Q (DFFSQX2M)          0.45       0.45 r
  FIFO/RD/U12/Y (NOR2BX2M)                 0.06       0.51 f
  FIFO/RD/U18/Y (CLKXOR2X2M)               0.17       0.68 f
  FIFO/RD/U4/Y (CLKXOR2X2M)                0.23       0.91 f
  FIFO/RD/rptr_reg[0]/D (DFFRQX2M)         0.00       0.91 f
  data arrival time                                   0.91

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/RD/rptr_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/U15/Y (AND2X2M)                                 0.18       0.60 r
  FIFO/RD/U7/Y (NAND2X2M)                                 0.07       0.67 f
  FIFO/RD/U6/Y (XNOR2X2M)                                 0.13       0.80 f
  FIFO/RD/U5/Y (CLKXOR2X2M)                               0.18       0.98 f
  FIFO/RD/rptr_reg[1]/D (DFFRQX2M)                        0.00       0.98 f
  data arrival time                                                  0.98

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rptr_reg[1]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: clock_divider_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/div_clk_reg/CK (DFFRQX2M)              0.00       0.00 r
  clock_divider_TX/div_clk_reg/Q (DFFRQX2M)               0.41       0.41 r
  clock_divider_TX/U23/Y (MXI2X1M)                        0.06       0.47 f
  clock_divider_TX/div_clk_reg/D (DFFRQX2M)               0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/div_clk_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: RSTSYNC2/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RSTSYNC2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RSTSYNC2/sync_reg_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  RSTSYNC2/sync_reg_reg[0]/Q (DFFRQX2M)                   0.47       0.47 f
  RSTSYNC2/sync_reg_reg[1]/D (DFFRQX2M)                   0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RSTSYNC2/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: clock_divider_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/div_clk_reg/CK (DFFRX1M)               0.00       0.00 r
  clock_divider_RX/div_clk_reg/Q (DFFRX1M)                0.54       0.54 r
  clock_divider_RX/U23/Y (MXI2X1M)                        0.07       0.60 f
  clock_divider_RX/div_clk_reg/D (DFFRX1M)                0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/div_clk_reg/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: clock_divider_TX/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/flag_reg/CK (DFFRQX2M)                 0.00       0.00 r
  clock_divider_TX/flag_reg/Q (DFFRQX2M)                  0.42       0.42 r
  clock_divider_TX/U22/Y (CLKXOR2X2M)                     0.16       0.58 r
  clock_divider_TX/U21/Y (NOR2X1M)                        0.04       0.62 f
  clock_divider_TX/flag_reg/D (DFFRQX2M)                  0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/flag_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: clock_divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[0]/Q (DFFRQX2M)            0.41       0.41 r
  clock_divider_TX/add_49/A[0] (ClkDiv_1_DW01_inc_0)      0.00       0.41 r
  clock_divider_TX/add_49/U1_1_1/S (ADDHX1M)              0.06       0.47 f
  clock_divider_TX/add_49/SUM[1] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.47 f
  clock_divider_TX/U31/Y (NOR2BX1M)                       0.15       0.62 f
  clock_divider_TX/counter_reg[1]/D (DFFRQX2M)            0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: clock_divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[0]/Q (DFFRQX2M)            0.41       0.41 r
  clock_divider_TX/add_49/A[0] (ClkDiv_1_DW01_inc_0)      0.00       0.41 r
  clock_divider_TX/add_49/U2/Y (CLKINVX1M)                0.06       0.47 f
  clock_divider_TX/add_49/SUM[0] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.47 f
  clock_divider_TX/U32/Y (NOR2BX1M)                       0.15       0.62 f
  clock_divider_TX/counter_reg[0]/D (DFFRQX2M)            0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: clock_divider_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[6]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[6]/Q (DFFRQX2M)            0.41       0.41 r
  clock_divider_TX/add_49/A[6] (ClkDiv_1_DW01_inc_0)      0.00       0.41 r
  clock_divider_TX/add_49/U1_1_6/S (ADDHX1M)              0.09       0.51 f
  clock_divider_TX/add_49/SUM[6] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.51 f
  clock_divider_TX/U26/Y (NOR2BX1M)                       0.15       0.66 f
  clock_divider_TX/counter_reg[6]/D (DFFRQX2M)            0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[6]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: clock_divider_TX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[4]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[4]/Q (DFFRQX2M)            0.42       0.42 r
  clock_divider_TX/add_49/A[4] (ClkDiv_1_DW01_inc_0)      0.00       0.42 r
  clock_divider_TX/add_49/U1_1_4/S (ADDHX1M)              0.09       0.51 f
  clock_divider_TX/add_49/SUM[4] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.51 f
  clock_divider_TX/U28/Y (NOR2BX1M)                       0.15       0.66 f
  clock_divider_TX/counter_reg[4]/D (DFFRQX2M)            0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[4]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: clock_divider_TX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[3]/Q (DFFRQX2M)            0.43       0.43 r
  clock_divider_TX/add_49/A[3] (ClkDiv_1_DW01_inc_0)      0.00       0.43 r
  clock_divider_TX/add_49/U1_1_3/S (ADDHX1M)              0.10       0.52 f
  clock_divider_TX/add_49/SUM[3] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.52 f
  clock_divider_TX/U29/Y (NOR2BX1M)                       0.15       0.67 f
  clock_divider_TX/counter_reg[3]/D (DFFRQX2M)            0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: clock_divider_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[2]/Q (DFFRQX2M)            0.43       0.43 r
  clock_divider_TX/add_49/A[2] (ClkDiv_1_DW01_inc_0)      0.00       0.43 r
  clock_divider_TX/add_49/U1_1_2/S (ADDHX1M)              0.10       0.52 f
  clock_divider_TX/add_49/SUM[2] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.52 f
  clock_divider_TX/U30/Y (NOR2BX1M)                       0.15       0.68 f
  clock_divider_TX/counter_reg[2]/D (DFFRQX2M)            0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: clock_divider_TX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[5]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[5]/Q (DFFRQX2M)            0.43       0.43 r
  clock_divider_TX/add_49/A[5] (ClkDiv_1_DW01_inc_0)      0.00       0.43 r
  clock_divider_TX/add_49/U1_1_5/S (ADDHX1M)              0.10       0.53 f
  clock_divider_TX/add_49/SUM[5] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.53 f
  clock_divider_TX/U27/Y (NOR2BX1M)                       0.15       0.68 f
  clock_divider_TX/counter_reg[5]/D (DFFRQX2M)            0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[5]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: clock_divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[0]/Q (DFFRX1M)             0.52       0.52 r
  clock_divider_RX/add_49/A[0] (ClkDiv_0_DW01_inc_0)      0.00       0.52 r
  clock_divider_RX/add_49/U1_1_1/S (ADDHX1M)              0.06       0.58 f
  clock_divider_RX/add_49/SUM[1] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.58 f
  clock_divider_RX/U31/Y (NOR2BX1M)                       0.15       0.74 f
  clock_divider_RX/counter_reg[1]/D (DFFRX1M)             0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: clock_divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[0]/Q (DFFRX1M)             0.52       0.52 r
  clock_divider_RX/add_49/A[0] (ClkDiv_0_DW01_inc_0)      0.00       0.52 r
  clock_divider_RX/add_49/U2/Y (CLKINVX1M)                0.06       0.59 f
  clock_divider_RX/add_49/SUM[0] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.59 f
  clock_divider_RX/U32/Y (NOR2BX1M)                       0.15       0.74 f
  clock_divider_RX/counter_reg[0]/D (DFFRX1M)             0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[0]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: clock_divider_RX/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/flag_reg/CK (DFFRX1M)                  0.00       0.00 r
  clock_divider_RX/flag_reg/Q (DFFRX1M)                   0.55       0.55 r
  clock_divider_RX/U22/Y (CLKXOR2X2M)                     0.17       0.72 r
  clock_divider_RX/U21/Y (NOR2X1M)                        0.04       0.76 f
  clock_divider_RX/flag_reg/D (DFFRX1M)                   0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/flag_reg/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: clock_divider_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[6]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[6]/Q (DFFRX1M)             0.53       0.53 r
  clock_divider_RX/add_49/A[6] (ClkDiv_0_DW01_inc_0)      0.00       0.53 r
  clock_divider_RX/add_49/U1_1_6/S (ADDHX1M)              0.10       0.63 f
  clock_divider_RX/add_49/SUM[6] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.63 f
  clock_divider_RX/U26/Y (NOR2BX1M)                       0.15       0.78 f
  clock_divider_RX/counter_reg[6]/D (DFFRX1M)             0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[6]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: clock_divider_RX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[4]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[4]/Q (DFFRX1M)             0.54       0.54 r
  clock_divider_RX/add_49/A[4] (ClkDiv_0_DW01_inc_0)      0.00       0.54 r
  clock_divider_RX/add_49/U1_1_4/S (ADDHX1M)              0.10       0.64 f
  clock_divider_RX/add_49/SUM[4] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.64 f
  clock_divider_RX/U28/Y (NOR2BX1M)                       0.15       0.79 f
  clock_divider_RX/counter_reg[4]/D (DFFRX1M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[4]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: clock_divider_RX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[3]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[3]/Q (DFFRX1M)             0.55       0.55 r
  clock_divider_RX/add_49/A[3] (ClkDiv_0_DW01_inc_0)      0.00       0.55 r
  clock_divider_RX/add_49/U1_1_3/S (ADDHX1M)              0.10       0.65 f
  clock_divider_RX/add_49/SUM[3] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.65 f
  clock_divider_RX/U29/Y (NOR2BX1M)                       0.15       0.80 f
  clock_divider_RX/counter_reg[3]/D (DFFRX1M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[3]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: clock_divider_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[2]/Q (DFFRX1M)             0.55       0.55 r
  clock_divider_RX/add_49/A[2] (ClkDiv_0_DW01_inc_0)      0.00       0.55 r
  clock_divider_RX/add_49/U1_1_2/S (ADDHX1M)              0.10       0.66 f
  clock_divider_RX/add_49/SUM[2] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.66 f
  clock_divider_RX/U30/Y (NOR2BX1M)                       0.15       0.81 f
  clock_divider_RX/counter_reg[2]/D (DFFRX1M)             0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[2]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: clock_divider_RX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[5]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[5]/Q (DFFRX1M)             0.57       0.57 r
  clock_divider_RX/add_49/A[5] (ClkDiv_0_DW01_inc_0)      0.00       0.57 r
  clock_divider_RX/add_49/U1_1_5/S (ADDHX1M)              0.11       0.68 f
  clock_divider_RX/add_49/SUM[5] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.68 f
  clock_divider_RX/U27/Y (NOR2BX1M)                       0.15       0.83 f
  clock_divider_RX/counter_reg[5]/D (DFFRX1M)             0.00       0.83 f
  data arrival time                                                  0.83

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[5]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: clock_divider_TX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[7]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[7]/Q (DFFRQX2M)            0.41       0.41 r
  clock_divider_TX/add_49/A[7] (ClkDiv_1_DW01_inc_0)      0.00       0.41 r
  clock_divider_TX/add_49/U1/Y (CLKXOR2X2M)               0.29       0.69 f
  clock_divider_TX/add_49/SUM[7] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.69 f
  clock_divider_TX/U25/Y (NOR2BX1M)                       0.16       0.85 f
  clock_divider_TX/counter_reg[7]/D (DFFRQX2M)            0.00       0.85 f
  data arrival time                                                  0.85

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[7]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: clock_divider_RX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[7]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[7]/Q (DFFRX1M)             0.52       0.52 f
  clock_divider_RX/add_49/A[7] (ClkDiv_0_DW01_inc_0)      0.00       0.52 f
  clock_divider_RX/add_49/U1/Y (CLKXOR2X2M)               0.22       0.74 f
  clock_divider_RX/add_49/SUM[7] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.74 f
  clock_divider_RX/U25/Y (NOR2BX1M)                       0.16       0.89 f
  clock_divider_RX/counter_reg[7]/D (DFFRX1M)             0.00       0.89 f
  data arrival time                                                  0.89

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[7]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


1
