;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @22, #-20
	SUB @312, <14
	SUB @121, 103
	DJN -1, @-20
	SUB @312, <14
	MOV -1, <-20
	JMZ @22, #-20
	SUB @312, <14
	SUB @121, 103
	SUB @127, 106
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	ADD 215, @30
	SUB @121, 103
	SLT 210, 30
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB @312, <14
	ADD 215, @30
	ADD 215, @30
	SUB @191, 106
	SUB @191, 106
	JMZ @822, #-90
	SUB <0, @2
	SUB <0, @2
	SPL @822, #-20
	SUB 1, 100
	CMP <45, @802
	CMP @121, 146
	CMP @121, 146
	SUB 30, 9
	ADD 270, 30
	ADD 215, @30
	ADD 210, 61
	SPL -100, -610
	SLT @0, @2
	SPL -100, -610
	ADD 210, 61
	DJN -1, @-20
	SPL 0, <40
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
