Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Oct  8 13:23:18 2019
| Host         : DESKTOP-Q2LT24G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk1/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: v1/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.857        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.857        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 clk1/count_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.105ns  (logic 0.831ns (20.246%)  route 3.274ns (79.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 20.023 - 15.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 10.317 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714    10.317    clk1/CLK
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.459    10.776 r  clk1/count_reg[29]/Q
                         net (fo=2, routed)           0.859    11.635    clk1/count[29]
    SLICE_X87Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.759 r  clk1/count[31]_i_7/O
                         net (fo=1, routed)           0.403    12.162    clk1/count[31]_i_7_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  clk1/count[31]_i_3/O
                         net (fo=32, routed)          2.012    14.297    clk1/count[31]_i_3_n_0
    SLICE_X85Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.421 r  clk1/count[12]_i_1/O
                         net (fo=1, routed)           0.000    14.421    clk1/count_0[12]
    SLICE_X85Y68         FDRE                                         r  clk1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    20.023    clk1/CLK
    SLICE_X85Y68         FDRE                                         r  clk1/count_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.282    
                         clock uncertainty           -0.035    20.246    
    SLICE_X85Y68         FDRE (Setup_fdre_C_D)        0.032    20.278    clk1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         20.278    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 clk1/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.065ns  (logic 0.831ns (20.441%)  route 3.234ns (79.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 20.020 - 15.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 10.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723    10.326    clk1/CLK
    SLICE_X87Y67         FDRE                                         r  clk1/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.459    10.785 f  clk1/count_reg[5]/Q
                         net (fo=2, routed)           0.859    11.644    clk1/count[5]
    SLICE_X87Y67         LUT4 (Prop_lut4_I0_O)        0.124    11.768 r  clk1/count[31]_i_8/O
                         net (fo=1, routed)           0.403    12.171    clk1/count[31]_i_8_n_0
    SLICE_X87Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.295 r  clk1/count[31]_i_4/O
                         net (fo=32, routed)          1.973    14.267    clk1/count[31]_i_4_n_0
    SLICE_X87Y73         LUT5 (Prop_lut5_I2_O)        0.124    14.391 r  clk1/count[31]_i_1/O
                         net (fo=1, routed)           0.000    14.391    clk1/count_0[31]
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    20.020    clk1/CLK
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.295    
                         clock uncertainty           -0.035    20.259    
    SLICE_X87Y73         FDRE (Setup_fdre_C_D)        0.034    20.293    clk1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         20.293    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 clk1/count_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.948ns  (logic 0.831ns (21.048%)  route 3.117ns (78.952%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 20.025 - 15.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 10.317 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714    10.317    clk1/CLK
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.459    10.776 r  clk1/count_reg[29]/Q
                         net (fo=2, routed)           0.859    11.635    clk1/count[29]
    SLICE_X87Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.759 r  clk1/count[31]_i_7/O
                         net (fo=1, routed)           0.403    12.162    clk1/count[31]_i_7_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  clk1/count[31]_i_3/O
                         net (fo=32, routed)          1.855    14.141    clk1/count[31]_i_3_n_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.265 r  clk1/count[4]_i_1/O
                         net (fo=1, routed)           0.000    14.265    clk1/count_0[4]
    SLICE_X87Y68         FDRE                                         r  clk1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    20.025    clk1/CLK
    SLICE_X87Y68         FDRE                                         r  clk1/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.300    
                         clock uncertainty           -0.035    20.264    
    SLICE_X87Y68         FDRE (Setup_fdre_C_D)        0.032    20.296    clk1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         20.296    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 clk1/count_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.947ns  (logic 0.831ns (21.053%)  route 3.116ns (78.947%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 20.025 - 15.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 10.317 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714    10.317    clk1/CLK
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.459    10.776 r  clk1/count_reg[29]/Q
                         net (fo=2, routed)           0.859    11.635    clk1/count[29]
    SLICE_X87Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.759 r  clk1/count[31]_i_7/O
                         net (fo=1, routed)           0.403    12.162    clk1/count[31]_i_7_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  clk1/count[31]_i_3/O
                         net (fo=32, routed)          1.854    14.140    clk1/count[31]_i_3_n_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.264 r  clk1/count[8]_i_1/O
                         net (fo=1, routed)           0.000    14.264    clk1/count_0[8]
    SLICE_X87Y68         FDRE                                         r  clk1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    20.025    clk1/CLK
    SLICE_X87Y68         FDRE                                         r  clk1/count_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.300    
                         clock uncertainty           -0.035    20.264    
    SLICE_X87Y68         FDRE (Setup_fdre_C_D)        0.034    20.298    clk1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         20.298    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clk1/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.906ns  (logic 0.831ns (21.273%)  route 3.075ns (78.727%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.021 - 15.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 10.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723    10.326    clk1/CLK
    SLICE_X87Y67         FDRE                                         r  clk1/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.459    10.785 f  clk1/count_reg[5]/Q
                         net (fo=2, routed)           0.859    11.644    clk1/count[5]
    SLICE_X87Y67         LUT4 (Prop_lut4_I0_O)        0.124    11.768 r  clk1/count[31]_i_8/O
                         net (fo=1, routed)           0.403    12.171    clk1/count[31]_i_8_n_0
    SLICE_X87Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.295 r  clk1/count[31]_i_4/O
                         net (fo=32, routed)          1.813    14.108    clk1/count[31]_i_4_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.232 r  clk1/count[28]_i_1/O
                         net (fo=1, routed)           0.000    14.232    clk1/count_0[28]
    SLICE_X87Y72         FDRE                                         r  clk1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    20.021    clk1/CLK
    SLICE_X87Y72         FDRE                                         r  clk1/count_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.296    
                         clock uncertainty           -0.035    20.260    
    SLICE_X87Y72         FDRE (Setup_fdre_C_D)        0.034    20.294    clk1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 clk1/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 2.224ns (56.971%)  route 1.680ns (43.029%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724    10.327    clk1/CLK
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.459    10.786 r  clk1/count_reg[2]/Q
                         net (fo=2, routed)           0.738    11.523    clk1/count[2]
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    12.197 r  clk1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.197    clk1/count0_carry_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.311 r  clk1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.311    clk1/count0_carry__0_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.425 r  clk1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.425    clk1/count0_carry__1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.539 r  clk1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.539    clk1/count0_carry__2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.653 r  clk1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.653    clk1/count0_carry__3_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.767 r  clk1/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.767    clk1/count0_carry__4_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  clk1/count0_carry__5/O[0]
                         net (fo=1, routed)           0.942    13.931    clk1/data0[25]
    SLICE_X87Y69         LUT5 (Prop_lut5_I4_O)        0.299    14.230 r  clk1/count[25]_i_1/O
                         net (fo=1, routed)           0.000    14.230    clk1/count_0[25]
    SLICE_X87Y69         FDRE                                         r  clk1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    20.024    clk1/CLK
    SLICE_X87Y69         FDRE                                         r  clk1/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.299    
                         clock uncertainty           -0.035    20.263    
    SLICE_X87Y69         FDRE (Setup_fdre_C_D)        0.034    20.297    clk1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         20.297    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 clk1/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.897ns  (logic 0.831ns (21.322%)  route 3.066ns (78.678%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 20.020 - 15.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 10.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723    10.326    clk1/CLK
    SLICE_X87Y67         FDRE                                         r  clk1/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.459    10.785 f  clk1/count_reg[5]/Q
                         net (fo=2, routed)           0.859    11.644    clk1/count[5]
    SLICE_X87Y67         LUT4 (Prop_lut4_I0_O)        0.124    11.768 r  clk1/count[31]_i_8/O
                         net (fo=1, routed)           0.403    12.171    clk1/count[31]_i_8_n_0
    SLICE_X87Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.295 r  clk1/count[31]_i_4/O
                         net (fo=32, routed)          1.805    14.099    clk1/count[31]_i_4_n_0
    SLICE_X87Y73         LUT5 (Prop_lut5_I2_O)        0.124    14.223 r  clk1/count[30]_i_1/O
                         net (fo=1, routed)           0.000    14.223    clk1/count_0[30]
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    20.020    clk1/CLK
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.295    
                         clock uncertainty           -0.035    20.259    
    SLICE_X87Y73         FDRE (Setup_fdre_C_D)        0.034    20.293    clk1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         20.293    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 clk1/count_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.875ns  (logic 0.831ns (21.444%)  route 3.044ns (78.556%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 20.028 - 15.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 10.317 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714    10.317    clk1/CLK
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.459    10.776 r  clk1/count_reg[29]/Q
                         net (fo=2, routed)           0.859    11.635    clk1/count[29]
    SLICE_X87Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.759 r  clk1/count[31]_i_7/O
                         net (fo=1, routed)           0.403    12.162    clk1/count[31]_i_7_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  clk1/count[31]_i_3/O
                         net (fo=32, routed)          1.782    14.068    clk1/count[31]_i_3_n_0
    SLICE_X87Y66         LUT5 (Prop_lut5_I1_O)        0.124    14.192 r  clk1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    14.192    clk1/count_0[1]
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    20.028    clk1/CLK
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.303    
                         clock uncertainty           -0.035    20.267    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.032    20.299    clk1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.299    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 clk1/count_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.792ns  (logic 0.831ns (21.914%)  route 2.961ns (78.086%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 20.028 - 15.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 10.317 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714    10.317    clk1/CLK
    SLICE_X87Y73         FDRE                                         r  clk1/count_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.459    10.776 r  clk1/count_reg[29]/Q
                         net (fo=2, routed)           0.859    11.635    clk1/count[29]
    SLICE_X87Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.759 r  clk1/count[31]_i_7/O
                         net (fo=1, routed)           0.403    12.162    clk1/count[31]_i_7_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  clk1/count[31]_i_3/O
                         net (fo=32, routed)          1.699    13.985    clk1/count[31]_i_3_n_0
    SLICE_X87Y66         LUT5 (Prop_lut5_I1_O)        0.124    14.109 r  clk1/count[3]_i_1/O
                         net (fo=1, routed)           0.000    14.109    clk1/count_0[3]
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    20.028    clk1/CLK
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.303    
                         clock uncertainty           -0.035    20.267    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.034    20.301    clk1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 clk1/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.751ns  (logic 2.208ns (58.862%)  route 1.543ns (41.138%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724    10.327    clk1/CLK
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.459    10.786 r  clk1/count_reg[2]/Q
                         net (fo=2, routed)           0.738    11.523    clk1/count[2]
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    12.197 r  clk1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.197    clk1/count0_carry_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.311 r  clk1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.311    clk1/count0_carry__0_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.425 r  clk1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.425    clk1/count0_carry__1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.539 r  clk1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.539    clk1/count0_carry__2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.653 r  clk1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.653    clk1/count0_carry__3_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.966 r  clk1/count0_carry__4/O[3]
                         net (fo=1, routed)           0.805    13.772    clk1/data0[24]
    SLICE_X87Y69         LUT5 (Prop_lut5_I4_O)        0.306    14.078 r  clk1/count[24]_i_1/O
                         net (fo=1, routed)           0.000    14.078    clk1/count_0[24]
    SLICE_X87Y69         FDRE                                         r  clk1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    20.024    clk1/CLK
    SLICE_X87Y69         FDRE                                         r  clk1/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.299    
                         clock uncertainty           -0.035    20.263    
    SLICE_X87Y69         FDRE (Setup_fdre_C_D)        0.034    20.297    clk1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         20.297    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  6.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk1/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 7.038 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     6.522    clk1/CLK
    SLICE_X87Y65         FDRE                                         r  clk1/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.146     6.668 f  clk1/count_reg[0]/Q
                         net (fo=3, routed)           0.168     6.837    clk1/count[0]
    SLICE_X87Y65         LUT1 (Prop_lut1_I0_O)        0.045     6.882 r  clk1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.882    clk1/count_0[0]
    SLICE_X87Y65         FDRE                                         r  clk1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     7.038    clk1/CLK
    SLICE_X87Y65         FDRE                                         r  clk1/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.522    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.098     6.620    clk1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.620    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk1/clk_out_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_out_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 7.036 - 5.000 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 6.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     6.520    clk1/CLK
    SLICE_X88Y67         FDRE                                         r  clk1/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.167     6.687 r  clk1/clk_out_reg/Q
                         net (fo=4, routed)           0.175     6.863    clk1/ck
    SLICE_X88Y67         LUT6 (Prop_lut6_I5_O)        0.045     6.908 r  clk1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     6.908    clk1/clk_out_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  clk1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     7.036    clk1/CLK
    SLICE_X88Y67         FDRE                                         r  clk1/clk_out_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.520    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.124     6.644    clk1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -6.644    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 clk1/count_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.544ns  (logic 0.257ns (47.210%)  route 0.287ns (52.790%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     6.519    clk1/CLK
    SLICE_X88Y68         FDRE                                         r  clk1/count_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.167     6.686 r  clk1/count_reg[11]/Q
                         net (fo=2, routed)           0.107     6.793    clk1/count[11]
    SLICE_X87Y68         LUT5 (Prop_lut5_I1_O)        0.045     6.838 r  clk1/count[31]_i_5/O
                         net (fo=32, routed)          0.180     7.019    clk1/count[31]_i_5_n_0
    SLICE_X85Y68         LUT5 (Prop_lut5_I3_O)        0.045     7.064 r  clk1/count[12]_i_1/O
                         net (fo=1, routed)           0.000     7.064    clk1/count_0[12]
    SLICE_X85Y68         FDRE                                         r  clk1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     7.034    clk1/CLK
    SLICE_X85Y68         FDRE                                         r  clk1/count_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.554    
    SLICE_X85Y68         FDRE (Hold_fdre_C_D)         0.098     6.652    clk1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.652    
                         arrival time                           7.064    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 clk1/count_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.583ns  (logic 0.236ns (40.489%)  route 0.347ns (59.511%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     6.517    clk1/CLK
    SLICE_X87Y70         FDRE                                         r  clk1/count_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.146     6.663 f  clk1/count_reg[17]/Q
                         net (fo=2, routed)           0.200     6.863    clk1/count[17]
    SLICE_X87Y70         LUT5 (Prop_lut5_I3_O)        0.045     6.908 r  clk1/count[31]_i_2/O
                         net (fo=32, routed)          0.147     7.055    clk1/count[31]_i_2_n_0
    SLICE_X88Y70         LUT5 (Prop_lut5_I0_O)        0.045     7.100 r  clk1/count[20]_i_1/O
                         net (fo=1, routed)           0.000     7.100    clk1/count_0[20]
    SLICE_X88Y70         FDRE                                         r  clk1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     7.033    clk1/CLK
    SLICE_X88Y70         FDRE                                         r  clk1/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.531    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.124     6.655    clk1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.655    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 clk1/count_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.573ns  (logic 0.257ns (44.844%)  route 0.316ns (55.156%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 7.035 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     6.519    clk1/CLK
    SLICE_X88Y68         FDRE                                         r  clk1/count_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.167     6.686 r  clk1/count_reg[11]/Q
                         net (fo=2, routed)           0.107     6.793    clk1/count[11]
    SLICE_X87Y68         LUT5 (Prop_lut5_I1_O)        0.045     6.838 r  clk1/count[31]_i_5/O
                         net (fo=32, routed)          0.209     7.047    clk1/count[31]_i_5_n_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I3_O)        0.045     7.092 r  clk1/count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.092    clk1/count_0[9]
    SLICE_X87Y68         FDRE                                         r  clk1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     7.035    clk1/CLK
    SLICE_X87Y68         FDRE                                         r  clk1/count_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.533    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.099     6.632    clk1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.632    
                         arrival time                           7.092    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 clk1/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.236ns (41.692%)  route 0.330ns (58.308%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     6.521    clk1/CLK
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.146     6.667 f  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.202     6.870    clk1/count[1]
    SLICE_X87Y66         LUT5 (Prop_lut5_I3_O)        0.045     6.915 r  clk1/count[31]_i_4/O
                         net (fo=32, routed)          0.128     7.042    clk1/count[31]_i_4_n_0
    SLICE_X87Y66         LUT5 (Prop_lut5_I2_O)        0.045     7.087 r  clk1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.087    clk1/count_0[3]
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     7.037    clk1/CLK
    SLICE_X87Y66         FDRE                                         r  clk1/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.521    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.099     6.620    clk1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.620    
                         arrival time                           7.087    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clk1/count_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.236ns (39.815%)  route 0.357ns (60.185%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 7.031 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     6.518    clk1/CLK
    SLICE_X87Y69         FDRE                                         r  clk1/count_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.146     6.664 r  clk1/count_reg[24]/Q
                         net (fo=2, routed)           0.229     6.893    clk1/count[24]
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.045     6.938 r  clk1/count[31]_i_3/O
                         net (fo=32, routed)          0.128     7.066    clk1/count[31]_i_3_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I1_O)        0.045     7.111 r  clk1/count[28]_i_1/O
                         net (fo=1, routed)           0.000     7.111    clk1/count_0[28]
    SLICE_X87Y72         FDRE                                         r  clk1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     7.031    clk1/CLK
    SLICE_X87Y72         FDRE                                         r  clk1/count_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.529    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.099     6.628    clk1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.628    
                         arrival time                           7.111    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 clk1/count_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.595ns  (logic 0.365ns (61.300%)  route 0.230ns (38.700%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 7.031 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     6.516    clk1/CLK
    SLICE_X87Y72         FDRE                                         r  clk1/count_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.146     6.662 r  clk1/count_reg[27]/Q
                         net (fo=2, routed)           0.069     6.732    clk1/count[27]
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.843 r  clk1/count0_carry__5/O[2]
                         net (fo=1, routed)           0.161     7.004    clk1/data0[27]
    SLICE_X87Y72         LUT5 (Prop_lut5_I4_O)        0.108     7.112 r  clk1/count[27]_i_1/O
                         net (fo=1, routed)           0.000     7.112    clk1/count_0[27]
    SLICE_X87Y72         FDRE                                         r  clk1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     7.031    clk1/CLK
    SLICE_X87Y72         FDRE                                         r  clk1/count_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.516    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.099     6.615    clk1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.615    
                         arrival time                           7.112    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 clk1/count_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.643ns  (logic 0.236ns (36.706%)  route 0.407ns (63.294%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     6.517    clk1/CLK
    SLICE_X87Y70         FDRE                                         r  clk1/count_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.146     6.663 f  clk1/count_reg[17]/Q
                         net (fo=2, routed)           0.200     6.863    clk1/count[17]
    SLICE_X87Y70         LUT5 (Prop_lut5_I3_O)        0.045     6.908 r  clk1/count[31]_i_2/O
                         net (fo=32, routed)          0.207     7.115    clk1/count[31]_i_2_n_0
    SLICE_X88Y69         LUT5 (Prop_lut5_I0_O)        0.045     7.160 r  clk1/count[15]_i_1/O
                         net (fo=1, routed)           0.000     7.160    clk1/count_0[15]
    SLICE_X88Y69         FDRE                                         r  clk1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     7.034    clk1/CLK
    SLICE_X88Y69         FDRE                                         r  clk1/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.532    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.125     6.657    clk1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.657    
                         arrival time                           7.160    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 clk1/count_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.620ns  (logic 0.257ns (41.476%)  route 0.363ns (58.524%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     6.519    clk1/CLK
    SLICE_X88Y68         FDRE                                         r  clk1/count_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.167     6.686 r  clk1/count_reg[11]/Q
                         net (fo=2, routed)           0.107     6.793    clk1/count[11]
    SLICE_X87Y68         LUT5 (Prop_lut5_I1_O)        0.045     6.838 r  clk1/count[31]_i_5/O
                         net (fo=32, routed)          0.256     7.094    clk1/count[31]_i_5_n_0
    SLICE_X87Y69         LUT5 (Prop_lut5_I3_O)        0.045     7.139 r  clk1/count[25]_i_1/O
                         net (fo=1, routed)           0.000     7.139    clk1/count_0[25]
    SLICE_X87Y69         FDRE                                         r  clk1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     7.034    clk1/CLK
    SLICE_X87Y69         FDRE                                         r  clk1/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.532    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.099     6.631    clk1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.631    
                         arrival time                           7.139    
  -------------------------------------------------------------------
                         slack                                  0.508    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y67    clk1/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y65    clk1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y68    clk1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y68    clk1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y68    clk1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y69    clk1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y69    clk1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y69    clk1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y69    clk1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y68    clk1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    clk1/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    clk1/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    clk1/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y67    clk1/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y67    clk1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y65    clk1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y65    clk1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    clk1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    clk1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    clk1/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    clk1/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    clk1/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y66    clk1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    clk1/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    clk1/count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    clk1/count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    clk1/count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    clk1/count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    clk1/count_reg[27]/C



