17:46:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\temp_xsdb_launch_script.tcl
17:46:57 INFO  : XSCT server has started successfully.
17:46:57 INFO  : plnx-install-location is set to ''
17:46:57 INFO  : Successfully done setting XSCT server connection channel  
17:46:57 INFO  : Successfully done setting workspace for the tool. 
17:47:15 INFO  : Platform repository initialization has completed.
17:47:15 INFO  : Registering command handlers for Vitis TCF services
17:47:15 INFO  : Successfully done query RDI_DATADIR 
17:48:22 INFO  : Result from executing command 'getProjects': Sensors_OLED_wrapper
17:48:22 INFO  : Result from executing command 'getPlatforms': 
17:48:22 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:48:22 INFO  : Platform 'Sensors_OLED_wrapper' is added to custom repositories.
17:48:33 INFO  : Platform 'Sensors_OLED_wrapper' is added to custom repositories.
17:49:21 INFO  : Result from executing command 'getProjects': Sensors_OLED_wrapper
17:49:21 INFO  : Result from executing command 'getPlatforms': Sensors_OLED_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/Sensors_OLED_wrapper.xpfm
17:49:21 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
17:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:50:04 INFO  : 'jtag frequency' command is executed.
17:50:04 INFO  : Context for 'APU' is selected.
17:50:04 INFO  : System reset is completed.
17:50:08 INFO  : 'after 3000' command is executed.
17:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:50:10 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
17:50:10 INFO  : Context for 'APU' is selected.
17:50:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
17:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:10 INFO  : Context for 'APU' is selected.
17:50:10 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
17:50:11 INFO  : 'ps7_init' command is executed.
17:50:11 INFO  : 'ps7_post_config' command is executed.
17:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:11 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:11 INFO  : 'con' command is executed.
17:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:11 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
17:50:25 INFO  : Disconnected from the channel tcfchan#3.
17:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:50:26 INFO  : 'jtag frequency' command is executed.
17:50:26 INFO  : Context for 'APU' is selected.
17:50:26 INFO  : System reset is completed.
17:50:29 INFO  : 'after 3000' command is executed.
17:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:50:31 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
17:50:31 INFO  : Context for 'APU' is selected.
17:50:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
17:50:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:31 INFO  : Context for 'APU' is selected.
17:50:31 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
17:50:32 INFO  : 'ps7_init' command is executed.
17:50:32 INFO  : 'ps7_post_config' command is executed.
17:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:32 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:32 INFO  : 'con' command is executed.
17:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:32 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
17:58:10 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
17:59:19 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
17:59:36 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
17:59:47 INFO  : Disconnected from the channel tcfchan#4.
17:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:59:48 INFO  : 'jtag frequency' command is executed.
17:59:49 INFO  : Context for 'APU' is selected.
17:59:49 INFO  : System reset is completed.
17:59:52 INFO  : 'after 3000' command is executed.
17:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:59:54 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
17:59:54 INFO  : Context for 'APU' is selected.
17:59:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
17:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:54 INFO  : Context for 'APU' is selected.
17:59:54 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
17:59:55 INFO  : 'ps7_init' command is executed.
17:59:55 INFO  : 'ps7_post_config' command is executed.
17:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:55 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:55 INFO  : 'con' command is executed.
17:59:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:55 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
18:00:25 INFO  : Disconnected from the channel tcfchan#7.
18:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:00:26 INFO  : 'jtag frequency' command is executed.
18:00:26 INFO  : Context for 'APU' is selected.
18:00:26 INFO  : System reset is completed.
18:00:29 INFO  : 'after 3000' command is executed.
18:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:00:32 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
18:00:32 INFO  : Context for 'APU' is selected.
18:00:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
18:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:32 INFO  : Context for 'APU' is selected.
18:00:32 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
18:00:32 INFO  : 'ps7_init' command is executed.
18:00:32 INFO  : 'ps7_post_config' command is executed.
18:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:33 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:33 INFO  : 'con' command is executed.
18:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:33 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
18:01:08 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
18:01:17 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
18:01:28 INFO  : Disconnected from the channel tcfchan#8.
18:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:01:30 INFO  : 'jtag frequency' command is executed.
18:01:32 INFO  : Context for 'APU' is selected.
18:01:32 INFO  : System reset is completed.
18:01:35 INFO  : 'after 3000' command is executed.
18:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:01:37 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
18:01:37 INFO  : Context for 'APU' is selected.
18:01:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
18:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:37 INFO  : Context for 'APU' is selected.
18:01:37 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
18:01:37 INFO  : 'ps7_init' command is executed.
18:01:38 INFO  : 'ps7_post_config' command is executed.
18:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:38 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:38 INFO  : 'con' command is executed.
18:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:38 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
18:02:06 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
18:02:18 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
18:02:40 INFO  : Disconnected from the channel tcfchan#11.
18:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:02:42 INFO  : 'jtag frequency' command is executed.
18:02:42 INFO  : Context for 'APU' is selected.
18:02:42 INFO  : System reset is completed.
18:02:45 INFO  : 'after 3000' command is executed.
18:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:02:47 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
18:02:47 INFO  : Context for 'APU' is selected.
18:02:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
18:02:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:47 INFO  : Context for 'APU' is selected.
18:02:47 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
18:02:48 INFO  : 'ps7_init' command is executed.
18:02:48 INFO  : 'ps7_post_config' command is executed.
18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:48 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:48 INFO  : 'con' command is executed.
18:02:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:48 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
18:08:34 INFO  : Disconnected from the channel tcfchan#14.
18:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:08:36 INFO  : 'jtag frequency' command is executed.
18:08:36 INFO  : Context for 'APU' is selected.
18:08:36 INFO  : System reset is completed.
18:08:39 INFO  : 'after 3000' command is executed.
18:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:08:41 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
18:08:41 INFO  : Context for 'APU' is selected.
18:08:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
18:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:41 INFO  : Context for 'APU' is selected.
18:08:41 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
18:08:42 INFO  : 'ps7_init' command is executed.
18:08:42 INFO  : 'ps7_post_config' command is executed.
18:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:42 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:42 INFO  : 'con' command is executed.
18:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:42 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
18:21:41 INFO  : Disconnected from the channel tcfchan#15.
18:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:21:42 INFO  : 'jtag frequency' command is executed.
18:21:44 INFO  : Context for 'APU' is selected.
18:21:44 INFO  : System reset is completed.
18:21:47 INFO  : 'after 3000' command is executed.
18:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:21:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
18:21:49 INFO  : Context for 'APU' is selected.
18:21:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
18:21:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:49 INFO  : Context for 'APU' is selected.
18:21:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
18:21:50 INFO  : 'ps7_init' command is executed.
18:21:50 INFO  : 'ps7_post_config' command is executed.
18:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:50 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:51 INFO  : 'con' command is executed.
18:21:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:51 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
21:47:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\temp_xsdb_launch_script.tcl
21:47:38 INFO  : XSCT server has started successfully.
21:47:38 INFO  : plnx-install-location is set to ''
21:47:38 INFO  : Successfully done setting XSCT server connection channel  
21:47:38 INFO  : Successfully done setting workspace for the tool. 
21:47:59 INFO  : Registering command handlers for Vitis TCF services
21:47:59 INFO  : Platform repository initialization has completed.
21:47:59 INFO  : Successfully done query RDI_DATADIR 
21:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:48:13 INFO  : 'jtag frequency' command is executed.
21:48:13 INFO  : Context for 'APU' is selected.
21:48:13 INFO  : System reset is completed.
21:48:16 INFO  : 'after 3000' command is executed.
21:48:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:48:18 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
21:48:18 INFO  : Context for 'APU' is selected.
21:48:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
21:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:18 INFO  : Context for 'APU' is selected.
21:48:18 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
21:48:20 INFO  : 'ps7_init' command is executed.
21:48:20 INFO  : 'ps7_post_config' command is executed.
21:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:20 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:20 INFO  : 'con' command is executed.
21:48:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:48:20 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
21:50:46 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
21:50:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa is already opened

21:50:58 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
21:51:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa is already opened

21:51:11 INFO  : Disconnected from the channel tcfchan#1.
21:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:51:12 INFO  : 'jtag frequency' command is executed.
21:51:12 INFO  : Context for 'APU' is selected.
21:51:12 INFO  : System reset is completed.
21:51:15 INFO  : 'after 3000' command is executed.
21:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:51:18 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
21:51:18 INFO  : Context for 'APU' is selected.
21:51:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
21:51:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:20 INFO  : Context for 'APU' is selected.
21:51:20 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
21:51:22 INFO  : 'ps7_init' command is executed.
21:51:22 INFO  : 'ps7_post_config' command is executed.
21:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:22 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:22 INFO  : 'con' command is executed.
21:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:22 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
21:56:14 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
21:56:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa is already opened

21:56:32 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
21:56:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa is already opened

21:56:43 INFO  : Disconnected from the channel tcfchan#4.
21:56:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:56:45 INFO  : 'jtag frequency' command is executed.
21:56:45 INFO  : Context for 'APU' is selected.
21:56:45 INFO  : System reset is completed.
21:56:48 INFO  : 'after 3000' command is executed.
21:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:56:50 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
21:56:50 INFO  : Context for 'APU' is selected.
21:56:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
21:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:54 INFO  : Context for 'APU' is selected.
21:56:54 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
21:56:55 INFO  : 'ps7_init' command is executed.
21:56:55 INFO  : 'ps7_post_config' command is executed.
21:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:55 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:56 INFO  : 'con' command is executed.
21:56:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:56:56 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
22:11:02 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
22:11:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa is already opened

22:11:39 INFO  : Checking for BSP changes to sync application flags for project 'Sensors_OLED'...
22:11:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa is already opened

22:12:01 INFO  : Disconnected from the channel tcfchan#7.
22:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:12:02 INFO  : 'jtag frequency' command is executed.
22:12:02 INFO  : Context for 'APU' is selected.
22:12:02 INFO  : System reset is completed.
22:12:05 INFO  : 'after 3000' command is executed.
22:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:12:07 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
22:12:07 INFO  : Context for 'APU' is selected.
22:12:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
22:12:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:10 INFO  : Context for 'APU' is selected.
22:12:10 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
22:12:11 INFO  : 'ps7_init' command is executed.
22:12:11 INFO  : 'ps7_post_config' command is executed.
22:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:12 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:12 INFO  : 'con' command is executed.
22:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:12 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
22:12:40 INFO  : Disconnected from the channel tcfchan#10.
22:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:12:41 INFO  : 'jtag frequency' command is executed.
22:12:41 INFO  : Context for 'APU' is selected.
22:12:41 INFO  : System reset is completed.
22:12:44 INFO  : 'after 3000' command is executed.
22:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:12:47 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit"
22:12:47 INFO  : Context for 'APU' is selected.
22:12:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa'.
22:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:49 INFO  : Context for 'APU' is selected.
22:12:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl' is done.
22:12:51 INFO  : 'ps7_init' command is executed.
22:12:51 INFO  : 'ps7_post_config' command is executed.
22:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:52 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/bitstream/Sensors_OLED_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED_wrapper/export/Sensors_OLED_wrapper/hw/Sensors_OLED_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_OLED/Sensors_OLED/Debug/Sensors_OLED.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:52 INFO  : 'con' command is executed.
22:12:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:52 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\Sensors_OLED_system\_ide\scripts\debugger_sensors_oled-default.tcl'
22:20:45 INFO  : Disconnected from the channel tcfchan#11.
18:31:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\temp_xsdb_launch_script.tcl
18:31:05 INFO  : Registering command handlers for Vitis TCF services
18:31:05 INFO  : Platform repository initialization has completed.
18:31:06 INFO  : XSCT server has started successfully.
18:31:10 INFO  : Successfully done setting XSCT server connection channel  
18:31:10 INFO  : plnx-install-location is set to ''
18:31:10 INFO  : Successfully done query RDI_DATADIR 
18:31:10 INFO  : Successfully done setting workspace for the tool. 
18:01:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\temp_xsdb_launch_script.tcl
18:01:40 INFO  : XSCT server has started successfully.
18:01:40 INFO  : plnx-install-location is set to ''
18:01:40 INFO  : Successfully done setting XSCT server connection channel  
18:01:40 INFO  : Successfully done setting workspace for the tool. 
18:02:02 INFO  : Registering command handlers for Vitis TCF services
18:02:02 INFO  : Platform repository initialization has completed.
18:02:02 INFO  : Successfully done query RDI_DATADIR 
15:37:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\temp_xsdb_launch_script.tcl
15:38:05 INFO  : Registering command handlers for Vitis TCF services
15:38:05 INFO  : Platform repository initialization has completed.
15:38:07 INFO  : XSCT server has started successfully.
15:38:13 INFO  : plnx-install-location is set to ''
15:38:13 INFO  : Successfully done setting XSCT server connection channel  
15:38:13 INFO  : Successfully done query RDI_DATADIR 
15:38:13 INFO  : Successfully done setting workspace for the tool. 
20:29:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\temp_xsdb_launch_script.tcl
20:29:48 INFO  : XSCT server has started successfully.
20:29:48 INFO  : plnx-install-location is set to ''
20:29:48 INFO  : Successfully done setting XSCT server connection channel  
20:29:48 INFO  : Successfully done setting workspace for the tool. 
20:30:09 INFO  : Registering command handlers for Vitis TCF services
20:30:09 INFO  : Platform repository initialization has completed.
20:30:14 INFO  : Successfully done query RDI_DATADIR 
16:50:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_OLED\temp_xsdb_launch_script.tcl
16:50:56 INFO  : Registering command handlers for Vitis TCF services
16:50:57 INFO  : Platform repository initialization has completed.
16:51:00 INFO  : XSCT server has started successfully.
16:51:00 INFO  : plnx-install-location is set to ''
16:51:00 INFO  : Successfully done setting XSCT server connection channel  
16:51:06 INFO  : Successfully done setting workspace for the tool. 
16:51:06 INFO  : Successfully done query RDI_DATADIR 
