# //  ModelSim SE-64 2020.4 Oct 13 2020 Linux 6.8.0-85-generic
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do ../scripts/run_pre_syn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ../../RTL/ips
#   ../../RTL/ips/axi/axi_node/apb_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv  ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv  ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv  ../../RTL/ips/axi/axi_node/axi_multiplexer.sv  ../../RTL/ips/axi/axi_node/axi_node.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv  ../../RTL/ips/axi/axi_node/axi_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_request_block.sv  ../../RTL/ips/axi/axi_node/axi_response_block.sv  ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv  
#   ../../RTL/ips/axi/axi_node/.  
#   ../../RTL/ips/apb/apb_node/apb_node.sv  ../../RTL/ips/apb/apb_node/apb_node_wrap.sv  
#   ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv  
#   ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv  
#   ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv  ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv  ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv  ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv  ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv  
#   ../../RTL/ips/apb/apb_gpio/apb_gpio.sv  
#   ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv  ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv  ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv  
#   ../../RTL/ips/apb/apb_event_unit/./include/  
#   ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/fpu/hdl/fpu_utils/fpu_ff.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpexc.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_add.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_core.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_mult.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_private.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_encoder.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_selector.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/pp_generation.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/wallace.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/aligner.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/CSA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/adders.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/LZA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fmac.sv  
#   ../../RTL/ips/fpu/.  
#   ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv  
#   ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv  
#   ../../RTL/ips/axi/core2axi/core2axi.sv  
#   ../../RTL/ips/apb/apb_timer/apb_timer.sv  ../../RTL/ips/apb/apb_timer/timer.sv  
#   ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv  ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv  ../../RTL/ips/axi/axi2apb/axi2apb.sv  ../../RTL/ips/axi/axi2apb/axi2apb32.sv  
#   ../../RTL/ips/apb/apb_i2c/apb_i2c.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv  
#   ../../RTL/ips/apb/apb_i2c/.  
#   ../../RTL/ips/zero-riscy/zeroriscy_register_file_ff.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/zero-riscy/include/zeroriscy_defines.sv  ../../RTL/ips/zero-riscy/include/zeroriscy_tracer_defines.sv  ../../RTL/ips/zero-riscy/zeroriscy_alu.sv  ../../RTL/ips/zero-riscy/zeroriscy_compressed_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_cs_registers.sv  ../../RTL/ips/zero-riscy/zeroriscy_debug_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_int_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_ex_block.sv  ../../RTL/ips/zero-riscy/zeroriscy_id_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_if_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_load_store_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_slow.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_fast.sv  ../../RTL/ips/zero-riscy/zeroriscy_prefetch_buffer.sv  ../../RTL/ips/zero-riscy/zeroriscy_fetch_fifo.sv  ../../RTL/ips/zero-riscy/zeroriscy_core.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv  ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv  ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v  ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv  ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v  ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v  
#   ../../RTL/ips/riscv/include/apu_core_package.sv  ../../RTL/ips/riscv/include/riscv_defines.sv  ../../RTL/ips/riscv/include/riscv_tracer_defines.sv  ../../RTL/ips/riscv/riscv_alu.sv  ../../RTL/ips/riscv/riscv_alu_basic.sv  ../../RTL/ips/riscv/riscv_alu_div.sv  ../../RTL/ips/riscv/riscv_compressed_decoder.sv  ../../RTL/ips/riscv/riscv_controller.sv  ../../RTL/ips/riscv/riscv_cs_registers.sv  ../../RTL/ips/riscv/riscv_debug_unit.sv  ../../RTL/ips/riscv/riscv_decoder.sv  ../../RTL/ips/riscv/riscv_int_controller.sv  ../../RTL/ips/riscv/riscv_ex_stage.sv  ../../RTL/ips/riscv/riscv_hwloop_controller.sv  ../../RTL/ips/riscv/riscv_hwloop_regs.sv  ../../RTL/ips/riscv/riscv_id_stage.sv  ../../RTL/ips/riscv/riscv_if_stage.sv  ../../RTL/ips/riscv/riscv_load_store_unit.sv  ../../RTL/ips/riscv/riscv_mult.sv  ../../RTL/ips/riscv/riscv_prefetch_buffer.sv  ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv  ../../RTL/ips/riscv/riscv_core.sv  ../../RTL/ips/riscv/riscv_apu_disp.sv  ../../RTL/ips/riscv/riscv_fetch_fifo.sv  ../../RTL/ips/riscv/riscv_L0_buffer.sv  
#   ../../RTL/ips/riscv/include  ../../RTL/ips/riscv/../../rtl/includes  
#   ../../RTL/ips/riscv/riscv_register_file.sv  
#   ../../RTL/ips/riscv/include  
#   ../../RTL/ips/apb/apb_uart/apb_uart.vhd  ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd  ../../RTL/ips/apb/apb_uart/slib_counter.vhd  ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd  ../../RTL/ips/apb/apb_uart/slib_fifo.vhd  ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd  ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd  ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd  ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd  ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd  ../../RTL/ips/apb/apb_uart/uart_receiver.vhd  ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd  
#   ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_slice.sv  ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv  
#   ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv  ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v  ../../RTL/ips/adv_dbg_if/rtl/syncflop.v  ../../RTL/ips/adv_dbg_if/rtl/syncreg.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v  ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv  
#   ../../RTL/ips/adv_dbg_if/rtl  
#   ../../RTL/ips/apb/apb2per/apb2per.sv  
# ../../RTL/rtl
# ../../RTL/ips
#   ../../RTL/rtl/components/pulp_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_inverter.sv  ../../RTL/rtl/components/cluster_clock_mux2.sv  ../../RTL/rtl/components/rstgen.sv  ../../RTL/rtl/components/pulp_clock_inverter.sv  ../../RTL/rtl/components/pulp_clock_mux2.sv  ../../RTL/rtl/components/generic_fifo.sv  ../../RTL/rtl/components/sp_ram.sv  
#   ../../RTL/rtl/axi2apb_wrap.sv  ../../RTL/rtl/periph_bus_wrap.sv  ../../RTL/rtl/core2axi_wrap.sv  ../../RTL/rtl/axi_node_intf_wrap.sv  ../../RTL/rtl/axi_spi_slave_wrap.sv  ../../RTL/rtl/axi_slice_wrap.sv  ../../RTL/rtl/axi_mem_if_SP_wrap.sv  ../../RTL/rtl/core_region.sv  ../../RTL/rtl/instr_ram_wrap.sv  ../../RTL/rtl/sp_ram_wrap.sv  ../../RTL/rtl/boot_code.sv  ../../RTL/rtl/boot_rom_wrap.sv  ../../RTL/rtl/peripherals.sv  ../../RTL/rtl/ram_mux.sv  ../../RTL/rtl/pulpino_top.sv  ../../RTL/rtl/clk_rst_gen.sv  
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:28 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_node/apb_regs_top.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv ../../RTL/ips/axi/axi_node/axi_multiplexer.sv ../../RTL/ips/axi/axi_node/axi_node.sv ../../RTL/ips/axi/axi_node/axi_node_wrap.sv ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv ../../RTL/ips/axi/axi_node/axi_regs_top.sv ../../RTL/ips/axi/axi_node/axi_request_block.sv ../../RTL/ips/axi/axi_node/axi_response_block.sv ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv 
# -- Compiling module apb_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(92): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(93): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(94): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(95): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AR
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(59): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(60): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(61): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AW
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(64): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(65): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(66): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_BR
# -- Compiling module axi_address_decoder_BW
# -- Compiling module axi_address_decoder_DW
# -- Compiling module axi_AR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(56): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(57): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(58): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(59): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(60): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(62): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(63): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(64): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(65): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(66): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_ArbitrationTree
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vlog-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_AW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(56): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(57): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(58): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(59): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(60): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(62): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(63): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(64): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(65): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(66): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(60): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(61): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(62): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(64): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(59): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(60): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(61): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_DW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(60): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(61): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(63): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_FanInPrimitive_Req
# -- Compiling module axi_multiplexer
# ** Warning: ../../RTL/ips/axi/axi_node/axi_multiplexer.sv(49): (vlog-13314) Defaulting port 'IN_DATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(74): (vlog-13314) Defaulting port 'slave_awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(75): (vlog-13314) Defaulting port 'slave_awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(76): (vlog-13314) Defaulting port 'slave_awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(77): (vlog-13314) Defaulting port 'slave_awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(78): (vlog-13314) Defaulting port 'slave_awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(80): (vlog-13314) Defaulting port 'slave_awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(81): (vlog-13314) Defaulting port 'slave_awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(82): (vlog-13314) Defaulting port 'slave_awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(83): (vlog-13314) Defaulting port 'slave_awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(84): (vlog-13314) Defaulting port 'slave_awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(90): (vlog-13314) Defaulting port 'slave_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(91): (vlog-13314) Defaulting port 'slave_wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(93): (vlog-13314) Defaulting port 'slave_wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(109): (vlog-13314) Defaulting port 'slave_arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(110): (vlog-13314) Defaulting port 'slave_araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(111): (vlog-13314) Defaulting port 'slave_arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(112): (vlog-13314) Defaulting port 'slave_arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(113): (vlog-13314) Defaulting port 'slave_arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(115): (vlog-13314) Defaulting port 'slave_arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(116): (vlog-13314) Defaulting port 'slave_arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(117): (vlog-13314) Defaulting port 'slave_arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(118): (vlog-13314) Defaulting port 'slave_aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(119): (vlog-13314) Defaulting port 'slave_arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(168): (vlog-13314) Defaulting port 'master_bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(169): (vlog-13314) Defaulting port 'master_bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(170): (vlog-13314) Defaulting port 'master_buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(195): (vlog-13314) Defaulting port 'master_rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(196): (vlog-13314) Defaulting port 'master_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(197): (vlog-13314) Defaulting port 'master_rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(199): (vlog-13314) Defaulting port 'master_ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(240): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(241): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(242): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(243): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(83): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(84): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(85): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(86): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap_with_slices
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(86): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(87): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(88): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(89): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(132): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(133): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(134): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(135): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_request_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(67): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(68): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(69): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(70): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(71): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(73): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(74): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(75): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(76): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(77): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(83): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(84): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(86): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(93): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(94): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(95): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(96): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(97): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(99): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(100): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(101): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(102): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(103): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_response_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(62): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(63): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(64): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(66): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(71): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(72): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(73): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(123): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(124): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(125): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_RR_Flag_Req
# 
# Top level modules:
# 	apb_regs_top
# 	axi_node_wrap_with_slices
# 	axi_regs_top
# End time: 20:29:28 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 122
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_node/apb_node.sv ../../RTL/ips/apb/apb_node/apb_node_wrap.sv 
# -- Compiling module apb_node
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(46): (vlog-13314) Defaulting port 'prdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(51): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(52): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module apb_node_wrap
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(40): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(41): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	apb_node_wrap
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv 
# -- Compiling module axi_mem_if_MP_Hybrid_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(46): (vlog-13314) Defaulting port 'CH0_AWID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(47): (vlog-13314) Defaulting port 'CH0_AWADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(48): (vlog-13314) Defaulting port 'CH0_AWLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(49): (vlog-13314) Defaulting port 'CH0_AWSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(50): (vlog-13314) Defaulting port 'CH0_AWBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(52): (vlog-13314) Defaulting port 'CH0_AWCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(53): (vlog-13314) Defaulting port 'CH0_AWPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(54): (vlog-13314) Defaulting port 'CH0_AWREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(55): (vlog-13314) Defaulting port 'CH0_AWUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(56): (vlog-13314) Defaulting port 'CH0_AWQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(62): (vlog-13314) Defaulting port 'CH0_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(63): (vlog-13314) Defaulting port 'CH0_WSTRB_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(65): (vlog-13314) Defaulting port 'CH0_WUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(79): (vlog-13314) Defaulting port 'CH0_ARID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(80): (vlog-13314) Defaulting port 'CH0_ARADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(81): (vlog-13314) Defaulting port 'CH0_ARLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(82): (vlog-13314) Defaulting port 'CH0_ARSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(83): (vlog-13314) Defaulting port 'CH0_ARBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(85): (vlog-13314) Defaulting port 'CH0_ARCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(86): (vlog-13314) Defaulting port 'CH0_ARPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(87): (vlog-13314) Defaulting port 'CH0_ARREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(88): (vlog-13314) Defaulting port 'CH0_ARUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(89): (vlog-13314) Defaulting port 'CH0_ARQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(113): (vlog-13314) Defaulting port 'CH1_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(114): (vlog-13314) Defaulting port 'CH1_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(115): (vlog-13314) Defaulting port 'CH1_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(125): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(124): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_hybr
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(59): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(130): (vlog-13314) Defaulting port 'HP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_SP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv(48): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_read_only_ctrl
# -- Compiling module axi_write_only_ctrl
# 
# Top level modules:
# 	axi_mem_if_MP_Hybrid_multi_bank
# 	axi_mem_if_DP_multi_bank
# 	axi_mem_if_DP_hybr
# 	axi_mem_if_DP
# 	axi_mem_if_SP
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 33
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv 
# -- Compiling module axi_spi_slave
# -- Compiling module spi_slave_axi_plug
# -- Compiling module spi_slave_cmd_parser
# -- Compiling module spi_slave_controller
# -- Compiling module spi_slave_dc_fifo
# -- Compiling module spi_slave_regs
# -- Compiling module spi_slave_rx
# -- Compiling module spi_slave_syncro
# -- Compiling module spi_slave_tx
# 
# Top level modules:
# 	axi_spi_slave
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv 
# -- Compiling module axi_spi_master
# -- Compiling module spi_master_axi_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	axi_spi_master
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv 
# -- Compiling module apb_uart_sv
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module io_generic_fifo
# -- Compiling module uart_interrupt
# ** Warning: ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv(11): (vlog-13233) Design unit "uart_interrupt" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	apb_uart_sv
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_gpio/apb_gpio.sv 
# -- Compiling module apb_gpio
# 
# Top level modules:
# 	apb_gpio
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv "+incdir+../../RTL/ips/apb/apb_event_unit/include" 
# -- Compiling module apb_event_unit
# -- Compiling module generic_service_unit
# -- Compiling module sleep_unit
# 
# Top level modules:
# 	apb_event_unit
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv 
# -- Compiling module apb_spi_master
# -- Compiling module spi_master_apb_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	apb_spi_master
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv 
# -- Compiling module apb_pulpino
# 
# Top level modules:
# 	apb_pulpino
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv 
# -- Compiling module apb_fll_if
# 
# Top level modules:
# 	apb_fll_if
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/core2axi/core2axi.sv 
# -- Compiling module core2axi
# 
# Top level modules:
# 	core2axi
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_timer/apb_timer.sv ../../RTL/ips/apb/apb_timer/timer.sv 
# -- Compiling module apb_timer
# -- Compiling module timer
# 
# Top level modules:
# 	apb_timer
# End time: 20:29:29 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:29 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv ../../RTL/ips/axi/axi2apb/axi2apb.sv ../../RTL/ips/axi/axi2apb/axi2apb32.sv 
# -- Compiling module AXI_2_APB
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(69): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(116): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module AXI_2_APB_32
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv(113): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb
# ** Warning: ../../RTL/ips/axi/axi2apb/axi2apb.sv(68): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb32
# 
# Top level modules:
# 	AXI_2_APB
# 	AXI_2_APB_32
# 	axi2apb
# 	axi2apb32
# End time: 20:29:30 on Oct 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:30 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_i2c/apb_i2c.sv ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv 
# -- Compiling module apb_i2c
# -- Compiling module i2c_master_bit_ctrl
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	apb_i2c
# End time: 20:29:30 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:30 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v 
# -- Compiling module axi_slice_dc_master
# -- Compiling module axi_slice_dc_slave
# -- Compiling module dc_data_buffer
# -- Compiling module onehot_to_bin
# -- Compiling module dc_full_detector
# -- Compiling module dc_synchronizer
# -- Compiling module dc_token_ring_fifo_din
# -- Compiling module dc_token_ring_fifo_dout
# -- Compiling module dc_token_ring
# 
# Top level modules:
# 	axi_slice_dc_master
# 	axi_slice_dc_slave
# 	onehot_to_bin
# End time: 20:29:30 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:30 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/include/apu_core_package.sv ../../RTL/ips/riscv/include/riscv_defines.sv ../../RTL/ips/riscv/include/riscv_tracer_defines.sv ../../RTL/ips/riscv/riscv_alu.sv ../../RTL/ips/riscv/riscv_alu_basic.sv ../../RTL/ips/riscv/riscv_alu_div.sv ../../RTL/ips/riscv/riscv_compressed_decoder.sv ../../RTL/ips/riscv/riscv_controller.sv ../../RTL/ips/riscv/riscv_cs_registers.sv ../../RTL/ips/riscv/riscv_debug_unit.sv ../../RTL/ips/riscv/riscv_decoder.sv ../../RTL/ips/riscv/riscv_int_controller.sv ../../RTL/ips/riscv/riscv_ex_stage.sv ../../RTL/ips/riscv/riscv_hwloop_controller.sv ../../RTL/ips/riscv/riscv_hwloop_regs.sv ../../RTL/ips/riscv/riscv_id_stage.sv ../../RTL/ips/riscv/riscv_if_stage.sv ../../RTL/ips/riscv/riscv_load_store_unit.sv ../../RTL/ips/riscv/riscv_mult.sv ../../RTL/ips/riscv/riscv_prefetch_buffer.sv ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv ../../RTL/ips/riscv/riscv_core.sv ../../RTL/ips/riscv/riscv_apu_disp.sv ../../RTL/ips/riscv/riscv_fetch_fifo.sv ../../RTL/ips/riscv/riscv_L0_buffer.sv "+incdir+../../RTL/ips/riscv/include/" 
# -- Compiling package apu_core_package
# -- Compiling package riscv_defines
# -- Compiling package riscv_tracer_defines
# -- Importing package riscv_defines
# -- Compiling package riscv_alu_sv_unit
# -- Compiling module riscv_alu
# -- Compiling module alu_ff
# -- Compiling module alu_popcnt
# -- Compiling package riscv_alu_basic_sv_unit
# -- Compiling module riscv_alu_basic
# -- Compiling module riscv_alu_div
# -- Compiling package riscv_compressed_decoder_sv_unit
# -- Compiling module riscv_compressed_decoder
# -- Compiling package riscv_controller_sv_unit
# -- Compiling module riscv_controller
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_cs_registers_sv_unit
# -- Compiling module riscv_cs_registers
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(217): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(218): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(219): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(220): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(222): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(234): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(236): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(244): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(245): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(247): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(265): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(277): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(278): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(279): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(280): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(282): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(300): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(302): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(307): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(308): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(309): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(329): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(330): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(332): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(333): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(334): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(337): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(338): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(339): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(341): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(345): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(348): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(351): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(355): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(365): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(369): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(372): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(384): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(394): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(401): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(405): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(497): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(498): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(499): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(510): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(524): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(534): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(537): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling package riscv_debug_unit_sv_unit
# -- Compiling module riscv_debug_unit
# -- Compiling package riscv_decoder_sv_unit
# -- Importing package apu_core_package
# -- Compiling module riscv_decoder
# -- Compiling package riscv_int_controller_sv_unit
# -- Compiling module riscv_int_controller
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_ex_stage_sv_unit
# -- Compiling module riscv_ex_stage
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_controller
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(34): (vlog-13314) Defaulting port 'hwlp_start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(35): (vlog-13314) Defaulting port 'hwlp_end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(36): (vlog-13314) Defaulting port 'hwlp_counter_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_regs
# -- Compiling package riscv_id_stage_sv_unit
# -- Compiling module riscv_id_stage
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(815): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(836): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_if_stage_sv_unit
# -- Compiling module riscv_if_stage
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_load_store_unit
# -- Compiling package riscv_mult_sv_unit
# -- Compiling module riscv_mult
# -- Compiling module riscv_prefetch_buffer
# -- Compiling module riscv_prefetch_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv(53): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_core_sv_unit
# -- Compiling module riscv_core
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_apu_disp_sv_unit
# -- Compiling module riscv_apu_disp
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_fetch_fifo
# -- Compiling module riscv_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_L0_buffer.sv(41): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	riscv_alu_basic
# 	riscv_core
# End time: 20:29:30 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 344
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:30 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/riscv_register_file.sv 
# -- Compiling module riscv_register_file
# 
# Top level modules:
# 	riscv_register_file
# End time: 20:29:30 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:30 on Oct 11,2025
# vcom -reportprogress 300 ../../RTL/ips/apb/apb_uart/apb_uart.vhd ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd ../../RTL/ips/apb/apb_uart/slib_counter.vhd ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd ../../RTL/ips/apb/apb_uart/slib_fifo.vhd ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd ../../RTL/ips/apb/apb_uart/uart_receiver.vhd ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apb_uart
# -- Compiling architecture rtl of apb_uart
# -- Compiling entity slib_clock_div
# -- Compiling architecture rtl of slib_clock_div
# -- Compiling entity slib_counter
# -- Compiling architecture rtl of slib_counter
# -- Compiling entity slib_edge_detect
# -- Compiling architecture rtl of slib_edge_detect
# -- Compiling entity slib_fifo
# -- Compiling architecture rtl of slib_fifo
# -- Compiling entity slib_input_filter
# -- Compiling architecture rtl of slib_input_filter
# -- Compiling entity slib_input_sync
# -- Compiling architecture rtl of slib_input_sync
# -- Compiling entity slib_mv_filter
# -- Compiling architecture rtl of slib_mv_filter
# -- Compiling entity uart_baudgen
# -- Compiling architecture rtl of uart_baudgen
# -- Compiling entity uart_interrupt
# -- Compiling architecture rtl of uart_interrupt
# -- Compiling entity uart_receiver
# -- Compiling architecture rtl of uart_receiver
# -- Compiling entity uart_transmitter
# -- Compiling architecture rtl of uart_transmitter
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv ../../RTL/ips/axi/axi_slice/axi_buffer.sv ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv ../../RTL/ips/axi/axi_slice/axi_slice.sv ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv 
# -- Compiling module axi_ar_buffer
# -- Compiling module axi_aw_buffer
# -- Compiling module axi_b_buffer
# -- Compiling module axi_buffer
# -- Compiling module axi_r_buffer
# -- Compiling module axi_slice
# -- Compiling module axi_w_buffer
# 
# Top level modules:
# 	axi_buffer
# 	axi_slice
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v ../../RTL/ips/adv_dbg_if/rtl/syncflop.v ../../RTL/ips/adv_dbg_if/rtl/syncreg.v ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv 
# -- Compiling module adbg_axi_biu
# -- Compiling module adbg_axi_module
# -- Compiling module adbg_lint_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(96): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(112): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(127): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(129): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(134): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(135): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(138): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(140): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(141): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(158): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(160): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(161): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(162): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(163): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(164): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(170): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(172): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(181): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(182): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(183): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(184): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(185): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(186): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(187): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(188): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module adbg_lint_module
# -- Compiling module adbg_crc32
# -- Compiling module adbg_or1k_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv(77): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_module
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv(91): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_status_reg
# -- Compiling module adbg_top
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv(69): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bytefifo
# -- Compiling module syncflop
# -- Compiling module syncreg
# -- Compiling module adbg_tap_top
# -- Compiling module adv_dbg_if
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv(31): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_axionly_top
# -- Compiling module adbg_lintonly_top
# 
# Top level modules:
# 	bytefifo
# 	syncreg
# 	adv_dbg_if
# 	adbg_axionly_top
# 	adbg_lintonly_top
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 52
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb2per/apb2per.sv 
# -- Compiling module apb2per
# 
# Top level modules:
# 	apb2per
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/components/pulp_clock_gating.sv ../../RTL/rtl/components/cluster_clock_gating.sv ../../RTL/rtl/components/cluster_clock_inverter.sv ../../RTL/rtl/components/cluster_clock_mux2.sv ../../RTL/rtl/components/rstgen.sv ../../RTL/rtl/components/pulp_clock_inverter.sv ../../RTL/rtl/components/pulp_clock_mux2.sv ../../RTL/rtl/components/generic_fifo.sv ../../RTL/rtl/components/sp_ram.sv 
# -- Compiling module pulp_clock_gating
# -- Compiling module cluster_clock_gating
# -- Compiling module cluster_clock_inverter
# -- Compiling module cluster_clock_mux2
# -- Compiling module rstgen
# -- Compiling module pulp_clock_inverter
# -- Compiling module pulp_clock_mux2
# -- Compiling module generic_fifo
# -- Compiling module sp_ram
# 
# Top level modules:
# 	pulp_clock_gating
# 	cluster_clock_inverter
# 	cluster_clock_mux2
# 	rstgen
# 	pulp_clock_inverter
# 	pulp_clock_mux2
# 	generic_fifo
# 	sp_ram
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/axi2apb_wrap.sv ../../RTL/rtl/periph_bus_wrap.sv ../../RTL/rtl/core2axi_wrap.sv ../../RTL/rtl/axi_node_intf_wrap.sv ../../RTL/rtl/axi_spi_slave_wrap.sv ../../RTL/rtl/axi_slice_wrap.sv ../../RTL/rtl/axi_mem_if_SP_wrap.sv ../../RTL/rtl/core_region.sv ../../RTL/rtl/instr_ram_wrap.sv ../../RTL/rtl/sp_ram_wrap.sv ../../RTL/rtl/boot_code.sv ../../RTL/rtl/boot_rom_wrap.sv ../../RTL/rtl/peripherals.sv ../../RTL/rtl/ram_mux.sv ../../RTL/rtl/pulpino_top.sv ../../RTL/rtl/clk_rst_gen.sv "+incdir+../../RTL/rtl/includes/" 
# -- Compiling interface AXI_BUS
# -- Compiling module axi2apb_wrap
# -- Compiling interface APB_BUS
# -- Compiling module periph_bus_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core2axi_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core2axi_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_node_intf_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_node_intf_wrap
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(34): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(35): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_spi_slave_wrap
# -- Compiling module axi_slice_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_mem_if_SP_wrap.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_mem_if_SP_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core_region.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core_region
# -- Compiling module instr_ram_wrap
# -- Compiling module sp_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface APB_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(12)
# ** at ../../RTL/rtl/includes//apb_bus.sv(73): (vlog-2275) Existing interface 'APB_BUS' at line 73 will be overwritten.
# -- Compiling interface DEBUG_BUS
# -- Compiling module peripherals
# -- Compiling module ram_mux
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface DEBUG_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(12)
# ** at ../../RTL/rtl/includes//debug_bus.sv(16): (vlog-2275) Existing interface 'DEBUG_BUS' at line 16 will be overwritten.
# -- Compiling module pulpino_top
# -- Compiling module clk_rst_gen
# 
# Top level modules:
# 	pulpino_top
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/tb.sv "+incdir+../../RTL/rtl/includes" 
# -- Compiling interface jtag_i
# -- Compiling package tb_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_master.sv 
# -- Compiling interface spi_bus_master
# 
# Top level modules:
# 	--none--
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_slave.sv 
# -- Compiling interface spi_slave
# 
# Top level modules:
# 	--none--
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/uart.sv 
# -- Compiling interface uart_bus
# 
# Top level modules:
# 	--none--
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 20:29:31 on Oct 11,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" -timescale 1 ns / 1 ns ../../RTL/tb/i2c_eeprom_model.sv 
# -- Compiling package pkg_i2c_model
# -- Compiling module i2c_buf
# -- Compiling module i2c_model_phy
# -- Importing package pkg_i2c_model
# -- Compiling module i2c_eeprom_model
# 
# Top level modules:
# 	i2c_buf
# 	i2c_eeprom_model
# End time: 20:29:31 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -vopt -t ns work.tb -voptargs="+acc" 
# Start time: 20:29:31 on Oct 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_int_controller(fast)".
# ** Warning: ../../RTL/ips/axi/axi_node/axi_multiplexer.sv(49): (vopt-13314) Defaulting port 'IN_DATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(60): (vopt-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(61): (vopt-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(63): (vopt-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv(77): (vopt-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv(69): (vopt-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_fll_if(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_master_byte_ctrl(fast)".
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv(31): (vopt-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__4)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__7)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__8)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__9)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__10)".
# ** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast__11)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sleep_unit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_master_rx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_eeprom_model(fast)".
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(34): (vopt-13314) Defaulting port 'hwlp_start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(35): (vopt-13314) Defaulting port 'hwlp_end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(36): (vopt-13314) Defaulting port 'hwlp_counter_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(40): (vopt-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(41): (vopt-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi2apb32(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_read_only_ctrl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_read_only_ctrl(fast__1)".
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(60): (vopt-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(61): (vopt-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(62): (vopt-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(64): (vopt-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_BR_allocator(fast)".
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv(48): (vopt-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv(48): (vopt-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_master_bit_ctrl(fast)".
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vopt-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vopt-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vopt-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/rtl/peripherals.sv(297): (vopt-2685) [TFMPC] - Too few port connections for 'apb_gpio_i'.  Expected 17, found 15.
# ** Warning: ../../RTL/rtl/peripherals.sv(297): (vopt-2718) [TFMPC] - Missing connection for port 'power_event'.
# ** Warning: ../../RTL/rtl/peripherals.sv(297): (vopt-2718) [TFMPC] - Missing connection for port 'gpio_in_sync'.
# ** Note: (vopt-143) Recognized 2 FSMs in module "spi_slave_axi_plug(fast)".
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(64): (vopt-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(65): (vopt-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(66): (vopt-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_address_decoder_AW(fast)".
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(67): (vopt-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(68): (vopt-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(69): (vopt-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(70): (vopt-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(71): (vopt-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(73): (vopt-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(74): (vopt-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(75): (vopt-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(76): (vopt-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(77): (vopt-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(83): (vopt-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(84): (vopt-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(86): (vopt-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(93): (vopt-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(94): (vopt-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(95): (vopt-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(96): (vopt-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(97): (vopt-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(99): (vopt-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(100): (vopt-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(101): (vopt-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(102): (vopt-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(103): (vopt-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(56): (vopt-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(57): (vopt-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(58): (vopt-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(59): (vopt-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(60): (vopt-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(62): (vopt-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(63): (vopt-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(64): (vopt-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(65): (vopt-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(66): (vopt-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_slave_controller(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "riscv_prefetch_buffer(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_write_only_ctrl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_write_only_ctrl(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "core2axi(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "adbg_tap_top(fast)".
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(56): (vopt-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(57): (vopt-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(58): (vopt-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(59): (vopt-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(60): (vopt-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(62): (vopt-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(63): (vopt-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(64): (vopt-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(65): (vopt-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(66): (vopt-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vopt-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vopt-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vopt-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 2 FSMs in module "apb_spi_master(fast)".
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(59): (vopt-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(60): (vopt-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(61): (vopt-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_BW_allocator(fast)".
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(59): (vopt-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(60): (vopt-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(61): (vopt-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(62): (vopt-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(63): (vopt-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(64): (vopt-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(66): (vopt-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(71): (vopt-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(72): (vopt-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(73): (vopt-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(123): (vopt-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(124): (vopt-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(125): (vopt-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(46): (vopt-13314) Defaulting port 'prdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(51): (vopt-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(52): (vopt-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 2 FSMs in architecture body "apb_uart(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "uart_receiver(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "uart_transmitter(rtl)".
# ** Warning: ../../RTL/tb/tb.sv(131): (vopt-2685) [TFMPC] - Too few port connections for 'top_i'.  Expected 55, found 51.
# ** Warning: ../../RTL/tb/tb.sv(131): (vopt-2718) [TFMPC] - Missing connection for port 'pad_mux_o'.
# ** Warning: ../../RTL/tb/tb.sv(131): (vopt-2718) [TFMPC] - Missing connection for port 'pad_cfg_o'.
# ** Warning: ../../RTL/tb/tb.sv(131): (vopt-2718) [TFMPC] - Missing connection for port 'scan_enable_i'.
# ** Warning: ../../RTL/tb/tb.sv(131): (vopt-2718) [TFMPC] - Missing connection for port 'clk_standalone_i'.
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(34): (vopt-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(35): (vopt-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(74): (vopt-13314) Defaulting port 'slave_awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(75): (vopt-13314) Defaulting port 'slave_awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(76): (vopt-13314) Defaulting port 'slave_awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(77): (vopt-13314) Defaulting port 'slave_awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(78): (vopt-13314) Defaulting port 'slave_awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(80): (vopt-13314) Defaulting port 'slave_awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(81): (vopt-13314) Defaulting port 'slave_awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(82): (vopt-13314) Defaulting port 'slave_awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(83): (vopt-13314) Defaulting port 'slave_awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(84): (vopt-13314) Defaulting port 'slave_awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(90): (vopt-13314) Defaulting port 'slave_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(91): (vopt-13314) Defaulting port 'slave_wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(93): (vopt-13314) Defaulting port 'slave_wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(109): (vopt-13314) Defaulting port 'slave_arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(110): (vopt-13314) Defaulting port 'slave_araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(111): (vopt-13314) Defaulting port 'slave_arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(112): (vopt-13314) Defaulting port 'slave_arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(113): (vopt-13314) Defaulting port 'slave_arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(115): (vopt-13314) Defaulting port 'slave_arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(116): (vopt-13314) Defaulting port 'slave_arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(117): (vopt-13314) Defaulting port 'slave_arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(118): (vopt-13314) Defaulting port 'slave_aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(119): (vopt-13314) Defaulting port 'slave_arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(168): (vopt-13314) Defaulting port 'master_bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(169): (vopt-13314) Defaulting port 'master_bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(170): (vopt-13314) Defaulting port 'master_buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(195): (vopt-13314) Defaulting port 'master_rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(196): (vopt-13314) Defaulting port 'master_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(197): (vopt-13314) Defaulting port 'master_rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(199): (vopt-13314) Defaulting port 'master_ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(240): (vopt-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(241): (vopt-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(242): (vopt-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(243): (vopt-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vopt-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vopt-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vopt-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_controller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "adbg_axi_module(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "adbg_axi_biu(fast)".
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv(91): (vopt-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "adbg_or1k_module(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "riscv_debug_unit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_alu_div(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_master_controller(fast)".
# ** Warning: ../../RTL/rtl/core_region.sv(571): (vopt-2685) [TFMPC] - Too few port connections for 'adv_dbg_if_i'.  Expected 63, found 61.
# ** Warning: ../../RTL/rtl/core_region.sv(571): (vopt-2718) [TFMPC] - Missing connection for port 'cpu_clk_i'.
# ** Warning: ../../RTL/rtl/core_region.sv(571): (vopt-2718) [TFMPC] - Missing connection for port 'tdo_padoe_o'.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vopt-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vopt-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vopt-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vopt-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vopt-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vopt-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_mult(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_load_store_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=146.
# Loading sv_std.std
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.jtag_i(fast__2)
# Loading work.uart_bus(fast__1)
# Loading work.spi_slave(fast__1)
# Loading work.i2c_buf(fast)
# Loading work.pkg_i2c_model(fast)
# Loading work.i2c_eeprom_model(fast)
# Loading work.i2c_model_phy(fast)
# Loading work.pulpino_top(fast)
# Loading work.DEBUG_BUS(fast__1)
# Loading work.clk_rst_gen(fast)
# Loading work.cluster_clock_mux2(fast)
# Loading work.rstgen(fast)
# Loading work.core_region(fast)
# Loading work.AXI_BUS(fast__3)
# Loading work.riscv_defines(fast)
# Loading work.apu_core_package(fast)
# Loading work.riscv_core_sv_unit(fast)
# Loading work.riscv_core(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.riscv_if_stage_sv_unit(fast)
# Loading work.riscv_if_stage(fast)
# Loading work.riscv_prefetch_buffer(fast)
# Loading work.riscv_fetch_fifo(fast)
# Loading work.riscv_hwloop_controller(fast)
# Loading work.riscv_compressed_decoder_sv_unit(fast)
# Loading work.riscv_compressed_decoder(fast)
# Loading work.riscv_id_stage_sv_unit(fast)
# Loading work.riscv_id_stage(fast)
# Loading work.riscv_register_file(fast)
# Loading work.riscv_decoder_sv_unit(fast)
# Loading work.riscv_decoder(fast)
# Loading work.riscv_controller_sv_unit(fast)
# Loading work.riscv_controller(fast)
# Loading work.riscv_int_controller_sv_unit(fast)
# Loading work.riscv_int_controller(fast)
# Loading work.riscv_hwloop_regs(fast)
# Loading work.riscv_ex_stage_sv_unit(fast)
# Loading work.riscv_ex_stage(fast)
# Loading work.riscv_alu_sv_unit(fast)
# Loading work.riscv_alu(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div(fast)
# Loading work.riscv_mult_sv_unit(fast)
# Loading work.riscv_mult(fast)
# Loading work.riscv_load_store_unit(fast)
# Loading work.riscv_cs_registers_sv_unit(fast)
# Loading work.riscv_cs_registers(fast)
# Loading work.riscv_debug_unit_sv_unit(fast)
# Loading work.riscv_debug_unit(fast)
# Loading work.core2axi_wrap(fast)
# Loading work.core2axi(fast)
# Loading work.axi_slice_wrap(fast)
# Loading work.axi_slice(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.generic_fifo(fast)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.generic_fifo(fast__1)
# Loading work.axi_r_buffer(fast)
# Loading work.axi_b_buffer(fast)
# Loading work.generic_fifo(fast__2)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap(fast)
# Loading work.sp_ram(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.axi_mem_if_SP_wrap(fast)
# Loading work.axi_mem_if_SP(fast)
# Loading work.axi_aw_buffer(fast__1)
# Loading work.generic_fifo(fast__3)
# Loading work.axi_ar_buffer(fast__1)
# Loading work.axi_w_buffer(fast__1)
# Loading work.generic_fifo(fast__4)
# Loading work.axi_r_buffer(fast__1)
# Loading work.generic_fifo(fast__5)
# Loading work.axi_b_buffer(fast__1)
# Loading work.generic_fifo(fast__6)
# Loading work.axi_write_only_ctrl(fast)
# Loading work.axi_read_only_ctrl(fast)
# Loading work.ram_mux(fast)
# Loading work.axi_mem_if_SP_wrap(fast__1)
# Loading work.axi_mem_if_SP(fast__1)
# Loading work.axi_write_only_ctrl(fast__1)
# Loading work.axi_read_only_ctrl(fast__1)
# Loading work.ram_mux(fast__1)
# Loading work.adv_dbg_if(fast)
# Loading work.adbg_tap_top(fast)
# Loading work.cluster_clock_inverter(fast)
# Loading work.adbg_top(fast)
# Loading work.adbg_axi_module(fast)
# Loading work.adbg_axi_biu(fast)
# Loading work.adbg_crc32(fast)
# Loading work.adbg_or1k_module(fast)
# Loading work.adbg_or1k_status_reg(fast)
# Loading work.adbg_or1k_biu(fast)
# Loading work.peripherals(fast)
# Loading work.APB_BUS(fast__1)
# Loading work.APB_BUS(fast__2)
# Loading work.axi_spi_slave_wrap(fast)
# Loading work.axi_spi_slave(fast)
# Loading work.spi_slave_rx(fast)
# Loading work.spi_slave_tx(fast)
# Loading work.pulp_clock_inverter(fast)
# Loading work.pulp_clock_mux2(fast)
# Loading work.spi_slave_controller(fast)
# Loading work.spi_slave_cmd_parser(fast)
# Loading work.spi_slave_regs(fast)
# Loading work.spi_slave_dc_fifo(fast)
# Loading work.dc_token_ring_fifo_din(fast)
# Loading work.dc_data_buffer(fast)
# Loading work.dc_token_ring(fast)
# Loading work.dc_full_detector(fast)
# Loading work.dc_synchronizer(fast)
# Loading work.dc_token_ring_fifo_dout(fast)
# Loading work.dc_token_ring(fast__1)
# Loading work.dc_synchronizer(fast__1)
# Loading work.spi_slave_axi_plug(fast)
# Loading work.spi_slave_syncro(fast)
# Loading work.axi2apb_wrap(fast)
# Loading work.axi2apb32(fast)
# Loading work.axi_aw_buffer(fast__2)
# Loading work.generic_fifo(fast__7)
# Loading work.axi_ar_buffer(fast__2)
# Loading work.axi_r_buffer(fast__2)
# Loading work.generic_fifo(fast__8)
# Loading work.axi_b_buffer(fast__2)
# Loading work.generic_fifo(fast__9)
# Loading work.periph_bus_wrap(fast)
# Loading work.APB_BUS(fast__4)
# Loading work.apb_node_wrap(fast)
# Loading work.apb_node(fast)
# Loading work.apb_gpio(fast)
# Loading work.apb_spi_master(fast)
# Loading work.spi_master_apb_if(fast)
# Loading work.spi_master_fifo(fast)
# Loading work.spi_master_controller(fast)
# Loading work.spi_master_clkgen(fast)
# Loading work.spi_master_tx(fast)
# Loading work.spi_master_rx(fast)
# Loading work.apb_timer(fast)
# Loading work.timer(fast)
# Loading work.apb_event_unit(fast)
# Loading work.generic_service_unit(fast)
# Loading work.sleep_unit(fast)
# Loading work.apb_i2c(fast)
# Loading work.i2c_master_byte_ctrl(fast)
# Loading work.i2c_master_bit_ctrl(fast)
# Loading work.apb_fll_if(fast)
# Loading work.apb_pulpino(fast)
# Loading work.apb2per(fast)
# Loading work.axi_node_intf_wrap(fast)
# Loading work.axi_node(fast)
# Loading work.axi_request_block(fast)
# Loading work.axi_AR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast)
# Loading work.axi_FanInPrimitive_Req(fast)
# Loading work.axi_RR_Flag_Req(fast)
# Loading work.axi_AW_allocator(fast)
# Loading work.axi_DW_allocator(fast)
# Loading work.generic_fifo(fast__10)
# Loading work.axi_multiplexer(fast)
# Loading work.axi_address_decoder_BW(fast)
# Loading work.axi_address_decoder_BR(fast)
# Loading work.axi_response_block(fast)
# Loading work.axi_BW_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__1)
# Loading work.axi_FanInPrimitive_Req(fast__1)
# Loading work.axi_BR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__2)
# Loading work.axi_FanInPrimitive_Req(fast__2)
# Loading work.axi_address_decoder_AR(fast)
# Loading work.axi_address_decoder_AW(fast)
# Loading work.axi_address_decoder_DW(fast)
# Loading work.generic_fifo(fast__11)
# Loading work.AXI_BUS(fast__1)
# Loading work.AXI_BUS(fast__2)
# Loading work.APB_BUS(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.apb_uart(rtl)#1
# Loading work.slib_input_sync(rtl)#1
# Loading work.slib_input_filter(rtl)#1
# Loading work.uart_interrupt(rtl)#1
# Loading work.slib_edge_detect(rtl)#1
# Loading work.uart_baudgen(rtl)#1
# Loading work.slib_clock_div(rtl)#1
# Loading work.slib_fifo(rtl)#1
# Loading work.slib_fifo(rtl)#2
# Loading work.uart_transmitter(rtl)#1
# Loading work.uart_receiver(rtl)#1
# Loading work.slib_counter(rtl)#1
# Loading work.slib_mv_filter(rtl)#1
# Loading work.slib_input_filter(rtl)#2
# Loading work.jtag_i(fast)
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_init' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_poll' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_TXFF
# Using MEMLOAD method: SPI
# Using      ri5cy core
run -all
# [SPI] Enabling QPI mode
# [adv_dbg_if] AXI4 WRITE         32 burst @1a107008 for           4 bytes.
# [SPI] Loading Instruction RAM
# [SPI] Prev address 00000edc current addr 00100000
# [SPI] Loading Data RAM
# [SPI] Checking Instruction RAM
# [SPI] Prev address 00000edc current addr 00100000
# [SPI] Checking Data RAM
#             18001220, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
#             18003900, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
# [            32275020] RX bit: 0
# [            32288460] RX bit: 0
# [            32301900] RX bit: 1
# [            32314060] RX bit: 0
# [            32326860] RX bit: 0
# [            32339660] RX bit: 1
# [            46567500] RX bit: 0
# [            46580940] RX bit: 0
# [            46594380] RX bit: 1
# [            46606540] RX bit: 0
# [            46619340] RX bit: 0
# [            46632140] RX bit: 1
# [            60859980] RX bit: 0
# [            60873420] RX bit: 0
# [            60886860] RX bit: 1
# [            60899020] RX bit: 0
# [            60911820] RX bit: 0
# [            60924620] RX bit: 1
# [            75152460] RX bit: 0
# [            75165900] RX bit: 0
# [            75179340] RX bit: 1
# [            75191500] RX bit: 0
# [            75204300] RX bit: 0
# [            75217100] RX bit: 1
do ../scripts/run_pre_syn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ../../RTL/ips
#   ../../RTL/ips/axi/axi_node/apb_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv  ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv  ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv  ../../RTL/ips/axi/axi_node/axi_multiplexer.sv  ../../RTL/ips/axi/axi_node/axi_node.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv  ../../RTL/ips/axi/axi_node/axi_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_request_block.sv  ../../RTL/ips/axi/axi_node/axi_response_block.sv  ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv  
#   ../../RTL/ips/axi/axi_node/.  
#   ../../RTL/ips/apb/apb_node/apb_node.sv  ../../RTL/ips/apb/apb_node/apb_node_wrap.sv  
#   ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv  
#   ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv  
#   ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv  ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv  ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv  ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv  ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv  
#   ../../RTL/ips/apb/apb_gpio/apb_gpio.sv  
#   ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv  ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv  ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv  
#   ../../RTL/ips/apb/apb_event_unit/./include/  
#   ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/fpu/hdl/fpu_utils/fpu_ff.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpexc.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_add.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_core.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_mult.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_private.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_encoder.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_selector.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/pp_generation.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/wallace.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/aligner.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/CSA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/adders.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/LZA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fmac.sv  
#   ../../RTL/ips/fpu/.  
#   ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv  
#   ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv  
#   ../../RTL/ips/axi/core2axi/core2axi.sv  
#   ../../RTL/ips/apb/apb_timer/apb_timer.sv  ../../RTL/ips/apb/apb_timer/timer.sv  
#   ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv  ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv  ../../RTL/ips/axi/axi2apb/axi2apb.sv  ../../RTL/ips/axi/axi2apb/axi2apb32.sv  
#   ../../RTL/ips/apb/apb_i2c/apb_i2c.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv  
#   ../../RTL/ips/apb/apb_i2c/.  
#   ../../RTL/ips/zero-riscy/zeroriscy_register_file_ff.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/zero-riscy/include/zeroriscy_defines.sv  ../../RTL/ips/zero-riscy/include/zeroriscy_tracer_defines.sv  ../../RTL/ips/zero-riscy/zeroriscy_alu.sv  ../../RTL/ips/zero-riscy/zeroriscy_compressed_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_cs_registers.sv  ../../RTL/ips/zero-riscy/zeroriscy_debug_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_int_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_ex_block.sv  ../../RTL/ips/zero-riscy/zeroriscy_id_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_if_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_load_store_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_slow.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_fast.sv  ../../RTL/ips/zero-riscy/zeroriscy_prefetch_buffer.sv  ../../RTL/ips/zero-riscy/zeroriscy_fetch_fifo.sv  ../../RTL/ips/zero-riscy/zeroriscy_core.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv  ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv  ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v  ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv  ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v  ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v  
#   ../../RTL/ips/riscv/include/apu_core_package.sv  ../../RTL/ips/riscv/include/riscv_defines.sv  ../../RTL/ips/riscv/include/riscv_tracer_defines.sv  ../../RTL/ips/riscv/riscv_alu.sv  ../../RTL/ips/riscv/riscv_alu_basic.sv  ../../RTL/ips/riscv/riscv_alu_div.sv  ../../RTL/ips/riscv/riscv_compressed_decoder.sv  ../../RTL/ips/riscv/riscv_controller.sv  ../../RTL/ips/riscv/riscv_cs_registers.sv  ../../RTL/ips/riscv/riscv_debug_unit.sv  ../../RTL/ips/riscv/riscv_decoder.sv  ../../RTL/ips/riscv/riscv_int_controller.sv  ../../RTL/ips/riscv/riscv_ex_stage.sv  ../../RTL/ips/riscv/riscv_hwloop_controller.sv  ../../RTL/ips/riscv/riscv_hwloop_regs.sv  ../../RTL/ips/riscv/riscv_id_stage.sv  ../../RTL/ips/riscv/riscv_if_stage.sv  ../../RTL/ips/riscv/riscv_load_store_unit.sv  ../../RTL/ips/riscv/riscv_mult.sv  ../../RTL/ips/riscv/riscv_prefetch_buffer.sv  ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv  ../../RTL/ips/riscv/riscv_core.sv  ../../RTL/ips/riscv/riscv_apu_disp.sv  ../../RTL/ips/riscv/riscv_fetch_fifo.sv  ../../RTL/ips/riscv/riscv_L0_buffer.sv  
#   ../../RTL/ips/riscv/include  ../../RTL/ips/riscv/../../rtl/includes  
#   ../../RTL/ips/riscv/riscv_register_file.sv  
#   ../../RTL/ips/riscv/include  
#   ../../RTL/ips/apb/apb_uart/apb_uart.vhd  ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd  ../../RTL/ips/apb/apb_uart/slib_counter.vhd  ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd  ../../RTL/ips/apb/apb_uart/slib_fifo.vhd  ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd  ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd  ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd  ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd  ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd  ../../RTL/ips/apb/apb_uart/uart_receiver.vhd  ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd  
#   ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_slice.sv  ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv  
#   ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv  ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v  ../../RTL/ips/adv_dbg_if/rtl/syncflop.v  ../../RTL/ips/adv_dbg_if/rtl/syncreg.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v  ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv  
#   ../../RTL/ips/adv_dbg_if/rtl  
#   ../../RTL/ips/apb/apb2per/apb2per.sv  
# ../../RTL/rtl
# ../../RTL/ips
#   ../../RTL/rtl/components/pulp_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_inverter.sv  ../../RTL/rtl/components/cluster_clock_mux2.sv  ../../RTL/rtl/components/rstgen.sv  ../../RTL/rtl/components/pulp_clock_inverter.sv  ../../RTL/rtl/components/pulp_clock_mux2.sv  ../../RTL/rtl/components/generic_fifo.sv  ../../RTL/rtl/components/sp_ram.sv  
#   ../../RTL/rtl/axi2apb_wrap.sv  ../../RTL/rtl/periph_bus_wrap.sv  ../../RTL/rtl/core2axi_wrap.sv  ../../RTL/rtl/axi_node_intf_wrap.sv  ../../RTL/rtl/axi_spi_slave_wrap.sv  ../../RTL/rtl/axi_slice_wrap.sv  ../../RTL/rtl/axi_mem_if_SP_wrap.sv  ../../RTL/rtl/core_region.sv  ../../RTL/rtl/instr_ram_wrap.sv  ../../RTL/rtl/sp_ram_wrap.sv  ../../RTL/rtl/boot_code.sv  ../../RTL/rtl/boot_rom_wrap.sv  ../../RTL/rtl/peripherals.sv  ../../RTL/rtl/ram_mux.sv  ../../RTL/rtl/pulpino_top.sv  ../../RTL/rtl/clk_rst_gen.sv  
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_node/apb_regs_top.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv ../../RTL/ips/axi/axi_node/axi_multiplexer.sv ../../RTL/ips/axi/axi_node/axi_node.sv ../../RTL/ips/axi/axi_node/axi_node_wrap.sv ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv ../../RTL/ips/axi/axi_node/axi_regs_top.sv ../../RTL/ips/axi/axi_node/axi_request_block.sv ../../RTL/ips/axi/axi_node/axi_response_block.sv ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv 
# -- Compiling module apb_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(92): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(93): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(94): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(95): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AR
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(59): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(60): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(61): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AW
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(64): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(65): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(66): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_BR
# -- Compiling module axi_address_decoder_BW
# -- Compiling module axi_address_decoder_DW
# -- Compiling module axi_AR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(56): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(57): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(58): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(59): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(60): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(62): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(63): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(64): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(65): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(66): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_ArbitrationTree
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vlog-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_AW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(56): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(57): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(58): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(59): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(60): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(62): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(63): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(64): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(65): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(66): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(60): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(61): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(62): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(64): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(59): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(60): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(61): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_DW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(60): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(61): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(63): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_FanInPrimitive_Req
# -- Compiling module axi_multiplexer
# ** Warning: ../../RTL/ips/axi/axi_node/axi_multiplexer.sv(49): (vlog-13314) Defaulting port 'IN_DATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(74): (vlog-13314) Defaulting port 'slave_awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(75): (vlog-13314) Defaulting port 'slave_awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(76): (vlog-13314) Defaulting port 'slave_awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(77): (vlog-13314) Defaulting port 'slave_awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(78): (vlog-13314) Defaulting port 'slave_awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(80): (vlog-13314) Defaulting port 'slave_awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(81): (vlog-13314) Defaulting port 'slave_awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(82): (vlog-13314) Defaulting port 'slave_awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(83): (vlog-13314) Defaulting port 'slave_awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(84): (vlog-13314) Defaulting port 'slave_awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(90): (vlog-13314) Defaulting port 'slave_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(91): (vlog-13314) Defaulting port 'slave_wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(93): (vlog-13314) Defaulting port 'slave_wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(109): (vlog-13314) Defaulting port 'slave_arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(110): (vlog-13314) Defaulting port 'slave_araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(111): (vlog-13314) Defaulting port 'slave_arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(112): (vlog-13314) Defaulting port 'slave_arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(113): (vlog-13314) Defaulting port 'slave_arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(115): (vlog-13314) Defaulting port 'slave_arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(116): (vlog-13314) Defaulting port 'slave_arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(117): (vlog-13314) Defaulting port 'slave_arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(118): (vlog-13314) Defaulting port 'slave_aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(119): (vlog-13314) Defaulting port 'slave_arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(168): (vlog-13314) Defaulting port 'master_bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(169): (vlog-13314) Defaulting port 'master_bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(170): (vlog-13314) Defaulting port 'master_buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(195): (vlog-13314) Defaulting port 'master_rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(196): (vlog-13314) Defaulting port 'master_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(197): (vlog-13314) Defaulting port 'master_rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(199): (vlog-13314) Defaulting port 'master_ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(240): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(241): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(242): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(243): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(83): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(84): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(85): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(86): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap_with_slices
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(86): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(87): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(88): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(89): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(132): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(133): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(134): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(135): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_request_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(67): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(68): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(69): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(70): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(71): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(73): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(74): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(75): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(76): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(77): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(83): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(84): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(86): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(93): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(94): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(95): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(96): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(97): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(99): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(100): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(101): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(102): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(103): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_response_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(62): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(63): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(64): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(66): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(71): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(72): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(73): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(123): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(124): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(125): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_RR_Flag_Req
# 
# Top level modules:
# 	apb_regs_top
# 	axi_node_wrap_with_slices
# 	axi_regs_top
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 122
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_node/apb_node.sv ../../RTL/ips/apb/apb_node/apb_node_wrap.sv 
# -- Compiling module apb_node
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(46): (vlog-13314) Defaulting port 'prdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(51): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(52): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module apb_node_wrap
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(40): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(41): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	apb_node_wrap
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv 
# -- Compiling module axi_mem_if_MP_Hybrid_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(46): (vlog-13314) Defaulting port 'CH0_AWID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(47): (vlog-13314) Defaulting port 'CH0_AWADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(48): (vlog-13314) Defaulting port 'CH0_AWLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(49): (vlog-13314) Defaulting port 'CH0_AWSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(50): (vlog-13314) Defaulting port 'CH0_AWBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(52): (vlog-13314) Defaulting port 'CH0_AWCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(53): (vlog-13314) Defaulting port 'CH0_AWPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(54): (vlog-13314) Defaulting port 'CH0_AWREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(55): (vlog-13314) Defaulting port 'CH0_AWUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(56): (vlog-13314) Defaulting port 'CH0_AWQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(62): (vlog-13314) Defaulting port 'CH0_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(63): (vlog-13314) Defaulting port 'CH0_WSTRB_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(65): (vlog-13314) Defaulting port 'CH0_WUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(79): (vlog-13314) Defaulting port 'CH0_ARID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(80): (vlog-13314) Defaulting port 'CH0_ARADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(81): (vlog-13314) Defaulting port 'CH0_ARLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(82): (vlog-13314) Defaulting port 'CH0_ARSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(83): (vlog-13314) Defaulting port 'CH0_ARBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(85): (vlog-13314) Defaulting port 'CH0_ARCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(86): (vlog-13314) Defaulting port 'CH0_ARPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(87): (vlog-13314) Defaulting port 'CH0_ARREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(88): (vlog-13314) Defaulting port 'CH0_ARUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(89): (vlog-13314) Defaulting port 'CH0_ARQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(113): (vlog-13314) Defaulting port 'CH1_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(114): (vlog-13314) Defaulting port 'CH1_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(115): (vlog-13314) Defaulting port 'CH1_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(125): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(124): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_hybr
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(59): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(130): (vlog-13314) Defaulting port 'HP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_SP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv(48): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_read_only_ctrl
# -- Compiling module axi_write_only_ctrl
# 
# Top level modules:
# 	axi_mem_if_MP_Hybrid_multi_bank
# 	axi_mem_if_DP_multi_bank
# 	axi_mem_if_DP_hybr
# 	axi_mem_if_DP
# 	axi_mem_if_SP
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 33
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv 
# -- Compiling module axi_spi_slave
# -- Compiling module spi_slave_axi_plug
# -- Compiling module spi_slave_cmd_parser
# -- Compiling module spi_slave_controller
# -- Compiling module spi_slave_dc_fifo
# -- Compiling module spi_slave_regs
# -- Compiling module spi_slave_rx
# -- Compiling module spi_slave_syncro
# -- Compiling module spi_slave_tx
# 
# Top level modules:
# 	axi_spi_slave
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv 
# -- Compiling module axi_spi_master
# -- Compiling module spi_master_axi_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	axi_spi_master
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv 
# -- Compiling module apb_uart_sv
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module io_generic_fifo
# -- Compiling module uart_interrupt
# ** Warning: ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv(11): (vlog-13233) Design unit "uart_interrupt" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	apb_uart_sv
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_gpio/apb_gpio.sv 
# -- Compiling module apb_gpio
# 
# Top level modules:
# 	apb_gpio
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv "+incdir+../../RTL/ips/apb/apb_event_unit/include" 
# -- Compiling module apb_event_unit
# -- Compiling module generic_service_unit
# -- Compiling module sleep_unit
# 
# Top level modules:
# 	apb_event_unit
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv 
# -- Compiling module apb_spi_master
# -- Compiling module spi_master_apb_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	apb_spi_master
# End time: 11:27:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv 
# -- Compiling module apb_pulpino
# 
# Top level modules:
# 	apb_pulpino
# End time: 11:27:06 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:06 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv 
# -- Compiling module apb_fll_if
# 
# Top level modules:
# 	apb_fll_if
# End time: 11:27:06 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:06 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/core2axi/core2axi.sv 
# -- Compiling module core2axi
# 
# Top level modules:
# 	core2axi
# End time: 11:27:06 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:06 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_timer/apb_timer.sv ../../RTL/ips/apb/apb_timer/timer.sv 
# -- Compiling module apb_timer
# -- Compiling module timer
# 
# Top level modules:
# 	apb_timer
# End time: 11:27:06 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:06 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv ../../RTL/ips/axi/axi2apb/axi2apb.sv ../../RTL/ips/axi/axi2apb/axi2apb32.sv 
# -- Compiling module AXI_2_APB
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(69): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(116): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module AXI_2_APB_32
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv(113): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb
# ** Warning: ../../RTL/ips/axi/axi2apb/axi2apb.sv(68): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb32
# 
# Top level modules:
# 	AXI_2_APB
# 	AXI_2_APB_32
# 	axi2apb
# 	axi2apb32
# End time: 11:27:06 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:06 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_i2c/apb_i2c.sv ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv 
# -- Compiling module apb_i2c
# -- Compiling module i2c_master_bit_ctrl
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	apb_i2c
# End time: 11:27:06 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:06 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v 
# -- Compiling module axi_slice_dc_master
# -- Compiling module axi_slice_dc_slave
# -- Compiling module dc_data_buffer
# -- Compiling module onehot_to_bin
# -- Compiling module dc_full_detector
# -- Compiling module dc_synchronizer
# -- Compiling module dc_token_ring_fifo_din
# -- Compiling module dc_token_ring_fifo_dout
# -- Compiling module dc_token_ring
# 
# Top level modules:
# 	axi_slice_dc_master
# 	axi_slice_dc_slave
# 	onehot_to_bin
# End time: 11:27:06 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:06 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/include/apu_core_package.sv ../../RTL/ips/riscv/include/riscv_defines.sv ../../RTL/ips/riscv/include/riscv_tracer_defines.sv ../../RTL/ips/riscv/riscv_alu.sv ../../RTL/ips/riscv/riscv_alu_basic.sv ../../RTL/ips/riscv/riscv_alu_div.sv ../../RTL/ips/riscv/riscv_compressed_decoder.sv ../../RTL/ips/riscv/riscv_controller.sv ../../RTL/ips/riscv/riscv_cs_registers.sv ../../RTL/ips/riscv/riscv_debug_unit.sv ../../RTL/ips/riscv/riscv_decoder.sv ../../RTL/ips/riscv/riscv_int_controller.sv ../../RTL/ips/riscv/riscv_ex_stage.sv ../../RTL/ips/riscv/riscv_hwloop_controller.sv ../../RTL/ips/riscv/riscv_hwloop_regs.sv ../../RTL/ips/riscv/riscv_id_stage.sv ../../RTL/ips/riscv/riscv_if_stage.sv ../../RTL/ips/riscv/riscv_load_store_unit.sv ../../RTL/ips/riscv/riscv_mult.sv ../../RTL/ips/riscv/riscv_prefetch_buffer.sv ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv ../../RTL/ips/riscv/riscv_core.sv ../../RTL/ips/riscv/riscv_apu_disp.sv ../../RTL/ips/riscv/riscv_fetch_fifo.sv ../../RTL/ips/riscv/riscv_L0_buffer.sv "+incdir+../../RTL/ips/riscv/include/" 
# -- Compiling package apu_core_package
# -- Compiling package riscv_defines
# -- Compiling package riscv_tracer_defines
# -- Importing package riscv_defines
# -- Compiling package riscv_alu_sv_unit
# -- Compiling module riscv_alu
# -- Compiling module alu_ff
# -- Compiling module alu_popcnt
# -- Compiling package riscv_alu_basic_sv_unit
# -- Compiling module riscv_alu_basic
# -- Compiling module riscv_alu_div
# -- Compiling package riscv_compressed_decoder_sv_unit
# -- Compiling module riscv_compressed_decoder
# -- Compiling package riscv_controller_sv_unit
# -- Compiling module riscv_controller
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_cs_registers_sv_unit
# -- Compiling module riscv_cs_registers
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(217): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(218): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(219): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(220): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(222): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(234): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(236): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(244): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(245): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(247): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(265): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(277): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(278): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(279): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(280): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(282): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(300): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(302): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(307): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(308): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(309): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(329): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(330): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(332): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(333): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(334): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(337): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(338): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(339): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(341): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(345): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(348): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(351): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(355): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(365): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(369): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(372): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(384): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(394): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(401): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(405): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(497): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(498): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(499): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(510): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(524): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(534): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(537): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling package riscv_debug_unit_sv_unit
# -- Compiling module riscv_debug_unit
# -- Compiling package riscv_decoder_sv_unit
# -- Importing package apu_core_package
# -- Compiling module riscv_decoder
# -- Compiling package riscv_int_controller_sv_unit
# -- Compiling module riscv_int_controller
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_ex_stage_sv_unit
# -- Compiling module riscv_ex_stage
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_controller
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(34): (vlog-13314) Defaulting port 'hwlp_start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(35): (vlog-13314) Defaulting port 'hwlp_end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(36): (vlog-13314) Defaulting port 'hwlp_counter_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_regs
# -- Compiling package riscv_id_stage_sv_unit
# -- Compiling module riscv_id_stage
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(815): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(836): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_if_stage_sv_unit
# -- Compiling module riscv_if_stage
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_load_store_unit
# -- Compiling package riscv_mult_sv_unit
# -- Compiling module riscv_mult
# -- Compiling module riscv_prefetch_buffer
# -- Compiling module riscv_prefetch_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv(53): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_core_sv_unit
# -- Compiling module riscv_core
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_apu_disp_sv_unit
# -- Compiling module riscv_apu_disp
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_fetch_fifo
# -- Compiling module riscv_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_L0_buffer.sv(41): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	riscv_alu_basic
# 	riscv_core
# End time: 11:27:06 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 344
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/riscv_register_file.sv 
# -- Compiling module riscv_register_file
# 
# Top level modules:
# 	riscv_register_file
# End time: 11:27:07 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vcom -reportprogress 300 ../../RTL/ips/apb/apb_uart/apb_uart.vhd ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd ../../RTL/ips/apb/apb_uart/slib_counter.vhd ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd ../../RTL/ips/apb/apb_uart/slib_fifo.vhd ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd ../../RTL/ips/apb/apb_uart/uart_receiver.vhd ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apb_uart
# -- Compiling architecture rtl of apb_uart
# -- Compiling entity slib_clock_div
# -- Compiling architecture rtl of slib_clock_div
# -- Compiling entity slib_counter
# -- Compiling architecture rtl of slib_counter
# -- Compiling entity slib_edge_detect
# -- Compiling architecture rtl of slib_edge_detect
# -- Compiling entity slib_fifo
# -- Compiling architecture rtl of slib_fifo
# -- Compiling entity slib_input_filter
# -- Compiling architecture rtl of slib_input_filter
# -- Compiling entity slib_input_sync
# -- Compiling architecture rtl of slib_input_sync
# -- Compiling entity slib_mv_filter
# -- Compiling architecture rtl of slib_mv_filter
# -- Compiling entity uart_baudgen
# -- Compiling architecture rtl of uart_baudgen
# -- Compiling entity uart_interrupt
# -- Compiling architecture rtl of uart_interrupt
# -- Compiling entity uart_receiver
# -- Compiling architecture rtl of uart_receiver
# -- Compiling entity uart_transmitter
# -- Compiling architecture rtl of uart_transmitter
# End time: 11:27:07 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv ../../RTL/ips/axi/axi_slice/axi_buffer.sv ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv ../../RTL/ips/axi/axi_slice/axi_slice.sv ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv 
# -- Compiling module axi_ar_buffer
# -- Compiling module axi_aw_buffer
# -- Compiling module axi_b_buffer
# -- Compiling module axi_buffer
# -- Compiling module axi_r_buffer
# -- Compiling module axi_slice
# -- Compiling module axi_w_buffer
# 
# Top level modules:
# 	axi_buffer
# 	axi_slice
# End time: 11:27:07 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v ../../RTL/ips/adv_dbg_if/rtl/syncflop.v ../../RTL/ips/adv_dbg_if/rtl/syncreg.v ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv 
# -- Compiling module adbg_axi_biu
# -- Compiling module adbg_axi_module
# -- Compiling module adbg_lint_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(96): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(112): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(127): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(129): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(134): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(135): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(138): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(140): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(141): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(158): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(160): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(161): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(162): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(163): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(164): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(170): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(172): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(181): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(182): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(183): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(184): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(185): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(186): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(187): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(188): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module adbg_lint_module
# -- Compiling module adbg_crc32
# -- Compiling module adbg_or1k_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv(77): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_module
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv(91): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_status_reg
# -- Compiling module adbg_top
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv(69): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bytefifo
# -- Compiling module syncflop
# -- Compiling module syncreg
# -- Compiling module adbg_tap_top
# -- Compiling module adv_dbg_if
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv(31): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_axionly_top
# -- Compiling module adbg_lintonly_top
# 
# Top level modules:
# 	bytefifo
# 	syncreg
# 	adv_dbg_if
# 	adbg_axionly_top
# 	adbg_lintonly_top
# End time: 11:27:07 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 52
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb2per/apb2per.sv 
# -- Compiling module apb2per
# 
# Top level modules:
# 	apb2per
# End time: 11:27:07 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/components/pulp_clock_gating.sv ../../RTL/rtl/components/cluster_clock_gating.sv ../../RTL/rtl/components/cluster_clock_inverter.sv ../../RTL/rtl/components/cluster_clock_mux2.sv ../../RTL/rtl/components/rstgen.sv ../../RTL/rtl/components/pulp_clock_inverter.sv ../../RTL/rtl/components/pulp_clock_mux2.sv ../../RTL/rtl/components/generic_fifo.sv ../../RTL/rtl/components/sp_ram.sv 
# -- Compiling module pulp_clock_gating
# -- Compiling module cluster_clock_gating
# -- Compiling module cluster_clock_inverter
# -- Compiling module cluster_clock_mux2
# -- Compiling module rstgen
# -- Compiling module pulp_clock_inverter
# -- Compiling module pulp_clock_mux2
# -- Compiling module generic_fifo
# -- Compiling module sp_ram
# 
# Top level modules:
# 	pulp_clock_gating
# 	cluster_clock_inverter
# 	cluster_clock_mux2
# 	rstgen
# 	pulp_clock_inverter
# 	pulp_clock_mux2
# 	generic_fifo
# 	sp_ram
# End time: 11:27:07 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/axi2apb_wrap.sv ../../RTL/rtl/periph_bus_wrap.sv ../../RTL/rtl/core2axi_wrap.sv ../../RTL/rtl/axi_node_intf_wrap.sv ../../RTL/rtl/axi_spi_slave_wrap.sv ../../RTL/rtl/axi_slice_wrap.sv ../../RTL/rtl/axi_mem_if_SP_wrap.sv ../../RTL/rtl/core_region.sv ../../RTL/rtl/instr_ram_wrap.sv ../../RTL/rtl/sp_ram_wrap.sv ../../RTL/rtl/boot_code.sv ../../RTL/rtl/boot_rom_wrap.sv ../../RTL/rtl/peripherals.sv ../../RTL/rtl/ram_mux.sv ../../RTL/rtl/pulpino_top.sv ../../RTL/rtl/clk_rst_gen.sv "+incdir+../../RTL/rtl/includes/" 
# -- Compiling interface AXI_BUS
# -- Compiling module axi2apb_wrap
# -- Compiling interface APB_BUS
# -- Compiling module periph_bus_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core2axi_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core2axi_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_node_intf_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_node_intf_wrap
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(34): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(35): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_spi_slave_wrap
# -- Compiling module axi_slice_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_mem_if_SP_wrap.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_mem_if_SP_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core_region.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core_region
# -- Compiling module instr_ram_wrap
# -- Compiling module sp_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface APB_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(12)
# ** at ../../RTL/rtl/includes//apb_bus.sv(73): (vlog-2275) Existing interface 'APB_BUS' at line 73 will be overwritten.
# -- Compiling interface DEBUG_BUS
# -- Compiling module peripherals
# -- Compiling module ram_mux
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface DEBUG_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(12)
# ** at ../../RTL/rtl/includes//debug_bus.sv(16): (vlog-2275) Existing interface 'DEBUG_BUS' at line 16 will be overwritten.
# -- Compiling module pulpino_top
# -- Compiling module clk_rst_gen
# 
# Top level modules:
# 	pulpino_top
# End time: 11:27:07 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/tb.sv "+incdir+../../RTL/rtl/includes" 
# -- Compiling interface jtag_i
# -- Compiling package tb_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:27:07 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:07 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_master.sv 
# -- Compiling interface spi_bus_master
# 
# Top level modules:
# 	--none--
# End time: 11:27:08 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:08 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_slave.sv 
# -- Compiling interface spi_slave
# 
# Top level modules:
# 	--none--
# End time: 11:27:08 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:08 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/uart.sv 
# -- Compiling interface uart_bus
# 
# Top level modules:
# 	--none--
# End time: 11:27:08 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:27:08 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" -timescale 1 ns / 1 ns ../../RTL/tb/i2c_eeprom_model.sv 
# -- Compiling package pkg_i2c_model
# -- Compiling module i2c_buf
# -- Compiling module i2c_model_phy
# -- Importing package pkg_i2c_model
# -- Compiling module i2c_eeprom_model
# 
# Top level modules:
# 	i2c_buf
# 	i2c_eeprom_model
# End time: 11:27:08 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:27:08 on Oct 13,2025, Elapsed time: 38:57:37
# Errors: 0, Warnings: 152
# vsim -vopt -t ns work.tb -voptargs="+acc" 
# Start time: 11:27:08 on Oct 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt9
# Loading sv_std.std
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.jtag_i(fast__2)
# Loading work.uart_bus(fast__1)
# Loading work.spi_slave(fast__1)
# Loading work.i2c_buf(fast)
# Loading work.pkg_i2c_model(fast)
# Loading work.i2c_eeprom_model(fast)
# Loading work.i2c_model_phy(fast)
# Loading work.pulpino_top(fast)
# Loading work.DEBUG_BUS(fast__1)
# Loading work.clk_rst_gen(fast)
# Loading work.cluster_clock_mux2(fast)
# Loading work.rstgen(fast)
# Loading work.core_region(fast)
# Loading work.AXI_BUS(fast__3)
# Loading work.riscv_defines(fast)
# Loading work.apu_core_package(fast)
# Loading work.riscv_core_sv_unit(fast)
# Loading work.riscv_core(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.riscv_if_stage_sv_unit(fast)
# Loading work.riscv_if_stage(fast)
# Loading work.riscv_prefetch_buffer(fast)
# Loading work.riscv_fetch_fifo(fast)
# Loading work.riscv_hwloop_controller(fast)
# Loading work.riscv_compressed_decoder_sv_unit(fast)
# Loading work.riscv_compressed_decoder(fast)
# Loading work.riscv_id_stage_sv_unit(fast)
# Loading work.riscv_id_stage(fast)
# Loading work.riscv_register_file(fast)
# Loading work.riscv_decoder_sv_unit(fast)
# Loading work.riscv_decoder(fast)
# Loading work.riscv_controller_sv_unit(fast)
# Loading work.riscv_controller(fast)
# Loading work.riscv_int_controller_sv_unit(fast)
# Loading work.riscv_int_controller(fast)
# Loading work.riscv_hwloop_regs(fast)
# Loading work.riscv_ex_stage_sv_unit(fast)
# Loading work.riscv_ex_stage(fast)
# Loading work.riscv_alu_sv_unit(fast)
# Loading work.riscv_alu(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div(fast)
# Loading work.riscv_mult_sv_unit(fast)
# Loading work.riscv_mult(fast)
# Loading work.riscv_load_store_unit(fast)
# Loading work.riscv_cs_registers_sv_unit(fast)
# Loading work.riscv_cs_registers(fast)
# Loading work.riscv_debug_unit_sv_unit(fast)
# Loading work.riscv_debug_unit(fast)
# Loading work.core2axi_wrap(fast)
# Loading work.core2axi(fast)
# Loading work.axi_slice_wrap(fast)
# Loading work.axi_slice(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.generic_fifo(fast)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.generic_fifo(fast__1)
# Loading work.axi_r_buffer(fast)
# Loading work.axi_b_buffer(fast)
# Loading work.generic_fifo(fast__2)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap(fast)
# Loading work.sp_ram(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.axi_mem_if_SP_wrap(fast)
# Loading work.axi_mem_if_SP(fast)
# Loading work.axi_aw_buffer(fast__1)
# Loading work.generic_fifo(fast__3)
# Loading work.axi_ar_buffer(fast__1)
# Loading work.axi_w_buffer(fast__1)
# Loading work.generic_fifo(fast__4)
# Loading work.axi_r_buffer(fast__1)
# Loading work.generic_fifo(fast__5)
# Loading work.axi_b_buffer(fast__1)
# Loading work.generic_fifo(fast__6)
# Loading work.axi_write_only_ctrl(fast)
# Loading work.axi_read_only_ctrl(fast)
# Loading work.ram_mux(fast)
# Loading work.axi_mem_if_SP_wrap(fast__1)
# Loading work.axi_mem_if_SP(fast__1)
# Loading work.axi_write_only_ctrl(fast__1)
# Loading work.axi_read_only_ctrl(fast__1)
# Loading work.ram_mux(fast__1)
# Loading work.adv_dbg_if(fast)
# Loading work.adbg_tap_top(fast)
# Loading work.cluster_clock_inverter(fast)
# Loading work.adbg_top(fast)
# Loading work.adbg_axi_module(fast)
# Loading work.adbg_axi_biu(fast)
# Loading work.adbg_crc32(fast)
# Loading work.adbg_or1k_module(fast)
# Loading work.adbg_or1k_status_reg(fast)
# Loading work.adbg_or1k_biu(fast)
# Loading work.peripherals(fast)
# Loading work.APB_BUS(fast__1)
# Loading work.APB_BUS(fast__2)
# Loading work.axi_spi_slave_wrap(fast)
# Loading work.axi_spi_slave(fast)
# Loading work.spi_slave_rx(fast)
# Loading work.spi_slave_tx(fast)
# Loading work.pulp_clock_inverter(fast)
# Loading work.pulp_clock_mux2(fast)
# Loading work.spi_slave_controller(fast)
# Loading work.spi_slave_cmd_parser(fast)
# Loading work.spi_slave_regs(fast)
# Loading work.spi_slave_dc_fifo(fast)
# Loading work.dc_token_ring_fifo_din(fast)
# Loading work.dc_data_buffer(fast)
# Loading work.dc_token_ring(fast)
# Loading work.dc_full_detector(fast)
# Loading work.dc_synchronizer(fast)
# Loading work.dc_token_ring_fifo_dout(fast)
# Loading work.dc_token_ring(fast__1)
# Loading work.dc_synchronizer(fast__1)
# Loading work.spi_slave_axi_plug(fast)
# Loading work.spi_slave_syncro(fast)
# Loading work.axi2apb_wrap(fast)
# Loading work.axi2apb32(fast)
# Loading work.axi_aw_buffer(fast__2)
# Loading work.generic_fifo(fast__7)
# Loading work.axi_ar_buffer(fast__2)
# Loading work.axi_r_buffer(fast__2)
# Loading work.generic_fifo(fast__8)
# Loading work.axi_b_buffer(fast__2)
# Loading work.generic_fifo(fast__9)
# Loading work.periph_bus_wrap(fast)
# Loading work.APB_BUS(fast__4)
# Loading work.apb_node_wrap(fast)
# Loading work.apb_node(fast)
# Loading work.apb_gpio(fast)
# Loading work.apb_spi_master(fast)
# Loading work.spi_master_apb_if(fast)
# Loading work.spi_master_fifo(fast)
# Loading work.spi_master_controller(fast)
# Loading work.spi_master_clkgen(fast)
# Loading work.spi_master_tx(fast)
# Loading work.spi_master_rx(fast)
# Loading work.apb_timer(fast)
# Loading work.timer(fast)
# Loading work.apb_event_unit(fast)
# Loading work.generic_service_unit(fast)
# Loading work.sleep_unit(fast)
# Loading work.apb_i2c(fast)
# Loading work.i2c_master_byte_ctrl(fast)
# Loading work.i2c_master_bit_ctrl(fast)
# Loading work.apb_fll_if(fast)
# Loading work.apb_pulpino(fast)
# Loading work.apb2per(fast)
# Loading work.axi_node_intf_wrap(fast)
# Loading work.axi_node(fast)
# Loading work.axi_request_block(fast)
# Loading work.axi_AR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast)
# Loading work.axi_FanInPrimitive_Req(fast)
# Loading work.axi_RR_Flag_Req(fast)
# Loading work.axi_AW_allocator(fast)
# Loading work.axi_DW_allocator(fast)
# Loading work.generic_fifo(fast__10)
# Loading work.axi_multiplexer(fast)
# Loading work.axi_address_decoder_BW(fast)
# Loading work.axi_address_decoder_BR(fast)
# Loading work.axi_response_block(fast)
# Loading work.axi_BW_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__1)
# Loading work.axi_FanInPrimitive_Req(fast__1)
# Loading work.axi_BR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__2)
# Loading work.axi_FanInPrimitive_Req(fast__2)
# Loading work.axi_address_decoder_AR(fast)
# Loading work.axi_address_decoder_AW(fast)
# Loading work.axi_address_decoder_DW(fast)
# Loading work.generic_fifo(fast__11)
# Loading work.AXI_BUS(fast__1)
# Loading work.AXI_BUS(fast__2)
# Loading work.APB_BUS(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.apb_uart(rtl)#1
# Loading work.slib_input_sync(rtl)#1
# Loading work.slib_input_filter(rtl)#1
# Loading work.uart_interrupt(rtl)#1
# Loading work.slib_edge_detect(rtl)#1
# Loading work.uart_baudgen(rtl)#1
# Loading work.slib_clock_div(rtl)#1
# Loading work.slib_fifo(rtl)#1
# Loading work.slib_fifo(rtl)#2
# Loading work.uart_transmitter(rtl)#1
# Loading work.uart_receiver(rtl)#1
# Loading work.slib_counter(rtl)#1
# Loading work.slib_mv_filter(rtl)#1
# Loading work.slib_input_filter(rtl)#2
# Loading work.jtag_i(fast)
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_init' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_poll' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_TXFF
# Using MEMLOAD method: SPI
# Using      ri5cy core
run -all
# [SPI] Enabling QPI mode
# [adv_dbg_if] AXI4 WRITE         32 burst @1a107008 for           4 bytes.
# [SPI] Loading Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Loading Data RAM
# [SPI] Checking Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Checking Data RAM
#             18029180, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
#             18031860, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
# [            32302740] RX bit: 1
# [            32315540] RX bit: 1
# [            32328340] RX bit: 1
# [            32341140] RX bit: 1
# [            32353940] RX bit: 1
# [            32366740] RX bit: 1
# [            32379540] RX bit: 1
# [            32392340] RX bit: 1
# [            32405140] RX bit: 1
# [            32417940] RX bit: 1
# [            32430740] RX bit: 1
# [            32443540] RX bit: 1
# [            32456340] RX bit: 1
# [            32469140] RX bit: 1
# [            32481940] RX bit: 1
# RX string: Cycle complete                                                                                                                                                                                                                                                  
# [            46547860] RX bit: 1
# [            46560660] RX bit: 1
# [            46573460] RX bit: 1
# [            46586260] RX bit: 1
# [            46599060] RX bit: 1
# [            46611860] RX bit: 1
# [            46624660] RX bit: 1
# [            46637460] RX bit: 1
# [            46650260] RX bit: 1
# [            46663060] RX bit: 1
# [            46675860] RX bit: 1
# [            46688660] RX bit: 1
# [            46701460] RX bit: 1
# [            46714260] RX bit: 1
# [            46727060] RX bit: 1
# RX string: Cycle complete                                                                                                                                                                                                                                                  
# [            60794260] RX bit: 1
# [            60807060] RX bit: 1
# [            60819860] RX bit: 1
# [            60832660] RX bit: 1
# [            60845460] RX bit: 1
# [            60858260] RX bit: 1
# [            60871060] RX bit: 1
# [            60883860] RX bit: 1
# [            60896660] RX bit: 1
# [            60909460] RX bit: 1
# [            60922260] RX bit: 1
# [            60935060] RX bit: 1
# [            60947860] RX bit: 1
# [            60960660] RX bit: 1
# [            60973460] RX bit: 1
# RX string: Cycle complete                                                                                                                                                                                                                                                  
do ../scripts/run_pre_syn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ../../RTL/ips
#   ../../RTL/ips/axi/axi_node/apb_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv  ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv  ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv  ../../RTL/ips/axi/axi_node/axi_multiplexer.sv  ../../RTL/ips/axi/axi_node/axi_node.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv  ../../RTL/ips/axi/axi_node/axi_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_request_block.sv  ../../RTL/ips/axi/axi_node/axi_response_block.sv  ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv  
#   ../../RTL/ips/axi/axi_node/.  
#   ../../RTL/ips/apb/apb_node/apb_node.sv  ../../RTL/ips/apb/apb_node/apb_node_wrap.sv  
#   ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv  
#   ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv  
#   ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv  ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv  ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv  ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv  ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv  
#   ../../RTL/ips/apb/apb_gpio/apb_gpio.sv  
#   ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv  ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv  ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv  
#   ../../RTL/ips/apb/apb_event_unit/./include/  
#   ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/fpu/hdl/fpu_utils/fpu_ff.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpexc.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_add.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_core.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_mult.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_private.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_encoder.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_selector.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/pp_generation.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/wallace.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/aligner.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/CSA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/adders.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/LZA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fmac.sv  
#   ../../RTL/ips/fpu/.  
#   ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv  
#   ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv  
#   ../../RTL/ips/axi/core2axi/core2axi.sv  
#   ../../RTL/ips/apb/apb_timer/apb_timer.sv  ../../RTL/ips/apb/apb_timer/timer.sv  
#   ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv  ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv  ../../RTL/ips/axi/axi2apb/axi2apb.sv  ../../RTL/ips/axi/axi2apb/axi2apb32.sv  
#   ../../RTL/ips/apb/apb_i2c/apb_i2c.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv  
#   ../../RTL/ips/apb/apb_i2c/.  
#   ../../RTL/ips/zero-riscy/zeroriscy_register_file_ff.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/zero-riscy/include/zeroriscy_defines.sv  ../../RTL/ips/zero-riscy/include/zeroriscy_tracer_defines.sv  ../../RTL/ips/zero-riscy/zeroriscy_alu.sv  ../../RTL/ips/zero-riscy/zeroriscy_compressed_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_cs_registers.sv  ../../RTL/ips/zero-riscy/zeroriscy_debug_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_int_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_ex_block.sv  ../../RTL/ips/zero-riscy/zeroriscy_id_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_if_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_load_store_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_slow.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_fast.sv  ../../RTL/ips/zero-riscy/zeroriscy_prefetch_buffer.sv  ../../RTL/ips/zero-riscy/zeroriscy_fetch_fifo.sv  ../../RTL/ips/zero-riscy/zeroriscy_core.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv  ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv  ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v  ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv  ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v  ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v  
#   ../../RTL/ips/riscv/include/apu_core_package.sv  ../../RTL/ips/riscv/include/riscv_defines.sv  ../../RTL/ips/riscv/include/riscv_tracer_defines.sv  ../../RTL/ips/riscv/riscv_alu.sv  ../../RTL/ips/riscv/riscv_alu_basic.sv  ../../RTL/ips/riscv/riscv_alu_div.sv  ../../RTL/ips/riscv/riscv_compressed_decoder.sv  ../../RTL/ips/riscv/riscv_controller.sv  ../../RTL/ips/riscv/riscv_cs_registers.sv  ../../RTL/ips/riscv/riscv_debug_unit.sv  ../../RTL/ips/riscv/riscv_decoder.sv  ../../RTL/ips/riscv/riscv_int_controller.sv  ../../RTL/ips/riscv/riscv_ex_stage.sv  ../../RTL/ips/riscv/riscv_hwloop_controller.sv  ../../RTL/ips/riscv/riscv_hwloop_regs.sv  ../../RTL/ips/riscv/riscv_id_stage.sv  ../../RTL/ips/riscv/riscv_if_stage.sv  ../../RTL/ips/riscv/riscv_load_store_unit.sv  ../../RTL/ips/riscv/riscv_mult.sv  ../../RTL/ips/riscv/riscv_prefetch_buffer.sv  ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv  ../../RTL/ips/riscv/riscv_core.sv  ../../RTL/ips/riscv/riscv_apu_disp.sv  ../../RTL/ips/riscv/riscv_fetch_fifo.sv  ../../RTL/ips/riscv/riscv_L0_buffer.sv  
#   ../../RTL/ips/riscv/include  ../../RTL/ips/riscv/../../rtl/includes  
#   ../../RTL/ips/riscv/riscv_register_file.sv  
#   ../../RTL/ips/riscv/include  
#   ../../RTL/ips/apb/apb_uart/apb_uart.vhd  ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd  ../../RTL/ips/apb/apb_uart/slib_counter.vhd  ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd  ../../RTL/ips/apb/apb_uart/slib_fifo.vhd  ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd  ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd  ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd  ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd  ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd  ../../RTL/ips/apb/apb_uart/uart_receiver.vhd  ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd  
#   ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_slice.sv  ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv  
#   ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv  ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v  ../../RTL/ips/adv_dbg_if/rtl/syncflop.v  ../../RTL/ips/adv_dbg_if/rtl/syncreg.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v  ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv  
#   ../../RTL/ips/adv_dbg_if/rtl  
#   ../../RTL/ips/apb/apb2per/apb2per.sv  
# ../../RTL/rtl
# ../../RTL/ips
#   ../../RTL/rtl/components/pulp_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_inverter.sv  ../../RTL/rtl/components/cluster_clock_mux2.sv  ../../RTL/rtl/components/rstgen.sv  ../../RTL/rtl/components/pulp_clock_inverter.sv  ../../RTL/rtl/components/pulp_clock_mux2.sv  ../../RTL/rtl/components/generic_fifo.sv  ../../RTL/rtl/components/sp_ram.sv  
#   ../../RTL/rtl/axi2apb_wrap.sv  ../../RTL/rtl/periph_bus_wrap.sv  ../../RTL/rtl/core2axi_wrap.sv  ../../RTL/rtl/axi_node_intf_wrap.sv  ../../RTL/rtl/axi_spi_slave_wrap.sv  ../../RTL/rtl/axi_slice_wrap.sv  ../../RTL/rtl/axi_mem_if_SP_wrap.sv  ../../RTL/rtl/core_region.sv  ../../RTL/rtl/instr_ram_wrap.sv  ../../RTL/rtl/sp_ram_wrap.sv  ../../RTL/rtl/boot_code.sv  ../../RTL/rtl/boot_rom_wrap.sv  ../../RTL/rtl/peripherals.sv  ../../RTL/rtl/ram_mux.sv  ../../RTL/rtl/pulpino_top.sv  ../../RTL/rtl/clk_rst_gen.sv  
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:31 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_node/apb_regs_top.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv ../../RTL/ips/axi/axi_node/axi_multiplexer.sv ../../RTL/ips/axi/axi_node/axi_node.sv ../../RTL/ips/axi/axi_node/axi_node_wrap.sv ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv ../../RTL/ips/axi/axi_node/axi_regs_top.sv ../../RTL/ips/axi/axi_node/axi_request_block.sv ../../RTL/ips/axi/axi_node/axi_response_block.sv ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv 
# -- Compiling module apb_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(92): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(93): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(94): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(95): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AR
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(59): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(60): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(61): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AW
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(64): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(65): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(66): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_BR
# -- Compiling module axi_address_decoder_BW
# -- Compiling module axi_address_decoder_DW
# -- Compiling module axi_AR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(56): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(57): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(58): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(59): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(60): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(62): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(63): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(64): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(65): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(66): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_ArbitrationTree
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vlog-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_AW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(56): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(57): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(58): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(59): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(60): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(62): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(63): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(64): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(65): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(66): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(60): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(61): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(62): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(64): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(59): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(60): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(61): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_DW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(60): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(61): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(63): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_FanInPrimitive_Req
# -- Compiling module axi_multiplexer
# ** Warning: ../../RTL/ips/axi/axi_node/axi_multiplexer.sv(49): (vlog-13314) Defaulting port 'IN_DATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(74): (vlog-13314) Defaulting port 'slave_awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(75): (vlog-13314) Defaulting port 'slave_awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(76): (vlog-13314) Defaulting port 'slave_awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(77): (vlog-13314) Defaulting port 'slave_awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(78): (vlog-13314) Defaulting port 'slave_awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(80): (vlog-13314) Defaulting port 'slave_awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(81): (vlog-13314) Defaulting port 'slave_awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(82): (vlog-13314) Defaulting port 'slave_awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(83): (vlog-13314) Defaulting port 'slave_awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(84): (vlog-13314) Defaulting port 'slave_awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(90): (vlog-13314) Defaulting port 'slave_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(91): (vlog-13314) Defaulting port 'slave_wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(93): (vlog-13314) Defaulting port 'slave_wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(109): (vlog-13314) Defaulting port 'slave_arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(110): (vlog-13314) Defaulting port 'slave_araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(111): (vlog-13314) Defaulting port 'slave_arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(112): (vlog-13314) Defaulting port 'slave_arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(113): (vlog-13314) Defaulting port 'slave_arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(115): (vlog-13314) Defaulting port 'slave_arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(116): (vlog-13314) Defaulting port 'slave_arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(117): (vlog-13314) Defaulting port 'slave_arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(118): (vlog-13314) Defaulting port 'slave_aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(119): (vlog-13314) Defaulting port 'slave_arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(168): (vlog-13314) Defaulting port 'master_bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(169): (vlog-13314) Defaulting port 'master_bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(170): (vlog-13314) Defaulting port 'master_buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(195): (vlog-13314) Defaulting port 'master_rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(196): (vlog-13314) Defaulting port 'master_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(197): (vlog-13314) Defaulting port 'master_rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(199): (vlog-13314) Defaulting port 'master_ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(240): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(241): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(242): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(243): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(83): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(84): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(85): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(86): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap_with_slices
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(86): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(87): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(88): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(89): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(132): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(133): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(134): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(135): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_request_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(67): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(68): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(69): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(70): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(71): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(73): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(74): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(75): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(76): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(77): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(83): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(84): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(86): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(93): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(94): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(95): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(96): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(97): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(99): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(100): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(101): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(102): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(103): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_response_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(62): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(63): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(64): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(66): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(71): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(72): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(73): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(123): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(124): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(125): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_RR_Flag_Req
# 
# Top level modules:
# 	apb_regs_top
# 	axi_node_wrap_with_slices
# 	axi_regs_top
# End time: 15:09:31 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 122
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:31 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_node/apb_node.sv ../../RTL/ips/apb/apb_node/apb_node_wrap.sv 
# -- Compiling module apb_node
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(46): (vlog-13314) Defaulting port 'prdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(51): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(52): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module apb_node_wrap
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(40): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(41): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	apb_node_wrap
# End time: 15:09:31 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:31 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv 
# -- Compiling module axi_mem_if_MP_Hybrid_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(46): (vlog-13314) Defaulting port 'CH0_AWID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(47): (vlog-13314) Defaulting port 'CH0_AWADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(48): (vlog-13314) Defaulting port 'CH0_AWLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(49): (vlog-13314) Defaulting port 'CH0_AWSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(50): (vlog-13314) Defaulting port 'CH0_AWBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(52): (vlog-13314) Defaulting port 'CH0_AWCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(53): (vlog-13314) Defaulting port 'CH0_AWPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(54): (vlog-13314) Defaulting port 'CH0_AWREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(55): (vlog-13314) Defaulting port 'CH0_AWUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(56): (vlog-13314) Defaulting port 'CH0_AWQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(62): (vlog-13314) Defaulting port 'CH0_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(63): (vlog-13314) Defaulting port 'CH0_WSTRB_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(65): (vlog-13314) Defaulting port 'CH0_WUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(79): (vlog-13314) Defaulting port 'CH0_ARID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(80): (vlog-13314) Defaulting port 'CH0_ARADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(81): (vlog-13314) Defaulting port 'CH0_ARLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(82): (vlog-13314) Defaulting port 'CH0_ARSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(83): (vlog-13314) Defaulting port 'CH0_ARBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(85): (vlog-13314) Defaulting port 'CH0_ARCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(86): (vlog-13314) Defaulting port 'CH0_ARPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(87): (vlog-13314) Defaulting port 'CH0_ARREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(88): (vlog-13314) Defaulting port 'CH0_ARUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(89): (vlog-13314) Defaulting port 'CH0_ARQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(113): (vlog-13314) Defaulting port 'CH1_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(114): (vlog-13314) Defaulting port 'CH1_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(115): (vlog-13314) Defaulting port 'CH1_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(125): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(124): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_hybr
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(59): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(130): (vlog-13314) Defaulting port 'HP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_SP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv(48): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_read_only_ctrl
# -- Compiling module axi_write_only_ctrl
# 
# Top level modules:
# 	axi_mem_if_MP_Hybrid_multi_bank
# 	axi_mem_if_DP_multi_bank
# 	axi_mem_if_DP_hybr
# 	axi_mem_if_DP
# 	axi_mem_if_SP
# End time: 15:09:31 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 33
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:31 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv 
# -- Compiling module axi_spi_slave
# -- Compiling module spi_slave_axi_plug
# -- Compiling module spi_slave_cmd_parser
# -- Compiling module spi_slave_controller
# -- Compiling module spi_slave_dc_fifo
# -- Compiling module spi_slave_regs
# -- Compiling module spi_slave_rx
# -- Compiling module spi_slave_syncro
# -- Compiling module spi_slave_tx
# 
# Top level modules:
# 	axi_spi_slave
# End time: 15:09:31 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:31 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv 
# -- Compiling module axi_spi_master
# -- Compiling module spi_master_axi_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	axi_spi_master
# End time: 15:09:31 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:31 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv 
# -- Compiling module apb_uart_sv
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module io_generic_fifo
# -- Compiling module uart_interrupt
# ** Warning: ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv(11): (vlog-13233) Design unit "uart_interrupt" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	apb_uart_sv
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_gpio/apb_gpio.sv 
# -- Compiling module apb_gpio
# 
# Top level modules:
# 	apb_gpio
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv "+incdir+../../RTL/ips/apb/apb_event_unit/include" 
# -- Compiling module apb_event_unit
# -- Compiling module generic_service_unit
# -- Compiling module sleep_unit
# 
# Top level modules:
# 	apb_event_unit
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv 
# -- Compiling module apb_spi_master
# -- Compiling module spi_master_apb_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	apb_spi_master
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv 
# -- Compiling module apb_pulpino
# 
# Top level modules:
# 	apb_pulpino
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv 
# -- Compiling module apb_fll_if
# 
# Top level modules:
# 	apb_fll_if
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/core2axi/core2axi.sv 
# -- Compiling module core2axi
# 
# Top level modules:
# 	core2axi
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_timer/apb_timer.sv ../../RTL/ips/apb/apb_timer/timer.sv 
# -- Compiling module apb_timer
# -- Compiling module timer
# 
# Top level modules:
# 	apb_timer
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv ../../RTL/ips/axi/axi2apb/axi2apb.sv ../../RTL/ips/axi/axi2apb/axi2apb32.sv 
# -- Compiling module AXI_2_APB
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(69): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(116): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module AXI_2_APB_32
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv(113): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb
# ** Warning: ../../RTL/ips/axi/axi2apb/axi2apb.sv(68): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb32
# 
# Top level modules:
# 	AXI_2_APB
# 	AXI_2_APB_32
# 	axi2apb
# 	axi2apb32
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_i2c/apb_i2c.sv ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv 
# -- Compiling module apb_i2c
# -- Compiling module i2c_master_bit_ctrl
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	apb_i2c
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v 
# -- Compiling module axi_slice_dc_master
# -- Compiling module axi_slice_dc_slave
# -- Compiling module dc_data_buffer
# -- Compiling module onehot_to_bin
# -- Compiling module dc_full_detector
# -- Compiling module dc_synchronizer
# -- Compiling module dc_token_ring_fifo_din
# -- Compiling module dc_token_ring_fifo_dout
# -- Compiling module dc_token_ring
# 
# Top level modules:
# 	axi_slice_dc_master
# 	axi_slice_dc_slave
# 	onehot_to_bin
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:32 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/include/apu_core_package.sv ../../RTL/ips/riscv/include/riscv_defines.sv ../../RTL/ips/riscv/include/riscv_tracer_defines.sv ../../RTL/ips/riscv/riscv_alu.sv ../../RTL/ips/riscv/riscv_alu_basic.sv ../../RTL/ips/riscv/riscv_alu_div.sv ../../RTL/ips/riscv/riscv_compressed_decoder.sv ../../RTL/ips/riscv/riscv_controller.sv ../../RTL/ips/riscv/riscv_cs_registers.sv ../../RTL/ips/riscv/riscv_debug_unit.sv ../../RTL/ips/riscv/riscv_decoder.sv ../../RTL/ips/riscv/riscv_int_controller.sv ../../RTL/ips/riscv/riscv_ex_stage.sv ../../RTL/ips/riscv/riscv_hwloop_controller.sv ../../RTL/ips/riscv/riscv_hwloop_regs.sv ../../RTL/ips/riscv/riscv_id_stage.sv ../../RTL/ips/riscv/riscv_if_stage.sv ../../RTL/ips/riscv/riscv_load_store_unit.sv ../../RTL/ips/riscv/riscv_mult.sv ../../RTL/ips/riscv/riscv_prefetch_buffer.sv ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv ../../RTL/ips/riscv/riscv_core.sv ../../RTL/ips/riscv/riscv_apu_disp.sv ../../RTL/ips/riscv/riscv_fetch_fifo.sv ../../RTL/ips/riscv/riscv_L0_buffer.sv "+incdir+../../RTL/ips/riscv/include/" 
# -- Compiling package apu_core_package
# -- Compiling package riscv_defines
# -- Compiling package riscv_tracer_defines
# -- Importing package riscv_defines
# -- Compiling package riscv_alu_sv_unit
# -- Compiling module riscv_alu
# -- Compiling module alu_ff
# -- Compiling module alu_popcnt
# -- Compiling package riscv_alu_basic_sv_unit
# -- Compiling module riscv_alu_basic
# -- Compiling module riscv_alu_div
# -- Compiling package riscv_compressed_decoder_sv_unit
# -- Compiling module riscv_compressed_decoder
# -- Compiling package riscv_controller_sv_unit
# -- Compiling module riscv_controller
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_cs_registers_sv_unit
# -- Compiling module riscv_cs_registers
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(217): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(218): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(219): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(220): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(222): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(234): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(236): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(244): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(245): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(247): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(265): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(277): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(278): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(279): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(280): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(282): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(300): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(302): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(307): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(308): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(309): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(329): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(330): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(332): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(333): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(334): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(337): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(338): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(339): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(341): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(345): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(348): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(351): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(355): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(365): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(369): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(372): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(384): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(394): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(401): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(405): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(497): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(498): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(499): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(510): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(524): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(534): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(537): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling package riscv_debug_unit_sv_unit
# -- Compiling module riscv_debug_unit
# -- Compiling package riscv_decoder_sv_unit
# -- Importing package apu_core_package
# -- Compiling module riscv_decoder
# -- Compiling package riscv_int_controller_sv_unit
# -- Compiling module riscv_int_controller
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_ex_stage_sv_unit
# -- Compiling module riscv_ex_stage
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_controller
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(34): (vlog-13314) Defaulting port 'hwlp_start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(35): (vlog-13314) Defaulting port 'hwlp_end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(36): (vlog-13314) Defaulting port 'hwlp_counter_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_regs
# -- Compiling package riscv_id_stage_sv_unit
# -- Compiling module riscv_id_stage
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(815): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(836): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_if_stage_sv_unit
# -- Compiling module riscv_if_stage
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_load_store_unit
# -- Compiling package riscv_mult_sv_unit
# -- Compiling module riscv_mult
# -- Compiling module riscv_prefetch_buffer
# -- Compiling module riscv_prefetch_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv(53): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_core_sv_unit
# -- Compiling module riscv_core
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_apu_disp_sv_unit
# -- Compiling module riscv_apu_disp
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_fetch_fifo
# -- Compiling module riscv_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_L0_buffer.sv(41): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	riscv_alu_basic
# 	riscv_core
# End time: 15:09:32 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 344
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:33 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/riscv_register_file.sv 
# -- Compiling module riscv_register_file
# 
# Top level modules:
# 	riscv_register_file
# End time: 15:09:33 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:33 on Oct 13,2025
# vcom -reportprogress 300 ../../RTL/ips/apb/apb_uart/apb_uart.vhd ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd ../../RTL/ips/apb/apb_uart/slib_counter.vhd ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd ../../RTL/ips/apb/apb_uart/slib_fifo.vhd ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd ../../RTL/ips/apb/apb_uart/uart_receiver.vhd ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apb_uart
# -- Compiling architecture rtl of apb_uart
# -- Compiling entity slib_clock_div
# -- Compiling architecture rtl of slib_clock_div
# -- Compiling entity slib_counter
# -- Compiling architecture rtl of slib_counter
# -- Compiling entity slib_edge_detect
# -- Compiling architecture rtl of slib_edge_detect
# -- Compiling entity slib_fifo
# -- Compiling architecture rtl of slib_fifo
# -- Compiling entity slib_input_filter
# -- Compiling architecture rtl of slib_input_filter
# -- Compiling entity slib_input_sync
# -- Compiling architecture rtl of slib_input_sync
# -- Compiling entity slib_mv_filter
# -- Compiling architecture rtl of slib_mv_filter
# -- Compiling entity uart_baudgen
# -- Compiling architecture rtl of uart_baudgen
# -- Compiling entity uart_interrupt
# -- Compiling architecture rtl of uart_interrupt
# -- Compiling entity uart_receiver
# -- Compiling architecture rtl of uart_receiver
# -- Compiling entity uart_transmitter
# -- Compiling architecture rtl of uart_transmitter
# End time: 15:09:33 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:33 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv ../../RTL/ips/axi/axi_slice/axi_buffer.sv ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv ../../RTL/ips/axi/axi_slice/axi_slice.sv ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv 
# -- Compiling module axi_ar_buffer
# -- Compiling module axi_aw_buffer
# -- Compiling module axi_b_buffer
# -- Compiling module axi_buffer
# -- Compiling module axi_r_buffer
# -- Compiling module axi_slice
# -- Compiling module axi_w_buffer
# 
# Top level modules:
# 	axi_buffer
# 	axi_slice
# End time: 15:09:33 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:33 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v ../../RTL/ips/adv_dbg_if/rtl/syncflop.v ../../RTL/ips/adv_dbg_if/rtl/syncreg.v ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv 
# -- Compiling module adbg_axi_biu
# -- Compiling module adbg_axi_module
# -- Compiling module adbg_lint_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(96): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(112): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(127): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(129): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(134): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(135): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(138): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(140): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(141): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(158): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(160): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(161): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(162): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(163): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(164): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(170): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(172): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(181): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(182): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(183): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(184): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(185): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(186): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(187): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(188): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module adbg_lint_module
# -- Compiling module adbg_crc32
# -- Compiling module adbg_or1k_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv(77): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_module
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv(91): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_status_reg
# -- Compiling module adbg_top
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv(69): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bytefifo
# -- Compiling module syncflop
# -- Compiling module syncreg
# -- Compiling module adbg_tap_top
# -- Compiling module adv_dbg_if
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv(31): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_axionly_top
# -- Compiling module adbg_lintonly_top
# 
# Top level modules:
# 	bytefifo
# 	syncreg
# 	adv_dbg_if
# 	adbg_axionly_top
# 	adbg_lintonly_top
# End time: 15:09:33 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 52
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:33 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb2per/apb2per.sv 
# -- Compiling module apb2per
# 
# Top level modules:
# 	apb2per
# End time: 15:09:33 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:33 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/components/pulp_clock_gating.sv ../../RTL/rtl/components/cluster_clock_gating.sv ../../RTL/rtl/components/cluster_clock_inverter.sv ../../RTL/rtl/components/cluster_clock_mux2.sv ../../RTL/rtl/components/rstgen.sv ../../RTL/rtl/components/pulp_clock_inverter.sv ../../RTL/rtl/components/pulp_clock_mux2.sv ../../RTL/rtl/components/generic_fifo.sv ../../RTL/rtl/components/sp_ram.sv 
# -- Compiling module pulp_clock_gating
# -- Compiling module cluster_clock_gating
# -- Compiling module cluster_clock_inverter
# -- Compiling module cluster_clock_mux2
# -- Compiling module rstgen
# -- Compiling module pulp_clock_inverter
# -- Compiling module pulp_clock_mux2
# -- Compiling module generic_fifo
# -- Compiling module sp_ram
# 
# Top level modules:
# 	pulp_clock_gating
# 	cluster_clock_inverter
# 	cluster_clock_mux2
# 	rstgen
# 	pulp_clock_inverter
# 	pulp_clock_mux2
# 	generic_fifo
# 	sp_ram
# End time: 15:09:34 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:34 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/axi2apb_wrap.sv ../../RTL/rtl/periph_bus_wrap.sv ../../RTL/rtl/core2axi_wrap.sv ../../RTL/rtl/axi_node_intf_wrap.sv ../../RTL/rtl/axi_spi_slave_wrap.sv ../../RTL/rtl/axi_slice_wrap.sv ../../RTL/rtl/axi_mem_if_SP_wrap.sv ../../RTL/rtl/core_region.sv ../../RTL/rtl/instr_ram_wrap.sv ../../RTL/rtl/sp_ram_wrap.sv ../../RTL/rtl/boot_code.sv ../../RTL/rtl/boot_rom_wrap.sv ../../RTL/rtl/peripherals.sv ../../RTL/rtl/ram_mux.sv ../../RTL/rtl/pulpino_top.sv ../../RTL/rtl/clk_rst_gen.sv "+incdir+../../RTL/rtl/includes/" 
# -- Compiling interface AXI_BUS
# -- Compiling module axi2apb_wrap
# -- Compiling interface APB_BUS
# -- Compiling module periph_bus_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core2axi_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core2axi_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_node_intf_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_node_intf_wrap
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(34): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(35): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_spi_slave_wrap
# -- Compiling module axi_slice_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_mem_if_SP_wrap.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_mem_if_SP_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core_region.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core_region
# -- Compiling module instr_ram_wrap
# -- Compiling module sp_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface APB_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(12)
# ** at ../../RTL/rtl/includes//apb_bus.sv(73): (vlog-2275) Existing interface 'APB_BUS' at line 73 will be overwritten.
# -- Compiling interface DEBUG_BUS
# -- Compiling module peripherals
# -- Compiling module ram_mux
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface DEBUG_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(12)
# ** at ../../RTL/rtl/includes//debug_bus.sv(16): (vlog-2275) Existing interface 'DEBUG_BUS' at line 16 will be overwritten.
# -- Compiling module pulpino_top
# -- Compiling module clk_rst_gen
# 
# Top level modules:
# 	pulpino_top
# End time: 15:09:34 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:34 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/tb.sv "+incdir+../../RTL/rtl/includes" 
# -- Compiling interface jtag_i
# -- Compiling package tb_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:09:34 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:34 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_master.sv 
# -- Compiling interface spi_bus_master
# 
# Top level modules:
# 	--none--
# End time: 15:09:34 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:34 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_slave.sv 
# -- Compiling interface spi_slave
# 
# Top level modules:
# 	--none--
# End time: 15:09:34 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:34 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/uart.sv 
# -- Compiling interface uart_bus
# 
# Top level modules:
# 	--none--
# End time: 15:09:34 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:34 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" -timescale 1 ns / 1 ns ../../RTL/tb/i2c_eeprom_model.sv 
# -- Compiling package pkg_i2c_model
# -- Compiling module i2c_buf
# -- Compiling module i2c_model_phy
# -- Importing package pkg_i2c_model
# -- Compiling module i2c_eeprom_model
# 
# Top level modules:
# 	i2c_buf
# 	i2c_eeprom_model
# End time: 15:09:34 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:09:34 on Oct 13,2025, Elapsed time: 3:42:26
# Errors: 0, Warnings: 6
# vsim -vopt -t ns work.tb -voptargs="+acc" 
# Start time: 15:09:34 on Oct 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt9
# Loading sv_std.std
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.jtag_i(fast__2)
# Loading work.uart_bus(fast__1)
# Loading work.spi_slave(fast__1)
# Loading work.i2c_buf(fast)
# Loading work.pkg_i2c_model(fast)
# Loading work.i2c_eeprom_model(fast)
# Loading work.i2c_model_phy(fast)
# Loading work.pulpino_top(fast)
# Loading work.DEBUG_BUS(fast__1)
# Loading work.clk_rst_gen(fast)
# Loading work.cluster_clock_mux2(fast)
# Loading work.rstgen(fast)
# Loading work.core_region(fast)
# Loading work.AXI_BUS(fast__3)
# Loading work.riscv_defines(fast)
# Loading work.apu_core_package(fast)
# Loading work.riscv_core_sv_unit(fast)
# Loading work.riscv_core(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.riscv_if_stage_sv_unit(fast)
# Loading work.riscv_if_stage(fast)
# Loading work.riscv_prefetch_buffer(fast)
# Loading work.riscv_fetch_fifo(fast)
# Loading work.riscv_hwloop_controller(fast)
# Loading work.riscv_compressed_decoder_sv_unit(fast)
# Loading work.riscv_compressed_decoder(fast)
# Loading work.riscv_id_stage_sv_unit(fast)
# Loading work.riscv_id_stage(fast)
# Loading work.riscv_register_file(fast)
# Loading work.riscv_decoder_sv_unit(fast)
# Loading work.riscv_decoder(fast)
# Loading work.riscv_controller_sv_unit(fast)
# Loading work.riscv_controller(fast)
# Loading work.riscv_int_controller_sv_unit(fast)
# Loading work.riscv_int_controller(fast)
# Loading work.riscv_hwloop_regs(fast)
# Loading work.riscv_ex_stage_sv_unit(fast)
# Loading work.riscv_ex_stage(fast)
# Loading work.riscv_alu_sv_unit(fast)
# Loading work.riscv_alu(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div(fast)
# Loading work.riscv_mult_sv_unit(fast)
# Loading work.riscv_mult(fast)
# Loading work.riscv_load_store_unit(fast)
# Loading work.riscv_cs_registers_sv_unit(fast)
# Loading work.riscv_cs_registers(fast)
# Loading work.riscv_debug_unit_sv_unit(fast)
# Loading work.riscv_debug_unit(fast)
# Loading work.core2axi_wrap(fast)
# Loading work.core2axi(fast)
# Loading work.axi_slice_wrap(fast)
# Loading work.axi_slice(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.generic_fifo(fast)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.generic_fifo(fast__1)
# Loading work.axi_r_buffer(fast)
# Loading work.axi_b_buffer(fast)
# Loading work.generic_fifo(fast__2)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap(fast)
# Loading work.sp_ram(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.axi_mem_if_SP_wrap(fast)
# Loading work.axi_mem_if_SP(fast)
# Loading work.axi_aw_buffer(fast__1)
# Loading work.generic_fifo(fast__3)
# Loading work.axi_ar_buffer(fast__1)
# Loading work.axi_w_buffer(fast__1)
# Loading work.generic_fifo(fast__4)
# Loading work.axi_r_buffer(fast__1)
# Loading work.generic_fifo(fast__5)
# Loading work.axi_b_buffer(fast__1)
# Loading work.generic_fifo(fast__6)
# Loading work.axi_write_only_ctrl(fast)
# Loading work.axi_read_only_ctrl(fast)
# Loading work.ram_mux(fast)
# Loading work.axi_mem_if_SP_wrap(fast__1)
# Loading work.axi_mem_if_SP(fast__1)
# Loading work.axi_write_only_ctrl(fast__1)
# Loading work.axi_read_only_ctrl(fast__1)
# Loading work.ram_mux(fast__1)
# Loading work.adv_dbg_if(fast)
# Loading work.adbg_tap_top(fast)
# Loading work.cluster_clock_inverter(fast)
# Loading work.adbg_top(fast)
# Loading work.adbg_axi_module(fast)
# Loading work.adbg_axi_biu(fast)
# Loading work.adbg_crc32(fast)
# Loading work.adbg_or1k_module(fast)
# Loading work.adbg_or1k_status_reg(fast)
# Loading work.adbg_or1k_biu(fast)
# Loading work.peripherals(fast)
# Loading work.APB_BUS(fast__1)
# Loading work.APB_BUS(fast__2)
# Loading work.axi_spi_slave_wrap(fast)
# Loading work.axi_spi_slave(fast)
# Loading work.spi_slave_rx(fast)
# Loading work.spi_slave_tx(fast)
# Loading work.pulp_clock_inverter(fast)
# Loading work.pulp_clock_mux2(fast)
# Loading work.spi_slave_controller(fast)
# Loading work.spi_slave_cmd_parser(fast)
# Loading work.spi_slave_regs(fast)
# Loading work.spi_slave_dc_fifo(fast)
# Loading work.dc_token_ring_fifo_din(fast)
# Loading work.dc_data_buffer(fast)
# Loading work.dc_token_ring(fast)
# Loading work.dc_full_detector(fast)
# Loading work.dc_synchronizer(fast)
# Loading work.dc_token_ring_fifo_dout(fast)
# Loading work.dc_token_ring(fast__1)
# Loading work.dc_synchronizer(fast__1)
# Loading work.spi_slave_axi_plug(fast)
# Loading work.spi_slave_syncro(fast)
# Loading work.axi2apb_wrap(fast)
# Loading work.axi2apb32(fast)
# Loading work.axi_aw_buffer(fast__2)
# Loading work.generic_fifo(fast__7)
# Loading work.axi_ar_buffer(fast__2)
# Loading work.axi_r_buffer(fast__2)
# Loading work.generic_fifo(fast__8)
# Loading work.axi_b_buffer(fast__2)
# Loading work.generic_fifo(fast__9)
# Loading work.periph_bus_wrap(fast)
# Loading work.APB_BUS(fast__4)
# Loading work.apb_node_wrap(fast)
# Loading work.apb_node(fast)
# Loading work.apb_gpio(fast)
# Loading work.apb_spi_master(fast)
# Loading work.spi_master_apb_if(fast)
# Loading work.spi_master_fifo(fast)
# Loading work.spi_master_controller(fast)
# Loading work.spi_master_clkgen(fast)
# Loading work.spi_master_tx(fast)
# Loading work.spi_master_rx(fast)
# Loading work.apb_timer(fast)
# Loading work.timer(fast)
# Loading work.apb_event_unit(fast)
# Loading work.generic_service_unit(fast)
# Loading work.sleep_unit(fast)
# Loading work.apb_i2c(fast)
# Loading work.i2c_master_byte_ctrl(fast)
# Loading work.i2c_master_bit_ctrl(fast)
# Loading work.apb_fll_if(fast)
# Loading work.apb_pulpino(fast)
# Loading work.apb2per(fast)
# Loading work.axi_node_intf_wrap(fast)
# Loading work.axi_node(fast)
# Loading work.axi_request_block(fast)
# Loading work.axi_AR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast)
# Loading work.axi_FanInPrimitive_Req(fast)
# Loading work.axi_RR_Flag_Req(fast)
# Loading work.axi_AW_allocator(fast)
# Loading work.axi_DW_allocator(fast)
# Loading work.generic_fifo(fast__10)
# Loading work.axi_multiplexer(fast)
# Loading work.axi_address_decoder_BW(fast)
# Loading work.axi_address_decoder_BR(fast)
# Loading work.axi_response_block(fast)
# Loading work.axi_BW_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__1)
# Loading work.axi_FanInPrimitive_Req(fast__1)
# Loading work.axi_BR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__2)
# Loading work.axi_FanInPrimitive_Req(fast__2)
# Loading work.axi_address_decoder_AR(fast)
# Loading work.axi_address_decoder_AW(fast)
# Loading work.axi_address_decoder_DW(fast)
# Loading work.generic_fifo(fast__11)
# Loading work.AXI_BUS(fast__1)
# Loading work.AXI_BUS(fast__2)
# Loading work.APB_BUS(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.apb_uart(rtl)#1
# Loading work.slib_input_sync(rtl)#1
# Loading work.slib_input_filter(rtl)#1
# Loading work.uart_interrupt(rtl)#1
# Loading work.slib_edge_detect(rtl)#1
# Loading work.uart_baudgen(rtl)#1
# Loading work.slib_clock_div(rtl)#1
# Loading work.slib_fifo(rtl)#1
# Loading work.slib_fifo(rtl)#2
# Loading work.uart_transmitter(rtl)#1
# Loading work.uart_receiver(rtl)#1
# Loading work.slib_counter(rtl)#1
# Loading work.slib_mv_filter(rtl)#1
# Loading work.slib_input_filter(rtl)#2
# Loading work.jtag_i(fast)
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_init' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_poll' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_TXFF
# Using MEMLOAD method: SPI
# Using      ri5cy core
run -all
# [SPI] Enabling QPI mode
# [adv_dbg_if] AXI4 WRITE         32 burst @1a107008 for           4 bytes.
# [SPI] Loading Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Loading Data RAM
# [SPI] Checking Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Checking Data RAM
#             18029180, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
#             18031860, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
# [            32301660] RX bit: 0
# [            32317020] RX bit: 1
# [            32336220] RX bit: 0
# [            32355420] RX bit: 1
# [            32368860] RX bit: 1
# [            32382300] RX bit: 0
# [            32397660] RX bit: 1
# [            32411100] RX bit: 0
# [            32432220] RX bit: 1
# [            32445660] RX bit: 1
# [            32459100] RX bit: 0
# [            32474460] RX bit: 1
# [            32489820] RX bit: 1
# [            32503260] RX bit: 1
# [            32516700] RX bit: 0
# [            32532060] RX bit: 1
# [            32547420] RX bit: 0
# [            32566620] RX bit: 1
# [            32580060] RX bit: 1
do ../scripts/run_pre_syn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ../../RTL/ips
#   ../../RTL/ips/axi/axi_node/apb_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv  ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv  ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv  ../../RTL/ips/axi/axi_node/axi_multiplexer.sv  ../../RTL/ips/axi/axi_node/axi_node.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv  ../../RTL/ips/axi/axi_node/axi_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_request_block.sv  ../../RTL/ips/axi/axi_node/axi_response_block.sv  ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv  
#   ../../RTL/ips/axi/axi_node/.  
#   ../../RTL/ips/apb/apb_node/apb_node.sv  ../../RTL/ips/apb/apb_node/apb_node_wrap.sv  
#   ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv  
#   ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv  
#   ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv  ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv  ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv  ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv  ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv  
#   ../../RTL/ips/apb/apb_gpio/apb_gpio.sv  
#   ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv  ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv  ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv  
#   ../../RTL/ips/apb/apb_event_unit/./include/  
#   ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/fpu/hdl/fpu_utils/fpu_ff.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpexc.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_add.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_core.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_mult.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_private.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_encoder.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_selector.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/pp_generation.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/wallace.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/aligner.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/CSA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/adders.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/LZA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fmac.sv  
#   ../../RTL/ips/fpu/.  
#   ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv  
#   ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv  
#   ../../RTL/ips/axi/core2axi/core2axi.sv  
#   ../../RTL/ips/apb/apb_timer/apb_timer.sv  ../../RTL/ips/apb/apb_timer/timer.sv  
#   ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv  ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv  ../../RTL/ips/axi/axi2apb/axi2apb.sv  ../../RTL/ips/axi/axi2apb/axi2apb32.sv  
#   ../../RTL/ips/apb/apb_i2c/apb_i2c.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv  
#   ../../RTL/ips/apb/apb_i2c/.  
#   ../../RTL/ips/zero-riscy/zeroriscy_register_file_ff.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/zero-riscy/include/zeroriscy_defines.sv  ../../RTL/ips/zero-riscy/include/zeroriscy_tracer_defines.sv  ../../RTL/ips/zero-riscy/zeroriscy_alu.sv  ../../RTL/ips/zero-riscy/zeroriscy_compressed_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_cs_registers.sv  ../../RTL/ips/zero-riscy/zeroriscy_debug_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_int_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_ex_block.sv  ../../RTL/ips/zero-riscy/zeroriscy_id_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_if_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_load_store_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_slow.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_fast.sv  ../../RTL/ips/zero-riscy/zeroriscy_prefetch_buffer.sv  ../../RTL/ips/zero-riscy/zeroriscy_fetch_fifo.sv  ../../RTL/ips/zero-riscy/zeroriscy_core.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv  ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv  ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v  ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv  ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v  ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v  
#   ../../RTL/ips/riscv/include/apu_core_package.sv  ../../RTL/ips/riscv/include/riscv_defines.sv  ../../RTL/ips/riscv/include/riscv_tracer_defines.sv  ../../RTL/ips/riscv/riscv_alu.sv  ../../RTL/ips/riscv/riscv_alu_basic.sv  ../../RTL/ips/riscv/riscv_alu_div.sv  ../../RTL/ips/riscv/riscv_compressed_decoder.sv  ../../RTL/ips/riscv/riscv_controller.sv  ../../RTL/ips/riscv/riscv_cs_registers.sv  ../../RTL/ips/riscv/riscv_debug_unit.sv  ../../RTL/ips/riscv/riscv_decoder.sv  ../../RTL/ips/riscv/riscv_int_controller.sv  ../../RTL/ips/riscv/riscv_ex_stage.sv  ../../RTL/ips/riscv/riscv_hwloop_controller.sv  ../../RTL/ips/riscv/riscv_hwloop_regs.sv  ../../RTL/ips/riscv/riscv_id_stage.sv  ../../RTL/ips/riscv/riscv_if_stage.sv  ../../RTL/ips/riscv/riscv_load_store_unit.sv  ../../RTL/ips/riscv/riscv_mult.sv  ../../RTL/ips/riscv/riscv_prefetch_buffer.sv  ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv  ../../RTL/ips/riscv/riscv_core.sv  ../../RTL/ips/riscv/riscv_apu_disp.sv  ../../RTL/ips/riscv/riscv_fetch_fifo.sv  ../../RTL/ips/riscv/riscv_L0_buffer.sv  
#   ../../RTL/ips/riscv/include  ../../RTL/ips/riscv/../../rtl/includes  
#   ../../RTL/ips/riscv/riscv_register_file.sv  
#   ../../RTL/ips/riscv/include  
#   ../../RTL/ips/apb/apb_uart/apb_uart.vhd  ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd  ../../RTL/ips/apb/apb_uart/slib_counter.vhd  ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd  ../../RTL/ips/apb/apb_uart/slib_fifo.vhd  ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd  ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd  ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd  ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd  ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd  ../../RTL/ips/apb/apb_uart/uart_receiver.vhd  ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd  
#   ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_slice.sv  ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv  
#   ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv  ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v  ../../RTL/ips/adv_dbg_if/rtl/syncflop.v  ../../RTL/ips/adv_dbg_if/rtl/syncreg.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v  ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv  
#   ../../RTL/ips/adv_dbg_if/rtl  
#   ../../RTL/ips/apb/apb2per/apb2per.sv  
# ../../RTL/rtl
# ../../RTL/ips
#   ../../RTL/rtl/components/pulp_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_inverter.sv  ../../RTL/rtl/components/cluster_clock_mux2.sv  ../../RTL/rtl/components/rstgen.sv  ../../RTL/rtl/components/pulp_clock_inverter.sv  ../../RTL/rtl/components/pulp_clock_mux2.sv  ../../RTL/rtl/components/generic_fifo.sv  ../../RTL/rtl/components/sp_ram.sv  
#   ../../RTL/rtl/axi2apb_wrap.sv  ../../RTL/rtl/periph_bus_wrap.sv  ../../RTL/rtl/core2axi_wrap.sv  ../../RTL/rtl/axi_node_intf_wrap.sv  ../../RTL/rtl/axi_spi_slave_wrap.sv  ../../RTL/rtl/axi_slice_wrap.sv  ../../RTL/rtl/axi_mem_if_SP_wrap.sv  ../../RTL/rtl/core_region.sv  ../../RTL/rtl/instr_ram_wrap.sv  ../../RTL/rtl/sp_ram_wrap.sv  ../../RTL/rtl/boot_code.sv  ../../RTL/rtl/boot_rom_wrap.sv  ../../RTL/rtl/peripherals.sv  ../../RTL/rtl/ram_mux.sv  ../../RTL/rtl/pulpino_top.sv  ../../RTL/rtl/clk_rst_gen.sv  
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:02 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_node/apb_regs_top.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv ../../RTL/ips/axi/axi_node/axi_multiplexer.sv ../../RTL/ips/axi/axi_node/axi_node.sv ../../RTL/ips/axi/axi_node/axi_node_wrap.sv ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv ../../RTL/ips/axi/axi_node/axi_regs_top.sv ../../RTL/ips/axi/axi_node/axi_request_block.sv ../../RTL/ips/axi/axi_node/axi_response_block.sv ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv 
# -- Compiling module apb_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(92): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(93): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(94): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(95): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AR
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(59): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(60): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(61): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AW
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(64): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(65): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(66): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_BR
# -- Compiling module axi_address_decoder_BW
# -- Compiling module axi_address_decoder_DW
# -- Compiling module axi_AR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(56): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(57): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(58): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(59): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(60): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(62): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(63): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(64): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(65): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(66): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_ArbitrationTree
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vlog-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_AW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(56): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(57): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(58): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(59): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(60): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(62): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(63): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(64): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(65): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(66): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(60): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(61): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(62): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(64): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(59): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(60): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(61): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_DW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(60): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(61): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(63): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_FanInPrimitive_Req
# -- Compiling module axi_multiplexer
# ** Warning: ../../RTL/ips/axi/axi_node/axi_multiplexer.sv(49): (vlog-13314) Defaulting port 'IN_DATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(74): (vlog-13314) Defaulting port 'slave_awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(75): (vlog-13314) Defaulting port 'slave_awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(76): (vlog-13314) Defaulting port 'slave_awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(77): (vlog-13314) Defaulting port 'slave_awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(78): (vlog-13314) Defaulting port 'slave_awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(80): (vlog-13314) Defaulting port 'slave_awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(81): (vlog-13314) Defaulting port 'slave_awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(82): (vlog-13314) Defaulting port 'slave_awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(83): (vlog-13314) Defaulting port 'slave_awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(84): (vlog-13314) Defaulting port 'slave_awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(90): (vlog-13314) Defaulting port 'slave_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(91): (vlog-13314) Defaulting port 'slave_wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(93): (vlog-13314) Defaulting port 'slave_wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(109): (vlog-13314) Defaulting port 'slave_arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(110): (vlog-13314) Defaulting port 'slave_araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(111): (vlog-13314) Defaulting port 'slave_arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(112): (vlog-13314) Defaulting port 'slave_arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(113): (vlog-13314) Defaulting port 'slave_arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(115): (vlog-13314) Defaulting port 'slave_arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(116): (vlog-13314) Defaulting port 'slave_arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(117): (vlog-13314) Defaulting port 'slave_arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(118): (vlog-13314) Defaulting port 'slave_aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(119): (vlog-13314) Defaulting port 'slave_arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(168): (vlog-13314) Defaulting port 'master_bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(169): (vlog-13314) Defaulting port 'master_bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(170): (vlog-13314) Defaulting port 'master_buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(195): (vlog-13314) Defaulting port 'master_rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(196): (vlog-13314) Defaulting port 'master_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(197): (vlog-13314) Defaulting port 'master_rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(199): (vlog-13314) Defaulting port 'master_ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(240): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(241): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(242): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(243): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(83): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(84): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(85): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(86): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap_with_slices
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(86): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(87): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(88): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(89): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(132): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(133): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(134): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(135): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_request_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(67): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(68): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(69): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(70): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(71): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(73): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(74): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(75): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(76): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(77): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(83): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(84): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(86): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(93): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(94): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(95): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(96): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(97): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(99): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(100): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(101): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(102): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(103): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_response_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(62): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(63): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(64): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(66): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(71): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(72): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(73): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(123): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(124): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(125): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_RR_Flag_Req
# 
# Top level modules:
# 	apb_regs_top
# 	axi_node_wrap_with_slices
# 	axi_regs_top
# End time: 15:10:02 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 122
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_node/apb_node.sv ../../RTL/ips/apb/apb_node/apb_node_wrap.sv 
# -- Compiling module apb_node
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(46): (vlog-13314) Defaulting port 'prdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(51): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(52): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module apb_node_wrap
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(40): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(41): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	apb_node_wrap
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv 
# -- Compiling module axi_mem_if_MP_Hybrid_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(46): (vlog-13314) Defaulting port 'CH0_AWID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(47): (vlog-13314) Defaulting port 'CH0_AWADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(48): (vlog-13314) Defaulting port 'CH0_AWLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(49): (vlog-13314) Defaulting port 'CH0_AWSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(50): (vlog-13314) Defaulting port 'CH0_AWBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(52): (vlog-13314) Defaulting port 'CH0_AWCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(53): (vlog-13314) Defaulting port 'CH0_AWPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(54): (vlog-13314) Defaulting port 'CH0_AWREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(55): (vlog-13314) Defaulting port 'CH0_AWUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(56): (vlog-13314) Defaulting port 'CH0_AWQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(62): (vlog-13314) Defaulting port 'CH0_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(63): (vlog-13314) Defaulting port 'CH0_WSTRB_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(65): (vlog-13314) Defaulting port 'CH0_WUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(79): (vlog-13314) Defaulting port 'CH0_ARID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(80): (vlog-13314) Defaulting port 'CH0_ARADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(81): (vlog-13314) Defaulting port 'CH0_ARLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(82): (vlog-13314) Defaulting port 'CH0_ARSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(83): (vlog-13314) Defaulting port 'CH0_ARBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(85): (vlog-13314) Defaulting port 'CH0_ARCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(86): (vlog-13314) Defaulting port 'CH0_ARPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(87): (vlog-13314) Defaulting port 'CH0_ARREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(88): (vlog-13314) Defaulting port 'CH0_ARUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(89): (vlog-13314) Defaulting port 'CH0_ARQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(113): (vlog-13314) Defaulting port 'CH1_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(114): (vlog-13314) Defaulting port 'CH1_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(115): (vlog-13314) Defaulting port 'CH1_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(125): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(124): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_hybr
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(59): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(130): (vlog-13314) Defaulting port 'HP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_SP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv(48): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_read_only_ctrl
# -- Compiling module axi_write_only_ctrl
# 
# Top level modules:
# 	axi_mem_if_MP_Hybrid_multi_bank
# 	axi_mem_if_DP_multi_bank
# 	axi_mem_if_DP_hybr
# 	axi_mem_if_DP
# 	axi_mem_if_SP
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 33
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv 
# -- Compiling module axi_spi_slave
# -- Compiling module spi_slave_axi_plug
# -- Compiling module spi_slave_cmd_parser
# -- Compiling module spi_slave_controller
# -- Compiling module spi_slave_dc_fifo
# -- Compiling module spi_slave_regs
# -- Compiling module spi_slave_rx
# -- Compiling module spi_slave_syncro
# -- Compiling module spi_slave_tx
# 
# Top level modules:
# 	axi_spi_slave
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv 
# -- Compiling module axi_spi_master
# -- Compiling module spi_master_axi_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	axi_spi_master
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv 
# -- Compiling module apb_uart_sv
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module io_generic_fifo
# -- Compiling module uart_interrupt
# ** Warning: ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv(11): (vlog-13233) Design unit "uart_interrupt" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	apb_uart_sv
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_gpio/apb_gpio.sv 
# -- Compiling module apb_gpio
# 
# Top level modules:
# 	apb_gpio
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv "+incdir+../../RTL/ips/apb/apb_event_unit/include" 
# -- Compiling module apb_event_unit
# -- Compiling module generic_service_unit
# -- Compiling module sleep_unit
# 
# Top level modules:
# 	apb_event_unit
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv 
# -- Compiling module apb_spi_master
# -- Compiling module spi_master_apb_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	apb_spi_master
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv 
# -- Compiling module apb_pulpino
# 
# Top level modules:
# 	apb_pulpino
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv 
# -- Compiling module apb_fll_if
# 
# Top level modules:
# 	apb_fll_if
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/core2axi/core2axi.sv 
# -- Compiling module core2axi
# 
# Top level modules:
# 	core2axi
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_timer/apb_timer.sv ../../RTL/ips/apb/apb_timer/timer.sv 
# -- Compiling module apb_timer
# -- Compiling module timer
# 
# Top level modules:
# 	apb_timer
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv ../../RTL/ips/axi/axi2apb/axi2apb.sv ../../RTL/ips/axi/axi2apb/axi2apb32.sv 
# -- Compiling module AXI_2_APB
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(69): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(116): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module AXI_2_APB_32
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv(113): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb
# ** Warning: ../../RTL/ips/axi/axi2apb/axi2apb.sv(68): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb32
# 
# Top level modules:
# 	AXI_2_APB
# 	AXI_2_APB_32
# 	axi2apb
# 	axi2apb32
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_i2c/apb_i2c.sv ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv 
# -- Compiling module apb_i2c
# -- Compiling module i2c_master_bit_ctrl
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	apb_i2c
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v 
# -- Compiling module axi_slice_dc_master
# -- Compiling module axi_slice_dc_slave
# -- Compiling module dc_data_buffer
# -- Compiling module onehot_to_bin
# -- Compiling module dc_full_detector
# -- Compiling module dc_synchronizer
# -- Compiling module dc_token_ring_fifo_din
# -- Compiling module dc_token_ring_fifo_dout
# -- Compiling module dc_token_ring
# 
# Top level modules:
# 	axi_slice_dc_master
# 	axi_slice_dc_slave
# 	onehot_to_bin
# End time: 15:10:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:03 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/include/apu_core_package.sv ../../RTL/ips/riscv/include/riscv_defines.sv ../../RTL/ips/riscv/include/riscv_tracer_defines.sv ../../RTL/ips/riscv/riscv_alu.sv ../../RTL/ips/riscv/riscv_alu_basic.sv ../../RTL/ips/riscv/riscv_alu_div.sv ../../RTL/ips/riscv/riscv_compressed_decoder.sv ../../RTL/ips/riscv/riscv_controller.sv ../../RTL/ips/riscv/riscv_cs_registers.sv ../../RTL/ips/riscv/riscv_debug_unit.sv ../../RTL/ips/riscv/riscv_decoder.sv ../../RTL/ips/riscv/riscv_int_controller.sv ../../RTL/ips/riscv/riscv_ex_stage.sv ../../RTL/ips/riscv/riscv_hwloop_controller.sv ../../RTL/ips/riscv/riscv_hwloop_regs.sv ../../RTL/ips/riscv/riscv_id_stage.sv ../../RTL/ips/riscv/riscv_if_stage.sv ../../RTL/ips/riscv/riscv_load_store_unit.sv ../../RTL/ips/riscv/riscv_mult.sv ../../RTL/ips/riscv/riscv_prefetch_buffer.sv ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv ../../RTL/ips/riscv/riscv_core.sv ../../RTL/ips/riscv/riscv_apu_disp.sv ../../RTL/ips/riscv/riscv_fetch_fifo.sv ../../RTL/ips/riscv/riscv_L0_buffer.sv "+incdir+../../RTL/ips/riscv/include/" 
# -- Compiling package apu_core_package
# -- Compiling package riscv_defines
# -- Compiling package riscv_tracer_defines
# -- Importing package riscv_defines
# -- Compiling package riscv_alu_sv_unit
# -- Compiling module riscv_alu
# -- Compiling module alu_ff
# -- Compiling module alu_popcnt
# -- Compiling package riscv_alu_basic_sv_unit
# -- Compiling module riscv_alu_basic
# -- Compiling module riscv_alu_div
# -- Compiling package riscv_compressed_decoder_sv_unit
# -- Compiling module riscv_compressed_decoder
# -- Compiling package riscv_controller_sv_unit
# -- Compiling module riscv_controller
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_cs_registers_sv_unit
# -- Compiling module riscv_cs_registers
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(217): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(218): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(219): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(220): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(222): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(234): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(236): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(244): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(245): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(247): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(265): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(277): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(278): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(279): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(280): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(282): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(300): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(302): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(307): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(308): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(309): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(329): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(330): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(332): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(333): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(334): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(337): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(338): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(339): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(341): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(345): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(348): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(351): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(355): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(365): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(369): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(372): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(384): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(394): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(401): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(405): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(497): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(498): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(499): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(510): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(524): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(534): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(537): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling package riscv_debug_unit_sv_unit
# -- Compiling module riscv_debug_unit
# -- Compiling package riscv_decoder_sv_unit
# -- Importing package apu_core_package
# -- Compiling module riscv_decoder
# -- Compiling package riscv_int_controller_sv_unit
# -- Compiling module riscv_int_controller
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_ex_stage_sv_unit
# -- Compiling module riscv_ex_stage
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_controller
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(34): (vlog-13314) Defaulting port 'hwlp_start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(35): (vlog-13314) Defaulting port 'hwlp_end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(36): (vlog-13314) Defaulting port 'hwlp_counter_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_regs
# -- Compiling package riscv_id_stage_sv_unit
# -- Compiling module riscv_id_stage
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(815): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(836): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_if_stage_sv_unit
# -- Compiling module riscv_if_stage
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_load_store_unit
# -- Compiling package riscv_mult_sv_unit
# -- Compiling module riscv_mult
# -- Compiling module riscv_prefetch_buffer
# -- Compiling module riscv_prefetch_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv(53): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_core_sv_unit
# -- Compiling module riscv_core
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_apu_disp_sv_unit
# -- Compiling module riscv_apu_disp
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_fetch_fifo
# -- Compiling module riscv_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_L0_buffer.sv(41): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	riscv_alu_basic
# 	riscv_core
# End time: 15:10:04 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 344
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:04 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/riscv_register_file.sv 
# -- Compiling module riscv_register_file
# 
# Top level modules:
# 	riscv_register_file
# End time: 15:10:04 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:04 on Oct 13,2025
# vcom -reportprogress 300 ../../RTL/ips/apb/apb_uart/apb_uart.vhd ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd ../../RTL/ips/apb/apb_uart/slib_counter.vhd ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd ../../RTL/ips/apb/apb_uart/slib_fifo.vhd ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd ../../RTL/ips/apb/apb_uart/uart_receiver.vhd ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apb_uart
# -- Compiling architecture rtl of apb_uart
# -- Compiling entity slib_clock_div
# -- Compiling architecture rtl of slib_clock_div
# -- Compiling entity slib_counter
# -- Compiling architecture rtl of slib_counter
# -- Compiling entity slib_edge_detect
# -- Compiling architecture rtl of slib_edge_detect
# -- Compiling entity slib_fifo
# -- Compiling architecture rtl of slib_fifo
# -- Compiling entity slib_input_filter
# -- Compiling architecture rtl of slib_input_filter
# -- Compiling entity slib_input_sync
# -- Compiling architecture rtl of slib_input_sync
# -- Compiling entity slib_mv_filter
# -- Compiling architecture rtl of slib_mv_filter
# -- Compiling entity uart_baudgen
# -- Compiling architecture rtl of uart_baudgen
# -- Compiling entity uart_interrupt
# -- Compiling architecture rtl of uart_interrupt
# -- Compiling entity uart_receiver
# -- Compiling architecture rtl of uart_receiver
# -- Compiling entity uart_transmitter
# -- Compiling architecture rtl of uart_transmitter
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv ../../RTL/ips/axi/axi_slice/axi_buffer.sv ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv ../../RTL/ips/axi/axi_slice/axi_slice.sv ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv 
# -- Compiling module axi_ar_buffer
# -- Compiling module axi_aw_buffer
# -- Compiling module axi_b_buffer
# -- Compiling module axi_buffer
# -- Compiling module axi_r_buffer
# -- Compiling module axi_slice
# -- Compiling module axi_w_buffer
# 
# Top level modules:
# 	axi_buffer
# 	axi_slice
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v ../../RTL/ips/adv_dbg_if/rtl/syncflop.v ../../RTL/ips/adv_dbg_if/rtl/syncreg.v ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv 
# -- Compiling module adbg_axi_biu
# -- Compiling module adbg_axi_module
# -- Compiling module adbg_lint_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(96): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(112): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(127): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(129): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(134): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(135): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(138): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(140): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(141): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(158): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(160): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(161): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(162): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(163): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(164): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(170): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(172): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(181): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(182): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(183): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(184): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(185): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(186): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(187): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(188): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module adbg_lint_module
# -- Compiling module adbg_crc32
# -- Compiling module adbg_or1k_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv(77): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_module
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv(91): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_status_reg
# -- Compiling module adbg_top
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv(69): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bytefifo
# -- Compiling module syncflop
# -- Compiling module syncreg
# -- Compiling module adbg_tap_top
# -- Compiling module adv_dbg_if
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv(31): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_axionly_top
# -- Compiling module adbg_lintonly_top
# 
# Top level modules:
# 	bytefifo
# 	syncreg
# 	adv_dbg_if
# 	adbg_axionly_top
# 	adbg_lintonly_top
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 52
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb2per/apb2per.sv 
# -- Compiling module apb2per
# 
# Top level modules:
# 	apb2per
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/components/pulp_clock_gating.sv ../../RTL/rtl/components/cluster_clock_gating.sv ../../RTL/rtl/components/cluster_clock_inverter.sv ../../RTL/rtl/components/cluster_clock_mux2.sv ../../RTL/rtl/components/rstgen.sv ../../RTL/rtl/components/pulp_clock_inverter.sv ../../RTL/rtl/components/pulp_clock_mux2.sv ../../RTL/rtl/components/generic_fifo.sv ../../RTL/rtl/components/sp_ram.sv 
# -- Compiling module pulp_clock_gating
# -- Compiling module cluster_clock_gating
# -- Compiling module cluster_clock_inverter
# -- Compiling module cluster_clock_mux2
# -- Compiling module rstgen
# -- Compiling module pulp_clock_inverter
# -- Compiling module pulp_clock_mux2
# -- Compiling module generic_fifo
# -- Compiling module sp_ram
# 
# Top level modules:
# 	pulp_clock_gating
# 	cluster_clock_inverter
# 	cluster_clock_mux2
# 	rstgen
# 	pulp_clock_inverter
# 	pulp_clock_mux2
# 	generic_fifo
# 	sp_ram
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/axi2apb_wrap.sv ../../RTL/rtl/periph_bus_wrap.sv ../../RTL/rtl/core2axi_wrap.sv ../../RTL/rtl/axi_node_intf_wrap.sv ../../RTL/rtl/axi_spi_slave_wrap.sv ../../RTL/rtl/axi_slice_wrap.sv ../../RTL/rtl/axi_mem_if_SP_wrap.sv ../../RTL/rtl/core_region.sv ../../RTL/rtl/instr_ram_wrap.sv ../../RTL/rtl/sp_ram_wrap.sv ../../RTL/rtl/boot_code.sv ../../RTL/rtl/boot_rom_wrap.sv ../../RTL/rtl/peripherals.sv ../../RTL/rtl/ram_mux.sv ../../RTL/rtl/pulpino_top.sv ../../RTL/rtl/clk_rst_gen.sv "+incdir+../../RTL/rtl/includes/" 
# -- Compiling interface AXI_BUS
# -- Compiling module axi2apb_wrap
# -- Compiling interface APB_BUS
# -- Compiling module periph_bus_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core2axi_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core2axi_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_node_intf_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_node_intf_wrap
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(34): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(35): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_spi_slave_wrap
# -- Compiling module axi_slice_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_mem_if_SP_wrap.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_mem_if_SP_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core_region.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core_region
# -- Compiling module instr_ram_wrap
# -- Compiling module sp_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface APB_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(12)
# ** at ../../RTL/rtl/includes//apb_bus.sv(73): (vlog-2275) Existing interface 'APB_BUS' at line 73 will be overwritten.
# -- Compiling interface DEBUG_BUS
# -- Compiling module peripherals
# -- Compiling module ram_mux
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface DEBUG_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(12)
# ** at ../../RTL/rtl/includes//debug_bus.sv(16): (vlog-2275) Existing interface 'DEBUG_BUS' at line 16 will be overwritten.
# -- Compiling module pulpino_top
# -- Compiling module clk_rst_gen
# 
# Top level modules:
# 	pulpino_top
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/tb.sv "+incdir+../../RTL/rtl/includes" 
# -- Compiling interface jtag_i
# -- Compiling package tb_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_master.sv 
# -- Compiling interface spi_bus_master
# 
# Top level modules:
# 	--none--
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_slave.sv 
# -- Compiling interface spi_slave
# 
# Top level modules:
# 	--none--
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/uart.sv 
# -- Compiling interface uart_bus
# 
# Top level modules:
# 	--none--
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:05 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" -timescale 1 ns / 1 ns ../../RTL/tb/i2c_eeprom_model.sv 
# -- Compiling package pkg_i2c_model
# -- Compiling module i2c_buf
# -- Compiling module i2c_model_phy
# -- Importing package pkg_i2c_model
# -- Compiling module i2c_eeprom_model
# 
# Top level modules:
# 	i2c_buf
# 	i2c_eeprom_model
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:10:05 on Oct 13,2025, Elapsed time: 0:00:31
# Errors: 0, Warnings: 6
# vsim -vopt -t ns work.tb -voptargs="+acc" 
# Start time: 15:10:05 on Oct 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt9
# Loading sv_std.std
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.jtag_i(fast__2)
# Loading work.uart_bus(fast__1)
# Loading work.spi_slave(fast__1)
# Loading work.i2c_buf(fast)
# Loading work.pkg_i2c_model(fast)
# Loading work.i2c_eeprom_model(fast)
# Loading work.i2c_model_phy(fast)
# Loading work.pulpino_top(fast)
# Loading work.DEBUG_BUS(fast__1)
# Loading work.clk_rst_gen(fast)
# Loading work.cluster_clock_mux2(fast)
# Loading work.rstgen(fast)
# Loading work.core_region(fast)
# Loading work.AXI_BUS(fast__3)
# Loading work.riscv_defines(fast)
# Loading work.apu_core_package(fast)
# Loading work.riscv_core_sv_unit(fast)
# Loading work.riscv_core(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.riscv_if_stage_sv_unit(fast)
# Loading work.riscv_if_stage(fast)
# Loading work.riscv_prefetch_buffer(fast)
# Loading work.riscv_fetch_fifo(fast)
# Loading work.riscv_hwloop_controller(fast)
# Loading work.riscv_compressed_decoder_sv_unit(fast)
# Loading work.riscv_compressed_decoder(fast)
# Loading work.riscv_id_stage_sv_unit(fast)
# Loading work.riscv_id_stage(fast)
# Loading work.riscv_register_file(fast)
# Loading work.riscv_decoder_sv_unit(fast)
# Loading work.riscv_decoder(fast)
# Loading work.riscv_controller_sv_unit(fast)
# Loading work.riscv_controller(fast)
# Loading work.riscv_int_controller_sv_unit(fast)
# Loading work.riscv_int_controller(fast)
# Loading work.riscv_hwloop_regs(fast)
# Loading work.riscv_ex_stage_sv_unit(fast)
# Loading work.riscv_ex_stage(fast)
# Loading work.riscv_alu_sv_unit(fast)
# Loading work.riscv_alu(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div(fast)
# Loading work.riscv_mult_sv_unit(fast)
# Loading work.riscv_mult(fast)
# Loading work.riscv_load_store_unit(fast)
# Loading work.riscv_cs_registers_sv_unit(fast)
# Loading work.riscv_cs_registers(fast)
# Loading work.riscv_debug_unit_sv_unit(fast)
# Loading work.riscv_debug_unit(fast)
# Loading work.core2axi_wrap(fast)
# Loading work.core2axi(fast)
# Loading work.axi_slice_wrap(fast)
# Loading work.axi_slice(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.generic_fifo(fast)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.generic_fifo(fast__1)
# Loading work.axi_r_buffer(fast)
# Loading work.axi_b_buffer(fast)
# Loading work.generic_fifo(fast__2)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap(fast)
# Loading work.sp_ram(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.axi_mem_if_SP_wrap(fast)
# Loading work.axi_mem_if_SP(fast)
# Loading work.axi_aw_buffer(fast__1)
# Loading work.generic_fifo(fast__3)
# Loading work.axi_ar_buffer(fast__1)
# Loading work.axi_w_buffer(fast__1)
# Loading work.generic_fifo(fast__4)
# Loading work.axi_r_buffer(fast__1)
# Loading work.generic_fifo(fast__5)
# Loading work.axi_b_buffer(fast__1)
# Loading work.generic_fifo(fast__6)
# Loading work.axi_write_only_ctrl(fast)
# Loading work.axi_read_only_ctrl(fast)
# Loading work.ram_mux(fast)
# Loading work.axi_mem_if_SP_wrap(fast__1)
# Loading work.axi_mem_if_SP(fast__1)
# Loading work.axi_write_only_ctrl(fast__1)
# Loading work.axi_read_only_ctrl(fast__1)
# Loading work.ram_mux(fast__1)
# Loading work.adv_dbg_if(fast)
# Loading work.adbg_tap_top(fast)
# Loading work.cluster_clock_inverter(fast)
# Loading work.adbg_top(fast)
# Loading work.adbg_axi_module(fast)
# Loading work.adbg_axi_biu(fast)
# Loading work.adbg_crc32(fast)
# Loading work.adbg_or1k_module(fast)
# Loading work.adbg_or1k_status_reg(fast)
# Loading work.adbg_or1k_biu(fast)
# Loading work.peripherals(fast)
# Loading work.APB_BUS(fast__1)
# Loading work.APB_BUS(fast__2)
# Loading work.axi_spi_slave_wrap(fast)
# Loading work.axi_spi_slave(fast)
# Loading work.spi_slave_rx(fast)
# Loading work.spi_slave_tx(fast)
# Loading work.pulp_clock_inverter(fast)
# Loading work.pulp_clock_mux2(fast)
# Loading work.spi_slave_controller(fast)
# Loading work.spi_slave_cmd_parser(fast)
# Loading work.spi_slave_regs(fast)
# Loading work.spi_slave_dc_fifo(fast)
# Loading work.dc_token_ring_fifo_din(fast)
# Loading work.dc_data_buffer(fast)
# Loading work.dc_token_ring(fast)
# Loading work.dc_full_detector(fast)
# Loading work.dc_synchronizer(fast)
# Loading work.dc_token_ring_fifo_dout(fast)
# Loading work.dc_token_ring(fast__1)
# Loading work.dc_synchronizer(fast__1)
# Loading work.spi_slave_axi_plug(fast)
# Loading work.spi_slave_syncro(fast)
# Loading work.axi2apb_wrap(fast)
# Loading work.axi2apb32(fast)
# Loading work.axi_aw_buffer(fast__2)
# Loading work.generic_fifo(fast__7)
# Loading work.axi_ar_buffer(fast__2)
# Loading work.axi_r_buffer(fast__2)
# Loading work.generic_fifo(fast__8)
# Loading work.axi_b_buffer(fast__2)
# Loading work.generic_fifo(fast__9)
# Loading work.periph_bus_wrap(fast)
# Loading work.APB_BUS(fast__4)
# Loading work.apb_node_wrap(fast)
# Loading work.apb_node(fast)
# Loading work.apb_gpio(fast)
# Loading work.apb_spi_master(fast)
# Loading work.spi_master_apb_if(fast)
# Loading work.spi_master_fifo(fast)
# Loading work.spi_master_controller(fast)
# Loading work.spi_master_clkgen(fast)
# Loading work.spi_master_tx(fast)
# Loading work.spi_master_rx(fast)
# Loading work.apb_timer(fast)
# Loading work.timer(fast)
# Loading work.apb_event_unit(fast)
# Loading work.generic_service_unit(fast)
# Loading work.sleep_unit(fast)
# Loading work.apb_i2c(fast)
# Loading work.i2c_master_byte_ctrl(fast)
# Loading work.i2c_master_bit_ctrl(fast)
# Loading work.apb_fll_if(fast)
# Loading work.apb_pulpino(fast)
# Loading work.apb2per(fast)
# Loading work.axi_node_intf_wrap(fast)
# Loading work.axi_node(fast)
# Loading work.axi_request_block(fast)
# Loading work.axi_AR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast)
# Loading work.axi_FanInPrimitive_Req(fast)
# Loading work.axi_RR_Flag_Req(fast)
# Loading work.axi_AW_allocator(fast)
# Loading work.axi_DW_allocator(fast)
# Loading work.generic_fifo(fast__10)
# Loading work.axi_multiplexer(fast)
# Loading work.axi_address_decoder_BW(fast)
# Loading work.axi_address_decoder_BR(fast)
# Loading work.axi_response_block(fast)
# Loading work.axi_BW_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__1)
# Loading work.axi_FanInPrimitive_Req(fast__1)
# Loading work.axi_BR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__2)
# Loading work.axi_FanInPrimitive_Req(fast__2)
# Loading work.axi_address_decoder_AR(fast)
# Loading work.axi_address_decoder_AW(fast)
# Loading work.axi_address_decoder_DW(fast)
# Loading work.generic_fifo(fast__11)
# Loading work.AXI_BUS(fast__1)
# Loading work.AXI_BUS(fast__2)
# Loading work.APB_BUS(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.apb_uart(rtl)#1
# Loading work.slib_input_sync(rtl)#1
# Loading work.slib_input_filter(rtl)#1
# Loading work.uart_interrupt(rtl)#1
# Loading work.slib_edge_detect(rtl)#1
# Loading work.uart_baudgen(rtl)#1
# Loading work.slib_clock_div(rtl)#1
# Loading work.slib_fifo(rtl)#1
# Loading work.slib_fifo(rtl)#2
# Loading work.uart_transmitter(rtl)#1
# Loading work.uart_receiver(rtl)#1
# Loading work.slib_counter(rtl)#1
# Loading work.slib_mv_filter(rtl)#1
# Loading work.slib_input_filter(rtl)#2
# Loading work.jtag_i(fast)
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_init' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_poll' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_TXFF
# Using MEMLOAD method: SPI
# Using      ri5cy core
run -all
# [SPI] Enabling QPI mode
# [adv_dbg_if] AXI4 WRITE         32 burst @1a107008 for           4 bytes.
# [SPI] Loading Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Loading Data RAM
# [SPI] Checking Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Checking Data RAM
#             18029180, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
#             18031860, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
# [            32301660] RX bit: 0
# [            32317020] RX bit: 1
# [            32336220] RX bit: 0
# [            32355420] RX bit: 1
# [            32368860] RX bit: 1
# [            32382300] RX bit: 0
# [            32397660] RX bit: 1
# [            32411100] RX bit: 0
# [            32432220] RX bit: 1
# [            32445660] RX bit: 1
# [            32459100] RX bit: 0
# [            32474460] RX bit: 1
# [            32489820] RX bit: 1
# [            32503260] RX bit: 1
# [            32516700] RX bit: 0
# [            32532060] RX bit: 1
# [            32547420] RX bit: 0
# [            32566620] RX bit: 1
# [            32580060] RX bit: 1
# [            46548060] RX bit: 0
# [            46563420] RX bit: 1
# [            46582620] RX bit: 0
# [            46601820] RX bit: 1
# [            46615260] RX bit: 1
# [            46628700] RX bit: 0
# [            46644060] RX bit: 1
# [            46657500] RX bit: 0
# [            46678620] RX bit: 1
# [            46692060] RX bit: 1
# [            46705500] RX bit: 0
# [            46720860] RX bit: 1
# [            46736220] RX bit: 1
# [            46749660] RX bit: 1
# [            46763100] RX bit: 0
# [            46778460] RX bit: 1
# [            46793820] RX bit: 0
# [            46813020] RX bit: 1
# [            46826460] RX bit: 1
do ../scripts/run_pre_syn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ../../RTL/ips
#   ../../RTL/ips/axi/axi_node/apb_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv  ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv  ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv  ../../RTL/ips/axi/axi_node/axi_multiplexer.sv  ../../RTL/ips/axi/axi_node/axi_node.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv  ../../RTL/ips/axi/axi_node/axi_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_request_block.sv  ../../RTL/ips/axi/axi_node/axi_response_block.sv  ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv  
#   ../../RTL/ips/axi/axi_node/.  
#   ../../RTL/ips/apb/apb_node/apb_node.sv  ../../RTL/ips/apb/apb_node/apb_node_wrap.sv  
#   ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv  
#   ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv  
#   ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv  ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv  ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv  ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv  ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv  
#   ../../RTL/ips/apb/apb_gpio/apb_gpio.sv  
#   ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv  ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv  ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv  
#   ../../RTL/ips/apb/apb_event_unit/./include/  
#   ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/fpu/hdl/fpu_utils/fpu_ff.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpexc.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_add.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_core.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_mult.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_private.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_encoder.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_selector.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/pp_generation.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/wallace.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/aligner.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/CSA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/adders.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/LZA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fmac.sv  
#   ../../RTL/ips/fpu/.  
#   ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv  
#   ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv  
#   ../../RTL/ips/axi/core2axi/core2axi.sv  
#   ../../RTL/ips/apb/apb_timer/apb_timer.sv  ../../RTL/ips/apb/apb_timer/timer.sv  
#   ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv  ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv  ../../RTL/ips/axi/axi2apb/axi2apb.sv  ../../RTL/ips/axi/axi2apb/axi2apb32.sv  
#   ../../RTL/ips/apb/apb_i2c/apb_i2c.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv  
#   ../../RTL/ips/apb/apb_i2c/.  
#   ../../RTL/ips/zero-riscy/zeroriscy_register_file_ff.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/zero-riscy/include/zeroriscy_defines.sv  ../../RTL/ips/zero-riscy/include/zeroriscy_tracer_defines.sv  ../../RTL/ips/zero-riscy/zeroriscy_alu.sv  ../../RTL/ips/zero-riscy/zeroriscy_compressed_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_cs_registers.sv  ../../RTL/ips/zero-riscy/zeroriscy_debug_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_int_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_ex_block.sv  ../../RTL/ips/zero-riscy/zeroriscy_id_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_if_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_load_store_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_slow.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_fast.sv  ../../RTL/ips/zero-riscy/zeroriscy_prefetch_buffer.sv  ../../RTL/ips/zero-riscy/zeroriscy_fetch_fifo.sv  ../../RTL/ips/zero-riscy/zeroriscy_core.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv  ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv  ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v  ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv  ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v  ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v  
#   ../../RTL/ips/riscv/include/apu_core_package.sv  ../../RTL/ips/riscv/include/riscv_defines.sv  ../../RTL/ips/riscv/include/riscv_tracer_defines.sv  ../../RTL/ips/riscv/riscv_alu.sv  ../../RTL/ips/riscv/riscv_alu_basic.sv  ../../RTL/ips/riscv/riscv_alu_div.sv  ../../RTL/ips/riscv/riscv_compressed_decoder.sv  ../../RTL/ips/riscv/riscv_controller.sv  ../../RTL/ips/riscv/riscv_cs_registers.sv  ../../RTL/ips/riscv/riscv_debug_unit.sv  ../../RTL/ips/riscv/riscv_decoder.sv  ../../RTL/ips/riscv/riscv_int_controller.sv  ../../RTL/ips/riscv/riscv_ex_stage.sv  ../../RTL/ips/riscv/riscv_hwloop_controller.sv  ../../RTL/ips/riscv/riscv_hwloop_regs.sv  ../../RTL/ips/riscv/riscv_id_stage.sv  ../../RTL/ips/riscv/riscv_if_stage.sv  ../../RTL/ips/riscv/riscv_load_store_unit.sv  ../../RTL/ips/riscv/riscv_mult.sv  ../../RTL/ips/riscv/riscv_prefetch_buffer.sv  ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv  ../../RTL/ips/riscv/riscv_core.sv  ../../RTL/ips/riscv/riscv_apu_disp.sv  ../../RTL/ips/riscv/riscv_fetch_fifo.sv  ../../RTL/ips/riscv/riscv_L0_buffer.sv  
#   ../../RTL/ips/riscv/include  ../../RTL/ips/riscv/../../rtl/includes  
#   ../../RTL/ips/riscv/riscv_register_file.sv  
#   ../../RTL/ips/riscv/include  
#   ../../RTL/ips/apb/apb_uart/apb_uart.vhd  ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd  ../../RTL/ips/apb/apb_uart/slib_counter.vhd  ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd  ../../RTL/ips/apb/apb_uart/slib_fifo.vhd  ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd  ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd  ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd  ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd  ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd  ../../RTL/ips/apb/apb_uart/uart_receiver.vhd  ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd  
#   ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_slice.sv  ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv  
#   ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv  ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v  ../../RTL/ips/adv_dbg_if/rtl/syncflop.v  ../../RTL/ips/adv_dbg_if/rtl/syncreg.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v  ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv  
#   ../../RTL/ips/adv_dbg_if/rtl  
#   ../../RTL/ips/apb/apb2per/apb2per.sv  
# ../../RTL/rtl
# ../../RTL/ips
#   ../../RTL/rtl/components/pulp_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_inverter.sv  ../../RTL/rtl/components/cluster_clock_mux2.sv  ../../RTL/rtl/components/rstgen.sv  ../../RTL/rtl/components/pulp_clock_inverter.sv  ../../RTL/rtl/components/pulp_clock_mux2.sv  ../../RTL/rtl/components/generic_fifo.sv  ../../RTL/rtl/components/sp_ram.sv  
#   ../../RTL/rtl/axi2apb_wrap.sv  ../../RTL/rtl/periph_bus_wrap.sv  ../../RTL/rtl/core2axi_wrap.sv  ../../RTL/rtl/axi_node_intf_wrap.sv  ../../RTL/rtl/axi_spi_slave_wrap.sv  ../../RTL/rtl/axi_slice_wrap.sv  ../../RTL/rtl/axi_mem_if_SP_wrap.sv  ../../RTL/rtl/core_region.sv  ../../RTL/rtl/instr_ram_wrap.sv  ../../RTL/rtl/sp_ram_wrap.sv  ../../RTL/rtl/boot_code.sv  ../../RTL/rtl/boot_rom_wrap.sv  ../../RTL/rtl/peripherals.sv  ../../RTL/rtl/ram_mux.sv  ../../RTL/rtl/pulpino_top.sv  ../../RTL/rtl/clk_rst_gen.sv  
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:44 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_node/apb_regs_top.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv ../../RTL/ips/axi/axi_node/axi_multiplexer.sv ../../RTL/ips/axi/axi_node/axi_node.sv ../../RTL/ips/axi/axi_node/axi_node_wrap.sv ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv ../../RTL/ips/axi/axi_node/axi_regs_top.sv ../../RTL/ips/axi/axi_node/axi_request_block.sv ../../RTL/ips/axi/axi_node/axi_response_block.sv ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv 
# -- Compiling module apb_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(92): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(93): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(94): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(95): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AR
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(59): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(60): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(61): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AW
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(64): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(65): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(66): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_BR
# -- Compiling module axi_address_decoder_BW
# -- Compiling module axi_address_decoder_DW
# -- Compiling module axi_AR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(56): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(57): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(58): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(59): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(60): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(62): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(63): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(64): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(65): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(66): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_ArbitrationTree
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vlog-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_AW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(56): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(57): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(58): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(59): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(60): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(62): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(63): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(64): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(65): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(66): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(60): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(61): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(62): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(64): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(59): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(60): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(61): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_DW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(60): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(61): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(63): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_FanInPrimitive_Req
# -- Compiling module axi_multiplexer
# ** Warning: ../../RTL/ips/axi/axi_node/axi_multiplexer.sv(49): (vlog-13314) Defaulting port 'IN_DATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(74): (vlog-13314) Defaulting port 'slave_awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(75): (vlog-13314) Defaulting port 'slave_awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(76): (vlog-13314) Defaulting port 'slave_awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(77): (vlog-13314) Defaulting port 'slave_awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(78): (vlog-13314) Defaulting port 'slave_awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(80): (vlog-13314) Defaulting port 'slave_awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(81): (vlog-13314) Defaulting port 'slave_awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(82): (vlog-13314) Defaulting port 'slave_awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(83): (vlog-13314) Defaulting port 'slave_awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(84): (vlog-13314) Defaulting port 'slave_awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(90): (vlog-13314) Defaulting port 'slave_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(91): (vlog-13314) Defaulting port 'slave_wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(93): (vlog-13314) Defaulting port 'slave_wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(109): (vlog-13314) Defaulting port 'slave_arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(110): (vlog-13314) Defaulting port 'slave_araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(111): (vlog-13314) Defaulting port 'slave_arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(112): (vlog-13314) Defaulting port 'slave_arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(113): (vlog-13314) Defaulting port 'slave_arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(115): (vlog-13314) Defaulting port 'slave_arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(116): (vlog-13314) Defaulting port 'slave_arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(117): (vlog-13314) Defaulting port 'slave_arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(118): (vlog-13314) Defaulting port 'slave_aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(119): (vlog-13314) Defaulting port 'slave_arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(168): (vlog-13314) Defaulting port 'master_bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(169): (vlog-13314) Defaulting port 'master_bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(170): (vlog-13314) Defaulting port 'master_buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(195): (vlog-13314) Defaulting port 'master_rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(196): (vlog-13314) Defaulting port 'master_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(197): (vlog-13314) Defaulting port 'master_rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(199): (vlog-13314) Defaulting port 'master_ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(240): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(241): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(242): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(243): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(83): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(84): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(85): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(86): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap_with_slices
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(86): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(87): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(88): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(89): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(132): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(133): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(134): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(135): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_request_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(67): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(68): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(69): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(70): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(71): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(73): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(74): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(75): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(76): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(77): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(83): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(84): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(86): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(93): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(94): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(95): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(96): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(97): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(99): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(100): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(101): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(102): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(103): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_response_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(62): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(63): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(64): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(66): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(71): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(72): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(73): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(123): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(124): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(125): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_RR_Flag_Req
# 
# Top level modules:
# 	apb_regs_top
# 	axi_node_wrap_with_slices
# 	axi_regs_top
# End time: 15:10:44 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 122
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_node/apb_node.sv ../../RTL/ips/apb/apb_node/apb_node_wrap.sv 
# -- Compiling module apb_node
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(46): (vlog-13314) Defaulting port 'prdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(51): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(52): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module apb_node_wrap
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(40): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(41): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	apb_node_wrap
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv 
# -- Compiling module axi_mem_if_MP_Hybrid_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(46): (vlog-13314) Defaulting port 'CH0_AWID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(47): (vlog-13314) Defaulting port 'CH0_AWADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(48): (vlog-13314) Defaulting port 'CH0_AWLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(49): (vlog-13314) Defaulting port 'CH0_AWSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(50): (vlog-13314) Defaulting port 'CH0_AWBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(52): (vlog-13314) Defaulting port 'CH0_AWCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(53): (vlog-13314) Defaulting port 'CH0_AWPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(54): (vlog-13314) Defaulting port 'CH0_AWREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(55): (vlog-13314) Defaulting port 'CH0_AWUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(56): (vlog-13314) Defaulting port 'CH0_AWQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(62): (vlog-13314) Defaulting port 'CH0_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(63): (vlog-13314) Defaulting port 'CH0_WSTRB_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(65): (vlog-13314) Defaulting port 'CH0_WUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(79): (vlog-13314) Defaulting port 'CH0_ARID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(80): (vlog-13314) Defaulting port 'CH0_ARADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(81): (vlog-13314) Defaulting port 'CH0_ARLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(82): (vlog-13314) Defaulting port 'CH0_ARSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(83): (vlog-13314) Defaulting port 'CH0_ARBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(85): (vlog-13314) Defaulting port 'CH0_ARCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(86): (vlog-13314) Defaulting port 'CH0_ARPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(87): (vlog-13314) Defaulting port 'CH0_ARREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(88): (vlog-13314) Defaulting port 'CH0_ARUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(89): (vlog-13314) Defaulting port 'CH0_ARQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(113): (vlog-13314) Defaulting port 'CH1_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(114): (vlog-13314) Defaulting port 'CH1_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(115): (vlog-13314) Defaulting port 'CH1_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(125): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(124): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_hybr
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(59): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(130): (vlog-13314) Defaulting port 'HP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_SP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv(48): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_read_only_ctrl
# -- Compiling module axi_write_only_ctrl
# 
# Top level modules:
# 	axi_mem_if_MP_Hybrid_multi_bank
# 	axi_mem_if_DP_multi_bank
# 	axi_mem_if_DP_hybr
# 	axi_mem_if_DP
# 	axi_mem_if_SP
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 33
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv 
# -- Compiling module axi_spi_slave
# -- Compiling module spi_slave_axi_plug
# -- Compiling module spi_slave_cmd_parser
# -- Compiling module spi_slave_controller
# -- Compiling module spi_slave_dc_fifo
# -- Compiling module spi_slave_regs
# -- Compiling module spi_slave_rx
# -- Compiling module spi_slave_syncro
# -- Compiling module spi_slave_tx
# 
# Top level modules:
# 	axi_spi_slave
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv 
# -- Compiling module axi_spi_master
# -- Compiling module spi_master_axi_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	axi_spi_master
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv 
# -- Compiling module apb_uart_sv
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module io_generic_fifo
# -- Compiling module uart_interrupt
# ** Warning: ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv(11): (vlog-13233) Design unit "uart_interrupt" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	apb_uart_sv
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_gpio/apb_gpio.sv 
# -- Compiling module apb_gpio
# 
# Top level modules:
# 	apb_gpio
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv "+incdir+../../RTL/ips/apb/apb_event_unit/include" 
# -- Compiling module apb_event_unit
# -- Compiling module generic_service_unit
# -- Compiling module sleep_unit
# 
# Top level modules:
# 	apb_event_unit
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv 
# -- Compiling module apb_spi_master
# -- Compiling module spi_master_apb_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	apb_spi_master
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv 
# -- Compiling module apb_pulpino
# 
# Top level modules:
# 	apb_pulpino
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv 
# -- Compiling module apb_fll_if
# 
# Top level modules:
# 	apb_fll_if
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/core2axi/core2axi.sv 
# -- Compiling module core2axi
# 
# Top level modules:
# 	core2axi
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_timer/apb_timer.sv ../../RTL/ips/apb/apb_timer/timer.sv 
# -- Compiling module apb_timer
# -- Compiling module timer
# 
# Top level modules:
# 	apb_timer
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv ../../RTL/ips/axi/axi2apb/axi2apb.sv ../../RTL/ips/axi/axi2apb/axi2apb32.sv 
# -- Compiling module AXI_2_APB
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(69): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(116): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module AXI_2_APB_32
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv(113): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb
# ** Warning: ../../RTL/ips/axi/axi2apb/axi2apb.sv(68): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb32
# 
# Top level modules:
# 	AXI_2_APB
# 	AXI_2_APB_32
# 	axi2apb
# 	axi2apb32
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_i2c/apb_i2c.sv ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv 
# -- Compiling module apb_i2c
# -- Compiling module i2c_master_bit_ctrl
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	apb_i2c
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v 
# -- Compiling module axi_slice_dc_master
# -- Compiling module axi_slice_dc_slave
# -- Compiling module dc_data_buffer
# -- Compiling module onehot_to_bin
# -- Compiling module dc_full_detector
# -- Compiling module dc_synchronizer
# -- Compiling module dc_token_ring_fifo_din
# -- Compiling module dc_token_ring_fifo_dout
# -- Compiling module dc_token_ring
# 
# Top level modules:
# 	axi_slice_dc_master
# 	axi_slice_dc_slave
# 	onehot_to_bin
# End time: 15:10:45 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:45 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/include/apu_core_package.sv ../../RTL/ips/riscv/include/riscv_defines.sv ../../RTL/ips/riscv/include/riscv_tracer_defines.sv ../../RTL/ips/riscv/riscv_alu.sv ../../RTL/ips/riscv/riscv_alu_basic.sv ../../RTL/ips/riscv/riscv_alu_div.sv ../../RTL/ips/riscv/riscv_compressed_decoder.sv ../../RTL/ips/riscv/riscv_controller.sv ../../RTL/ips/riscv/riscv_cs_registers.sv ../../RTL/ips/riscv/riscv_debug_unit.sv ../../RTL/ips/riscv/riscv_decoder.sv ../../RTL/ips/riscv/riscv_int_controller.sv ../../RTL/ips/riscv/riscv_ex_stage.sv ../../RTL/ips/riscv/riscv_hwloop_controller.sv ../../RTL/ips/riscv/riscv_hwloop_regs.sv ../../RTL/ips/riscv/riscv_id_stage.sv ../../RTL/ips/riscv/riscv_if_stage.sv ../../RTL/ips/riscv/riscv_load_store_unit.sv ../../RTL/ips/riscv/riscv_mult.sv ../../RTL/ips/riscv/riscv_prefetch_buffer.sv ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv ../../RTL/ips/riscv/riscv_core.sv ../../RTL/ips/riscv/riscv_apu_disp.sv ../../RTL/ips/riscv/riscv_fetch_fifo.sv ../../RTL/ips/riscv/riscv_L0_buffer.sv "+incdir+../../RTL/ips/riscv/include/" 
# -- Compiling package apu_core_package
# -- Compiling package riscv_defines
# -- Compiling package riscv_tracer_defines
# -- Importing package riscv_defines
# -- Compiling package riscv_alu_sv_unit
# -- Compiling module riscv_alu
# -- Compiling module alu_ff
# -- Compiling module alu_popcnt
# -- Compiling package riscv_alu_basic_sv_unit
# -- Compiling module riscv_alu_basic
# -- Compiling module riscv_alu_div
# -- Compiling package riscv_compressed_decoder_sv_unit
# -- Compiling module riscv_compressed_decoder
# -- Compiling package riscv_controller_sv_unit
# -- Compiling module riscv_controller
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_cs_registers_sv_unit
# -- Compiling module riscv_cs_registers
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(217): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(218): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(219): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(220): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(222): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(234): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(236): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(244): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(245): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(247): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(265): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(277): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(278): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(279): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(280): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(282): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(300): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(302): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(307): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(308): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(309): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(329): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(330): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(332): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(333): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(334): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(337): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(338): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(339): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(341): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(345): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(348): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(351): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(355): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(365): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(369): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(372): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(384): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(394): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(401): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(405): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(497): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(498): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(499): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(510): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(524): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(534): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(537): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling package riscv_debug_unit_sv_unit
# -- Compiling module riscv_debug_unit
# -- Compiling package riscv_decoder_sv_unit
# -- Importing package apu_core_package
# -- Compiling module riscv_decoder
# -- Compiling package riscv_int_controller_sv_unit
# -- Compiling module riscv_int_controller
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_ex_stage_sv_unit
# -- Compiling module riscv_ex_stage
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_controller
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(34): (vlog-13314) Defaulting port 'hwlp_start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(35): (vlog-13314) Defaulting port 'hwlp_end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(36): (vlog-13314) Defaulting port 'hwlp_counter_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_regs
# -- Compiling package riscv_id_stage_sv_unit
# -- Compiling module riscv_id_stage
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(815): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(836): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_if_stage_sv_unit
# -- Compiling module riscv_if_stage
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_load_store_unit
# -- Compiling package riscv_mult_sv_unit
# -- Compiling module riscv_mult
# -- Compiling module riscv_prefetch_buffer
# -- Compiling module riscv_prefetch_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv(53): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_core_sv_unit
# -- Compiling module riscv_core
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_apu_disp_sv_unit
# -- Compiling module riscv_apu_disp
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_fetch_fifo
# -- Compiling module riscv_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_L0_buffer.sv(41): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	riscv_alu_basic
# 	riscv_core
# End time: 15:10:46 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 344
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:46 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/riscv_register_file.sv 
# -- Compiling module riscv_register_file
# 
# Top level modules:
# 	riscv_register_file
# End time: 15:10:46 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:46 on Oct 13,2025
# vcom -reportprogress 300 ../../RTL/ips/apb/apb_uart/apb_uart.vhd ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd ../../RTL/ips/apb/apb_uart/slib_counter.vhd ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd ../../RTL/ips/apb/apb_uart/slib_fifo.vhd ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd ../../RTL/ips/apb/apb_uart/uart_receiver.vhd ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apb_uart
# -- Compiling architecture rtl of apb_uart
# -- Compiling entity slib_clock_div
# -- Compiling architecture rtl of slib_clock_div
# -- Compiling entity slib_counter
# -- Compiling architecture rtl of slib_counter
# -- Compiling entity slib_edge_detect
# -- Compiling architecture rtl of slib_edge_detect
# -- Compiling entity slib_fifo
# -- Compiling architecture rtl of slib_fifo
# -- Compiling entity slib_input_filter
# -- Compiling architecture rtl of slib_input_filter
# -- Compiling entity slib_input_sync
# -- Compiling architecture rtl of slib_input_sync
# -- Compiling entity slib_mv_filter
# -- Compiling architecture rtl of slib_mv_filter
# -- Compiling entity uart_baudgen
# -- Compiling architecture rtl of uart_baudgen
# -- Compiling entity uart_interrupt
# -- Compiling architecture rtl of uart_interrupt
# -- Compiling entity uart_receiver
# -- Compiling architecture rtl of uart_receiver
# -- Compiling entity uart_transmitter
# -- Compiling architecture rtl of uart_transmitter
# End time: 15:10:46 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:46 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv ../../RTL/ips/axi/axi_slice/axi_buffer.sv ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv ../../RTL/ips/axi/axi_slice/axi_slice.sv ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv 
# -- Compiling module axi_ar_buffer
# -- Compiling module axi_aw_buffer
# -- Compiling module axi_b_buffer
# -- Compiling module axi_buffer
# -- Compiling module axi_r_buffer
# -- Compiling module axi_slice
# -- Compiling module axi_w_buffer
# 
# Top level modules:
# 	axi_buffer
# 	axi_slice
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v ../../RTL/ips/adv_dbg_if/rtl/syncflop.v ../../RTL/ips/adv_dbg_if/rtl/syncreg.v ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv 
# -- Compiling module adbg_axi_biu
# -- Compiling module adbg_axi_module
# -- Compiling module adbg_lint_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(96): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(112): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(127): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(129): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(134): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(135): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(138): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(140): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(141): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(158): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(160): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(161): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(162): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(163): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(164): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(170): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(172): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(181): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(182): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(183): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(184): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(185): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(186): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(187): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(188): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module adbg_lint_module
# -- Compiling module adbg_crc32
# -- Compiling module adbg_or1k_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv(77): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_module
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv(91): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_status_reg
# -- Compiling module adbg_top
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv(69): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bytefifo
# -- Compiling module syncflop
# -- Compiling module syncreg
# -- Compiling module adbg_tap_top
# -- Compiling module adv_dbg_if
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv(31): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_axionly_top
# -- Compiling module adbg_lintonly_top
# 
# Top level modules:
# 	bytefifo
# 	syncreg
# 	adv_dbg_if
# 	adbg_axionly_top
# 	adbg_lintonly_top
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 52
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb2per/apb2per.sv 
# -- Compiling module apb2per
# 
# Top level modules:
# 	apb2per
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/components/pulp_clock_gating.sv ../../RTL/rtl/components/cluster_clock_gating.sv ../../RTL/rtl/components/cluster_clock_inverter.sv ../../RTL/rtl/components/cluster_clock_mux2.sv ../../RTL/rtl/components/rstgen.sv ../../RTL/rtl/components/pulp_clock_inverter.sv ../../RTL/rtl/components/pulp_clock_mux2.sv ../../RTL/rtl/components/generic_fifo.sv ../../RTL/rtl/components/sp_ram.sv 
# -- Compiling module pulp_clock_gating
# -- Compiling module cluster_clock_gating
# -- Compiling module cluster_clock_inverter
# -- Compiling module cluster_clock_mux2
# -- Compiling module rstgen
# -- Compiling module pulp_clock_inverter
# -- Compiling module pulp_clock_mux2
# -- Compiling module generic_fifo
# -- Compiling module sp_ram
# 
# Top level modules:
# 	pulp_clock_gating
# 	cluster_clock_inverter
# 	cluster_clock_mux2
# 	rstgen
# 	pulp_clock_inverter
# 	pulp_clock_mux2
# 	generic_fifo
# 	sp_ram
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/axi2apb_wrap.sv ../../RTL/rtl/periph_bus_wrap.sv ../../RTL/rtl/core2axi_wrap.sv ../../RTL/rtl/axi_node_intf_wrap.sv ../../RTL/rtl/axi_spi_slave_wrap.sv ../../RTL/rtl/axi_slice_wrap.sv ../../RTL/rtl/axi_mem_if_SP_wrap.sv ../../RTL/rtl/core_region.sv ../../RTL/rtl/instr_ram_wrap.sv ../../RTL/rtl/sp_ram_wrap.sv ../../RTL/rtl/boot_code.sv ../../RTL/rtl/boot_rom_wrap.sv ../../RTL/rtl/peripherals.sv ../../RTL/rtl/ram_mux.sv ../../RTL/rtl/pulpino_top.sv ../../RTL/rtl/clk_rst_gen.sv "+incdir+../../RTL/rtl/includes/" 
# -- Compiling interface AXI_BUS
# -- Compiling module axi2apb_wrap
# -- Compiling interface APB_BUS
# -- Compiling module periph_bus_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core2axi_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core2axi_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_node_intf_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_node_intf_wrap
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(34): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(35): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_spi_slave_wrap
# -- Compiling module axi_slice_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_mem_if_SP_wrap.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_mem_if_SP_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core_region.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core_region
# -- Compiling module instr_ram_wrap
# -- Compiling module sp_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface APB_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(12)
# ** at ../../RTL/rtl/includes//apb_bus.sv(73): (vlog-2275) Existing interface 'APB_BUS' at line 73 will be overwritten.
# -- Compiling interface DEBUG_BUS
# -- Compiling module peripherals
# -- Compiling module ram_mux
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface DEBUG_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(12)
# ** at ../../RTL/rtl/includes//debug_bus.sv(16): (vlog-2275) Existing interface 'DEBUG_BUS' at line 16 will be overwritten.
# -- Compiling module pulpino_top
# -- Compiling module clk_rst_gen
# 
# Top level modules:
# 	pulpino_top
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/tb.sv "+incdir+../../RTL/rtl/includes" 
# -- Compiling interface jtag_i
# -- Compiling package tb_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_master.sv 
# -- Compiling interface spi_bus_master
# 
# Top level modules:
# 	--none--
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_slave.sv 
# -- Compiling interface spi_slave
# 
# Top level modules:
# 	--none--
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/uart.sv 
# -- Compiling interface uart_bus
# 
# Top level modules:
# 	--none--
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:47 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" -timescale 1 ns / 1 ns ../../RTL/tb/i2c_eeprom_model.sv 
# -- Compiling package pkg_i2c_model
# -- Compiling module i2c_buf
# -- Compiling module i2c_model_phy
# -- Importing package pkg_i2c_model
# -- Compiling module i2c_eeprom_model
# 
# Top level modules:
# 	i2c_buf
# 	i2c_eeprom_model
# End time: 15:10:47 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:10:48 on Oct 13,2025, Elapsed time: 0:00:43
# Errors: 0, Warnings: 6
# vsim -vopt -t ns work.tb -voptargs="+acc" 
# Start time: 15:10:48 on Oct 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt9
# Loading sv_std.std
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.jtag_i(fast__2)
# Loading work.uart_bus(fast__1)
# Loading work.spi_slave(fast__1)
# Loading work.i2c_buf(fast)
# Loading work.pkg_i2c_model(fast)
# Loading work.i2c_eeprom_model(fast)
# Loading work.i2c_model_phy(fast)
# Loading work.pulpino_top(fast)
# Loading work.DEBUG_BUS(fast__1)
# Loading work.clk_rst_gen(fast)
# Loading work.cluster_clock_mux2(fast)
# Loading work.rstgen(fast)
# Loading work.core_region(fast)
# Loading work.AXI_BUS(fast__3)
# Loading work.riscv_defines(fast)
# Loading work.apu_core_package(fast)
# Loading work.riscv_core_sv_unit(fast)
# Loading work.riscv_core(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.riscv_if_stage_sv_unit(fast)
# Loading work.riscv_if_stage(fast)
# Loading work.riscv_prefetch_buffer(fast)
# Loading work.riscv_fetch_fifo(fast)
# Loading work.riscv_hwloop_controller(fast)
# Loading work.riscv_compressed_decoder_sv_unit(fast)
# Loading work.riscv_compressed_decoder(fast)
# Loading work.riscv_id_stage_sv_unit(fast)
# Loading work.riscv_id_stage(fast)
# Loading work.riscv_register_file(fast)
# Loading work.riscv_decoder_sv_unit(fast)
# Loading work.riscv_decoder(fast)
# Loading work.riscv_controller_sv_unit(fast)
# Loading work.riscv_controller(fast)
# Loading work.riscv_int_controller_sv_unit(fast)
# Loading work.riscv_int_controller(fast)
# Loading work.riscv_hwloop_regs(fast)
# Loading work.riscv_ex_stage_sv_unit(fast)
# Loading work.riscv_ex_stage(fast)
# Loading work.riscv_alu_sv_unit(fast)
# Loading work.riscv_alu(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div(fast)
# Loading work.riscv_mult_sv_unit(fast)
# Loading work.riscv_mult(fast)
# Loading work.riscv_load_store_unit(fast)
# Loading work.riscv_cs_registers_sv_unit(fast)
# Loading work.riscv_cs_registers(fast)
# Loading work.riscv_debug_unit_sv_unit(fast)
# Loading work.riscv_debug_unit(fast)
# Loading work.core2axi_wrap(fast)
# Loading work.core2axi(fast)
# Loading work.axi_slice_wrap(fast)
# Loading work.axi_slice(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.generic_fifo(fast)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.generic_fifo(fast__1)
# Loading work.axi_r_buffer(fast)
# Loading work.axi_b_buffer(fast)
# Loading work.generic_fifo(fast__2)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap(fast)
# Loading work.sp_ram(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.axi_mem_if_SP_wrap(fast)
# Loading work.axi_mem_if_SP(fast)
# Loading work.axi_aw_buffer(fast__1)
# Loading work.generic_fifo(fast__3)
# Loading work.axi_ar_buffer(fast__1)
# Loading work.axi_w_buffer(fast__1)
# Loading work.generic_fifo(fast__4)
# Loading work.axi_r_buffer(fast__1)
# Loading work.generic_fifo(fast__5)
# Loading work.axi_b_buffer(fast__1)
# Loading work.generic_fifo(fast__6)
# Loading work.axi_write_only_ctrl(fast)
# Loading work.axi_read_only_ctrl(fast)
# Loading work.ram_mux(fast)
# Loading work.axi_mem_if_SP_wrap(fast__1)
# Loading work.axi_mem_if_SP(fast__1)
# Loading work.axi_write_only_ctrl(fast__1)
# Loading work.axi_read_only_ctrl(fast__1)
# Loading work.ram_mux(fast__1)
# Loading work.adv_dbg_if(fast)
# Loading work.adbg_tap_top(fast)
# Loading work.cluster_clock_inverter(fast)
# Loading work.adbg_top(fast)
# Loading work.adbg_axi_module(fast)
# Loading work.adbg_axi_biu(fast)
# Loading work.adbg_crc32(fast)
# Loading work.adbg_or1k_module(fast)
# Loading work.adbg_or1k_status_reg(fast)
# Loading work.adbg_or1k_biu(fast)
# Loading work.peripherals(fast)
# Loading work.APB_BUS(fast__1)
# Loading work.APB_BUS(fast__2)
# Loading work.axi_spi_slave_wrap(fast)
# Loading work.axi_spi_slave(fast)
# Loading work.spi_slave_rx(fast)
# Loading work.spi_slave_tx(fast)
# Loading work.pulp_clock_inverter(fast)
# Loading work.pulp_clock_mux2(fast)
# Loading work.spi_slave_controller(fast)
# Loading work.spi_slave_cmd_parser(fast)
# Loading work.spi_slave_regs(fast)
# Loading work.spi_slave_dc_fifo(fast)
# Loading work.dc_token_ring_fifo_din(fast)
# Loading work.dc_data_buffer(fast)
# Loading work.dc_token_ring(fast)
# Loading work.dc_full_detector(fast)
# Loading work.dc_synchronizer(fast)
# Loading work.dc_token_ring_fifo_dout(fast)
# Loading work.dc_token_ring(fast__1)
# Loading work.dc_synchronizer(fast__1)
# Loading work.spi_slave_axi_plug(fast)
# Loading work.spi_slave_syncro(fast)
# Loading work.axi2apb_wrap(fast)
# Loading work.axi2apb32(fast)
# Loading work.axi_aw_buffer(fast__2)
# Loading work.generic_fifo(fast__7)
# Loading work.axi_ar_buffer(fast__2)
# Loading work.axi_r_buffer(fast__2)
# Loading work.generic_fifo(fast__8)
# Loading work.axi_b_buffer(fast__2)
# Loading work.generic_fifo(fast__9)
# Loading work.periph_bus_wrap(fast)
# Loading work.APB_BUS(fast__4)
# Loading work.apb_node_wrap(fast)
# Loading work.apb_node(fast)
# Loading work.apb_gpio(fast)
# Loading work.apb_spi_master(fast)
# Loading work.spi_master_apb_if(fast)
# Loading work.spi_master_fifo(fast)
# Loading work.spi_master_controller(fast)
# Loading work.spi_master_clkgen(fast)
# Loading work.spi_master_tx(fast)
# Loading work.spi_master_rx(fast)
# Loading work.apb_timer(fast)
# Loading work.timer(fast)
# Loading work.apb_event_unit(fast)
# Loading work.generic_service_unit(fast)
# Loading work.sleep_unit(fast)
# Loading work.apb_i2c(fast)
# Loading work.i2c_master_byte_ctrl(fast)
# Loading work.i2c_master_bit_ctrl(fast)
# Loading work.apb_fll_if(fast)
# Loading work.apb_pulpino(fast)
# Loading work.apb2per(fast)
# Loading work.axi_node_intf_wrap(fast)
# Loading work.axi_node(fast)
# Loading work.axi_request_block(fast)
# Loading work.axi_AR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast)
# Loading work.axi_FanInPrimitive_Req(fast)
# Loading work.axi_RR_Flag_Req(fast)
# Loading work.axi_AW_allocator(fast)
# Loading work.axi_DW_allocator(fast)
# Loading work.generic_fifo(fast__10)
# Loading work.axi_multiplexer(fast)
# Loading work.axi_address_decoder_BW(fast)
# Loading work.axi_address_decoder_BR(fast)
# Loading work.axi_response_block(fast)
# Loading work.axi_BW_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__1)
# Loading work.axi_FanInPrimitive_Req(fast__1)
# Loading work.axi_BR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__2)
# Loading work.axi_FanInPrimitive_Req(fast__2)
# Loading work.axi_address_decoder_AR(fast)
# Loading work.axi_address_decoder_AW(fast)
# Loading work.axi_address_decoder_DW(fast)
# Loading work.generic_fifo(fast__11)
# Loading work.AXI_BUS(fast__1)
# Loading work.AXI_BUS(fast__2)
# Loading work.APB_BUS(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.apb_uart(rtl)#1
# Loading work.slib_input_sync(rtl)#1
# Loading work.slib_input_filter(rtl)#1
# Loading work.uart_interrupt(rtl)#1
# Loading work.slib_edge_detect(rtl)#1
# Loading work.uart_baudgen(rtl)#1
# Loading work.slib_clock_div(rtl)#1
# Loading work.slib_fifo(rtl)#1
# Loading work.slib_fifo(rtl)#2
# Loading work.uart_transmitter(rtl)#1
# Loading work.uart_receiver(rtl)#1
# Loading work.slib_counter(rtl)#1
# Loading work.slib_mv_filter(rtl)#1
# Loading work.slib_input_filter(rtl)#2
# Loading work.jtag_i(fast)
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_init' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_poll' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_TXFF
# Using MEMLOAD method: SPI
# Using      ri5cy core
run -all
# [SPI] Enabling QPI mode
# [adv_dbg_if] AXI4 WRITE         32 burst @1a107008 for           4 bytes.
# [SPI] Loading Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Loading Data RAM
# [SPI] Checking Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Checking Data RAM
#             18029180, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
#             18031860, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
# [            32302740] RX bit: 1
# [            32315540] RX bit: 1
# [            32328340] RX bit: 1
# [            32341140] RX bit: 1
# [            32353940] RX bit: 1
# [            32366740] RX bit: 1
# [            32379540] RX bit: 1
# [            32392340] RX bit: 1
# [            32405140] RX bit: 1
# [            32417940] RX bit: 1
# [            32430740] RX bit: 1
# [            32443540] RX bit: 1
# [            32456340] RX bit: 1
# [            32469140] RX bit: 1
# [            32481940] RX bit: 1
# RX string: Cycle complete                                                                                                                                                                                                                                                  
# [            46547860] RX bit: 1
# [            46560660] RX bit: 1
# [            46573460] RX bit: 1
# [            46586260] RX bit: 1
# [            46599060] RX bit: 1
# [            46611860] RX bit: 1
# [            46624660] RX bit: 1
# [            46637460] RX bit: 1
# [            46650260] RX bit: 1
# [            46663060] RX bit: 1
# [            46675860] RX bit: 1
# [            46688660] RX bit: 1
# [            46701460] RX bit: 1
# [            46714260] RX bit: 1
# [            46727060] RX bit: 1
# RX string: Cycle complete                                                                                                                                                                                                                                                  
do ../scripts/run_pre_syn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ../../RTL/ips
#   ../../RTL/ips/axi/axi_node/apb_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv  ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv  ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv  ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv  ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv  ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv  ../../RTL/ips/axi/axi_node/axi_multiplexer.sv  ../../RTL/ips/axi/axi_node/axi_node.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap.sv  ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv  ../../RTL/ips/axi/axi_node/axi_regs_top.sv  ../../RTL/ips/axi/axi_node/axi_request_block.sv  ../../RTL/ips/axi/axi_node/axi_response_block.sv  ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv  
#   ../../RTL/ips/axi/axi_node/.  
#   ../../RTL/ips/apb/apb_node/apb_node.sv  ../../RTL/ips/apb/apb_node/apb_node_wrap.sv  
#   ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv  ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv  
#   ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv  ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv  
#   ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv  ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv  ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv  ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv  ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv  ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv  
#   ../../RTL/ips/apb/apb_gpio/apb_gpio.sv  
#   ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv  ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv  ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv  
#   ../../RTL/ips/apb/apb_event_unit/./include/  
#   ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv  ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv  
#   ../../RTL/ips/fpu/hdl/fpu_utils/fpu_ff.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpexc.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_add.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_core.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_mult.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fpu_private.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv  ../../RTL/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv  ../../RTL/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_encoder.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/booth_selector.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/pp_generation.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/wallace.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/aligner.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/CSA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/adders.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/LZA.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv  ../../RTL/ips/fpu/hdl/fpu_fmac/fmac.sv  
#   ../../RTL/ips/fpu/.  
#   ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv  
#   ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv  
#   ../../RTL/ips/axi/core2axi/core2axi.sv  
#   ../../RTL/ips/apb/apb_timer/apb_timer.sv  ../../RTL/ips/apb/apb_timer/timer.sv  
#   ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv  ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv  ../../RTL/ips/axi/axi2apb/axi2apb.sv  ../../RTL/ips/axi/axi2apb/axi2apb32.sv  
#   ../../RTL/ips/apb/apb_i2c/apb_i2c.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv  ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv  
#   ../../RTL/ips/apb/apb_i2c/.  
#   ../../RTL/ips/zero-riscy/zeroriscy_register_file_ff.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/zero-riscy/include/zeroriscy_defines.sv  ../../RTL/ips/zero-riscy/include/zeroriscy_tracer_defines.sv  ../../RTL/ips/zero-riscy/zeroriscy_alu.sv  ../../RTL/ips/zero-riscy/zeroriscy_compressed_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_cs_registers.sv  ../../RTL/ips/zero-riscy/zeroriscy_debug_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_decoder.sv  ../../RTL/ips/zero-riscy/zeroriscy_int_controller.sv  ../../RTL/ips/zero-riscy/zeroriscy_ex_block.sv  ../../RTL/ips/zero-riscy/zeroriscy_id_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_if_stage.sv  ../../RTL/ips/zero-riscy/zeroriscy_load_store_unit.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_slow.sv  ../../RTL/ips/zero-riscy/zeroriscy_multdiv_fast.sv  ../../RTL/ips/zero-riscy/zeroriscy_prefetch_buffer.sv  ../../RTL/ips/zero-riscy/zeroriscy_fetch_fifo.sv  ../../RTL/ips/zero-riscy/zeroriscy_core.sv  
#   ../../RTL/ips/zero-riscy/include  
#   ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv  ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv  ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v  ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv  ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v  ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v  ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v  
#   ../../RTL/ips/riscv/include/apu_core_package.sv  ../../RTL/ips/riscv/include/riscv_defines.sv  ../../RTL/ips/riscv/include/riscv_tracer_defines.sv  ../../RTL/ips/riscv/riscv_alu.sv  ../../RTL/ips/riscv/riscv_alu_basic.sv  ../../RTL/ips/riscv/riscv_alu_div.sv  ../../RTL/ips/riscv/riscv_compressed_decoder.sv  ../../RTL/ips/riscv/riscv_controller.sv  ../../RTL/ips/riscv/riscv_cs_registers.sv  ../../RTL/ips/riscv/riscv_debug_unit.sv  ../../RTL/ips/riscv/riscv_decoder.sv  ../../RTL/ips/riscv/riscv_int_controller.sv  ../../RTL/ips/riscv/riscv_ex_stage.sv  ../../RTL/ips/riscv/riscv_hwloop_controller.sv  ../../RTL/ips/riscv/riscv_hwloop_regs.sv  ../../RTL/ips/riscv/riscv_id_stage.sv  ../../RTL/ips/riscv/riscv_if_stage.sv  ../../RTL/ips/riscv/riscv_load_store_unit.sv  ../../RTL/ips/riscv/riscv_mult.sv  ../../RTL/ips/riscv/riscv_prefetch_buffer.sv  ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv  ../../RTL/ips/riscv/riscv_core.sv  ../../RTL/ips/riscv/riscv_apu_disp.sv  ../../RTL/ips/riscv/riscv_fetch_fifo.sv  ../../RTL/ips/riscv/riscv_L0_buffer.sv  
#   ../../RTL/ips/riscv/include  ../../RTL/ips/riscv/../../rtl/includes  
#   ../../RTL/ips/riscv/riscv_register_file.sv  
#   ../../RTL/ips/riscv/include  
#   ../../RTL/ips/apb/apb_uart/apb_uart.vhd  ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd  ../../RTL/ips/apb/apb_uart/slib_counter.vhd  ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd  ../../RTL/ips/apb/apb_uart/slib_fifo.vhd  ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd  ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd  ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd  ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd  ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd  ../../RTL/ips/apb/apb_uart/uart_receiver.vhd  ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd  
#   ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv  ../../RTL/ips/axi/axi_slice/axi_slice.sv  ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv  
#   ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv  ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v  ../../RTL/ips/adv_dbg_if/rtl/syncflop.v  ../../RTL/ips/adv_dbg_if/rtl/syncreg.v  ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v  ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv  ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv  
#   ../../RTL/ips/adv_dbg_if/rtl  
#   ../../RTL/ips/apb/apb2per/apb2per.sv  
# ../../RTL/rtl
# ../../RTL/ips
#   ../../RTL/rtl/components/pulp_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_gating.sv  ../../RTL/rtl/components/cluster_clock_inverter.sv  ../../RTL/rtl/components/cluster_clock_mux2.sv  ../../RTL/rtl/components/rstgen.sv  ../../RTL/rtl/components/pulp_clock_inverter.sv  ../../RTL/rtl/components/pulp_clock_mux2.sv  ../../RTL/rtl/components/generic_fifo.sv  ../../RTL/rtl/components/sp_ram.sv  
#   ../../RTL/rtl/axi2apb_wrap.sv  ../../RTL/rtl/periph_bus_wrap.sv  ../../RTL/rtl/core2axi_wrap.sv  ../../RTL/rtl/axi_node_intf_wrap.sv  ../../RTL/rtl/axi_spi_slave_wrap.sv  ../../RTL/rtl/axi_slice_wrap.sv  ../../RTL/rtl/axi_mem_if_SP_wrap.sv  ../../RTL/rtl/core_region.sv  ../../RTL/rtl/instr_ram_wrap.sv  ../../RTL/rtl/sp_ram_wrap.sv  ../../RTL/rtl/boot_code.sv  ../../RTL/rtl/boot_rom_wrap.sv  ../../RTL/rtl/peripherals.sv  ../../RTL/rtl/ram_mux.sv  ../../RTL/rtl/pulpino_top.sv  ../../RTL/rtl/clk_rst_gen.sv  
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:14 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_node/apb_regs_top.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BR.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_BW.sv ../../RTL/ips/axi/axi_node/axi_address_decoder_DW.sv ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv ../../RTL/ips/axi/axi_node/axi_FanInPrimitive_Req.sv ../../RTL/ips/axi/axi_node/axi_multiplexer.sv ../../RTL/ips/axi/axi_node/axi_node.sv ../../RTL/ips/axi/axi_node/axi_node_wrap.sv ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv ../../RTL/ips/axi/axi_node/axi_regs_top.sv ../../RTL/ips/axi/axi_node/axi_request_block.sv ../../RTL/ips/axi/axi_node/axi_response_block.sv ../../RTL/ips/axi/axi_node/axi_RR_Flag_Req.sv 
# -- Compiling module apb_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(92): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(93): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(94): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/apb_regs_top.sv(95): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AR
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(59): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(60): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AR.sv(61): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_AW
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(64): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(65): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_address_decoder_AW.sv(66): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_address_decoder_BR
# -- Compiling module axi_address_decoder_BW
# -- Compiling module axi_address_decoder_DW
# -- Compiling module axi_AR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(56): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(57): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(58): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(59): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(60): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(62): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(63): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(64): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(65): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AR_allocator.sv(66): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_ArbitrationTree
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(57): (vlog-13314) Defaulting port 'data_AUX_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_ArbitrationTree.sv(58): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_AW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(56): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(57): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(58): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(59): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(60): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(62): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(63): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(64): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(65): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_AW_allocator.sv(66): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BR_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(60): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(61): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(62): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BR_allocator.sv(64): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_BW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(59): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(60): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_BW_allocator.sv(61): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_DW_allocator
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(60): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(61): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_DW_allocator.sv(63): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_FanInPrimitive_Req
# -- Compiling module axi_multiplexer
# ** Warning: ../../RTL/ips/axi/axi_node/axi_multiplexer.sv(49): (vlog-13314) Defaulting port 'IN_DATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(74): (vlog-13314) Defaulting port 'slave_awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(75): (vlog-13314) Defaulting port 'slave_awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(76): (vlog-13314) Defaulting port 'slave_awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(77): (vlog-13314) Defaulting port 'slave_awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(78): (vlog-13314) Defaulting port 'slave_awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(80): (vlog-13314) Defaulting port 'slave_awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(81): (vlog-13314) Defaulting port 'slave_awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(82): (vlog-13314) Defaulting port 'slave_awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(83): (vlog-13314) Defaulting port 'slave_awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(84): (vlog-13314) Defaulting port 'slave_awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(90): (vlog-13314) Defaulting port 'slave_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(91): (vlog-13314) Defaulting port 'slave_wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(93): (vlog-13314) Defaulting port 'slave_wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(109): (vlog-13314) Defaulting port 'slave_arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(110): (vlog-13314) Defaulting port 'slave_araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(111): (vlog-13314) Defaulting port 'slave_arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(112): (vlog-13314) Defaulting port 'slave_arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(113): (vlog-13314) Defaulting port 'slave_arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(115): (vlog-13314) Defaulting port 'slave_arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(116): (vlog-13314) Defaulting port 'slave_arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(117): (vlog-13314) Defaulting port 'slave_arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(118): (vlog-13314) Defaulting port 'slave_aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(119): (vlog-13314) Defaulting port 'slave_arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(168): (vlog-13314) Defaulting port 'master_bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(169): (vlog-13314) Defaulting port 'master_bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(170): (vlog-13314) Defaulting port 'master_buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(195): (vlog-13314) Defaulting port 'master_rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(196): (vlog-13314) Defaulting port 'master_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(197): (vlog-13314) Defaulting port 'master_rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(199): (vlog-13314) Defaulting port 'master_ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(240): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(241): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(242): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node.sv(243): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(83): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(84): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(85): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap.sv(86): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_node_wrap_with_slices
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(86): (vlog-13314) Defaulting port 'cfg_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(87): (vlog-13314) Defaulting port 'cfg_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(88): (vlog-13314) Defaulting port 'cfg_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_node_wrap_with_slices.sv(89): (vlog-13314) Defaulting port 'cfg_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_regs_top
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(132): (vlog-13314) Defaulting port 'init_START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(133): (vlog-13314) Defaulting port 'init_END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(134): (vlog-13314) Defaulting port 'init_valid_rule_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_regs_top.sv(135): (vlog-13314) Defaulting port 'init_connectivity_map_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_request_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(67): (vlog-13314) Defaulting port 'awid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(68): (vlog-13314) Defaulting port 'awaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(69): (vlog-13314) Defaulting port 'awlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(70): (vlog-13314) Defaulting port 'awsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(71): (vlog-13314) Defaulting port 'awburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(73): (vlog-13314) Defaulting port 'awcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(74): (vlog-13314) Defaulting port 'awprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(75): (vlog-13314) Defaulting port 'awregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(76): (vlog-13314) Defaulting port 'awuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(77): (vlog-13314) Defaulting port 'awqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(83): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(84): (vlog-13314) Defaulting port 'wstrb_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(86): (vlog-13314) Defaulting port 'wuser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(93): (vlog-13314) Defaulting port 'arid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(94): (vlog-13314) Defaulting port 'araddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(95): (vlog-13314) Defaulting port 'arlen_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(96): (vlog-13314) Defaulting port 'arsize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(97): (vlog-13314) Defaulting port 'arburst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(99): (vlog-13314) Defaulting port 'arcache_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(100): (vlog-13314) Defaulting port 'arprot_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(101): (vlog-13314) Defaulting port 'arregion_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(102): (vlog-13314) Defaulting port 'aruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_request_block.sv(103): (vlog-13314) Defaulting port 'arqos_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_response_block
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(62): (vlog-13314) Defaulting port 'rid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(63): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(64): (vlog-13314) Defaulting port 'rresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(66): (vlog-13314) Defaulting port 'ruser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(71): (vlog-13314) Defaulting port 'bid_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(72): (vlog-13314) Defaulting port 'bresp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(73): (vlog-13314) Defaulting port 'buser_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(123): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(124): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_node/axi_response_block.sv(125): (vlog-13314) Defaulting port 'enable_region_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_RR_Flag_Req
# 
# Top level modules:
# 	apb_regs_top
# 	axi_node_wrap_with_slices
# 	axi_regs_top
# End time: 15:11:14 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 122
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_node/apb_node.sv ../../RTL/ips/apb/apb_node/apb_node_wrap.sv 
# -- Compiling module apb_node
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(46): (vlog-13314) Defaulting port 'prdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(51): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node.sv(52): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module apb_node_wrap
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(40): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/apb/apb_node/apb_node_wrap.sv(41): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	apb_node_wrap
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv ../../RTL/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv 
# -- Compiling module axi_mem_if_MP_Hybrid_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(46): (vlog-13314) Defaulting port 'CH0_AWID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(47): (vlog-13314) Defaulting port 'CH0_AWADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(48): (vlog-13314) Defaulting port 'CH0_AWLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(49): (vlog-13314) Defaulting port 'CH0_AWSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(50): (vlog-13314) Defaulting port 'CH0_AWBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(52): (vlog-13314) Defaulting port 'CH0_AWCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(53): (vlog-13314) Defaulting port 'CH0_AWPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(54): (vlog-13314) Defaulting port 'CH0_AWREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(55): (vlog-13314) Defaulting port 'CH0_AWUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(56): (vlog-13314) Defaulting port 'CH0_AWQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(62): (vlog-13314) Defaulting port 'CH0_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(63): (vlog-13314) Defaulting port 'CH0_WSTRB_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(65): (vlog-13314) Defaulting port 'CH0_WUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(79): (vlog-13314) Defaulting port 'CH0_ARID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(80): (vlog-13314) Defaulting port 'CH0_ARADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(81): (vlog-13314) Defaulting port 'CH0_ARLEN_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(82): (vlog-13314) Defaulting port 'CH0_ARSIZE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(83): (vlog-13314) Defaulting port 'CH0_ARBURST_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(85): (vlog-13314) Defaulting port 'CH0_ARCACHE_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(86): (vlog-13314) Defaulting port 'CH0_ARPROT_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(87): (vlog-13314) Defaulting port 'CH0_ARREGION_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(88): (vlog-13314) Defaulting port 'CH0_ARUSER_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(89): (vlog-13314) Defaulting port 'CH0_ARQOS_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(113): (vlog-13314) Defaulting port 'CH1_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(114): (vlog-13314) Defaulting port 'CH1_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(115): (vlog-13314) Defaulting port 'CH1_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv(125): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_multi_bank
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv(124): (vlog-13314) Defaulting port 'Q' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP_hybr
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv(60): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_DP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(59): (vlog-13314) Defaulting port 'LP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv(130): (vlog-13314) Defaulting port 'HP_WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_mem_if_SP
# ** Warning: ../../RTL/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv(48): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_read_only_ctrl
# -- Compiling module axi_write_only_ctrl
# 
# Top level modules:
# 	axi_mem_if_MP_Hybrid_multi_bank
# 	axi_mem_if_DP_multi_bank
# 	axi_mem_if_DP_hybr
# 	axi_mem_if_DP
# 	axi_mem_if_SP
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 33
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_slave/axi_spi_slave.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_controller.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_regs.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_rx.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_syncro.sv ../../RTL/ips/axi/axi_spi_slave/spi_slave_tx.sv 
# -- Compiling module axi_spi_slave
# -- Compiling module spi_slave_axi_plug
# -- Compiling module spi_slave_cmd_parser
# -- Compiling module spi_slave_controller
# -- Compiling module spi_slave_dc_fifo
# -- Compiling module spi_slave_regs
# -- Compiling module spi_slave_rx
# -- Compiling module spi_slave_syncro
# -- Compiling module spi_slave_tx
# 
# Top level modules:
# 	axi_spi_slave
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_spi_master/axi_spi_master.sv ../../RTL/ips/axi/axi_spi_master/spi_master_axi_if.sv ../../RTL/ips/axi/axi_spi_master/spi_master_clkgen.sv ../../RTL/ips/axi/axi_spi_master/spi_master_controller.sv ../../RTL/ips/axi/axi_spi_master/spi_master_fifo.sv ../../RTL/ips/axi/axi_spi_master/spi_master_rx.sv ../../RTL/ips/axi/axi_spi_master/spi_master_tx.sv 
# -- Compiling module axi_spi_master
# -- Compiling module spi_master_axi_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	axi_spi_master
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_uart_sv/apb_uart_sv.sv ../../RTL/ips/apb/apb_uart_sv/uart_rx.sv ../../RTL/ips/apb/apb_uart_sv/uart_tx.sv ../../RTL/ips/apb/apb_uart_sv/io_generic_fifo.sv ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv 
# -- Compiling module apb_uart_sv
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module io_generic_fifo
# -- Compiling module uart_interrupt
# ** Warning: ../../RTL/ips/apb/apb_uart_sv/uart_interrupt.sv(11): (vlog-13233) Design unit "uart_interrupt" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	apb_uart_sv
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_gpio/apb_gpio.sv 
# -- Compiling module apb_gpio
# 
# Top level modules:
# 	apb_gpio
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_event_unit/apb_event_unit.sv ../../RTL/ips/apb/apb_event_unit/generic_service_unit.sv ../../RTL/ips/apb/apb_event_unit/sleep_unit.sv "+incdir+../../RTL/ips/apb/apb_event_unit/include" 
# -- Compiling module apb_event_unit
# -- Compiling module generic_service_unit
# -- Compiling module sleep_unit
# 
# Top level modules:
# 	apb_event_unit
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_spi_master/apb_spi_master.sv ../../RTL/ips/apb/apb_spi_master/spi_master_apb_if.sv ../../RTL/ips/apb/apb_spi_master/spi_master_clkgen.sv ../../RTL/ips/apb/apb_spi_master/spi_master_controller.sv ../../RTL/ips/apb/apb_spi_master/spi_master_fifo.sv ../../RTL/ips/apb/apb_spi_master/spi_master_rx.sv ../../RTL/ips/apb/apb_spi_master/spi_master_tx.sv 
# -- Compiling module apb_spi_master
# -- Compiling module spi_master_apb_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# 
# Top level modules:
# 	apb_spi_master
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_pulpino/apb_pulpino.sv 
# -- Compiling module apb_pulpino
# 
# Top level modules:
# 	apb_pulpino
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_fll_if/apb_fll_if.sv 
# -- Compiling module apb_fll_if
# 
# Top level modules:
# 	apb_fll_if
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/core2axi/core2axi.sv 
# -- Compiling module core2axi
# 
# Top level modules:
# 	core2axi
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_timer/apb_timer.sv ../../RTL/ips/apb/apb_timer/timer.sv 
# -- Compiling module apb_timer
# -- Compiling module timer
# 
# Top level modules:
# 	apb_timer
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv ../../RTL/ips/axi/axi2apb/axi2apb.sv ../../RTL/ips/axi/axi2apb/axi2apb32.sv 
# -- Compiling module AXI_2_APB
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(69): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB.sv(116): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module AXI_2_APB_32
# ** Warning: ../../RTL/ips/axi/axi2apb/AXI_2_APB_32.sv(113): (vlog-13314) Defaulting port 'PRDATA' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb
# ** Warning: ../../RTL/ips/axi/axi2apb/axi2apb.sv(68): (vlog-13314) Defaulting port 'WDATA_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi2apb32
# 
# Top level modules:
# 	AXI_2_APB
# 	AXI_2_APB_32
# 	axi2apb
# 	axi2apb32
# End time: 15:11:15 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:15 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb_i2c/apb_i2c.sv ../../RTL/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv ../../RTL/ips/apb/apb_i2c/i2c_master_defines.sv 
# -- Compiling module apb_i2c
# -- Compiling module i2c_master_bit_ctrl
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	apb_i2c
# End time: 15:11:16 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:16 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_master.sv ../../RTL/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv ../../RTL/ips/axi/axi_slice_dc/dc_data_buffer.v ../../RTL/ips/axi/axi_slice_dc/onehot_to_bin.sv ../../RTL/ips/axi/axi_slice_dc/dc_full_detector.v ../../RTL/ips/axi/axi_slice_dc/dc_synchronizer.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v ../../RTL/ips/axi/axi_slice_dc/dc_token_ring.v 
# -- Compiling module axi_slice_dc_master
# -- Compiling module axi_slice_dc_slave
# -- Compiling module dc_data_buffer
# -- Compiling module onehot_to_bin
# -- Compiling module dc_full_detector
# -- Compiling module dc_synchronizer
# -- Compiling module dc_token_ring_fifo_din
# -- Compiling module dc_token_ring_fifo_dout
# -- Compiling module dc_token_ring
# 
# Top level modules:
# 	axi_slice_dc_master
# 	axi_slice_dc_slave
# 	onehot_to_bin
# End time: 15:11:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:16 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/include/apu_core_package.sv ../../RTL/ips/riscv/include/riscv_defines.sv ../../RTL/ips/riscv/include/riscv_tracer_defines.sv ../../RTL/ips/riscv/riscv_alu.sv ../../RTL/ips/riscv/riscv_alu_basic.sv ../../RTL/ips/riscv/riscv_alu_div.sv ../../RTL/ips/riscv/riscv_compressed_decoder.sv ../../RTL/ips/riscv/riscv_controller.sv ../../RTL/ips/riscv/riscv_cs_registers.sv ../../RTL/ips/riscv/riscv_debug_unit.sv ../../RTL/ips/riscv/riscv_decoder.sv ../../RTL/ips/riscv/riscv_int_controller.sv ../../RTL/ips/riscv/riscv_ex_stage.sv ../../RTL/ips/riscv/riscv_hwloop_controller.sv ../../RTL/ips/riscv/riscv_hwloop_regs.sv ../../RTL/ips/riscv/riscv_id_stage.sv ../../RTL/ips/riscv/riscv_if_stage.sv ../../RTL/ips/riscv/riscv_load_store_unit.sv ../../RTL/ips/riscv/riscv_mult.sv ../../RTL/ips/riscv/riscv_prefetch_buffer.sv ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv ../../RTL/ips/riscv/riscv_core.sv ../../RTL/ips/riscv/riscv_apu_disp.sv ../../RTL/ips/riscv/riscv_fetch_fifo.sv ../../RTL/ips/riscv/riscv_L0_buffer.sv "+incdir+../../RTL/ips/riscv/include/" 
# -- Compiling package apu_core_package
# -- Compiling package riscv_defines
# -- Compiling package riscv_tracer_defines
# -- Importing package riscv_defines
# -- Compiling package riscv_alu_sv_unit
# -- Compiling module riscv_alu
# -- Compiling module alu_ff
# -- Compiling module alu_popcnt
# -- Compiling package riscv_alu_basic_sv_unit
# -- Compiling module riscv_alu_basic
# -- Compiling module riscv_alu_div
# -- Compiling package riscv_compressed_decoder_sv_unit
# -- Compiling module riscv_compressed_decoder
# -- Compiling package riscv_controller_sv_unit
# -- Compiling module riscv_controller
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_cs_registers_sv_unit
# -- Compiling module riscv_cs_registers
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(93): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(94): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(95): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(217): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(218): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(219): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(220): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(222): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(234): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(236): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(244): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(245): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(247): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(265): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(277): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(278): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(279): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(280): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(282): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(300): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(302): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(307): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(308): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(309): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(329): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(330): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(332): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(333): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(334): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(337): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(338): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(339): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(341): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(345): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(348): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(351): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(355): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(365): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(369): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(372): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(380): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(384): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(394): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(401): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(405): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(409): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(413): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(497): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(498): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(499): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(510): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(524): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(534): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(537): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(545): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(573): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_cs_registers.sv(574): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling package riscv_debug_unit_sv_unit
# -- Compiling module riscv_debug_unit
# -- Compiling package riscv_decoder_sv_unit
# -- Importing package apu_core_package
# -- Compiling module riscv_decoder
# -- Compiling package riscv_int_controller_sv_unit
# -- Compiling module riscv_int_controller
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_ex_stage_sv_unit
# -- Compiling module riscv_ex_stage
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(97): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_ex_stage.sv(100): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_controller
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(34): (vlog-13314) Defaulting port 'hwlp_start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(35): (vlog-13314) Defaulting port 'hwlp_end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_hwloop_controller.sv(36): (vlog-13314) Defaulting port 'hwlp_counter_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_hwloop_regs
# -- Compiling package riscv_id_stage_sv_unit
# -- Compiling module riscv_id_stage
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(815): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(836): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_if_stage_sv_unit
# -- Compiling module riscv_if_stage
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(81): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(82): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_if_stage.sv(83): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_load_store_unit
# -- Compiling package riscv_mult_sv_unit
# -- Compiling module riscv_mult
# -- Compiling module riscv_prefetch_buffer
# -- Compiling module riscv_prefetch_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_prefetch_L0_buffer.sv(53): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_core_sv_unit
# -- Compiling module riscv_core
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package riscv_apu_disp_sv_unit
# -- Compiling module riscv_apu_disp
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(48): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/ips/riscv/riscv_apu_disp.sv(52): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module riscv_fetch_fifo
# -- Compiling module riscv_L0_buffer
# ** Warning: ../../RTL/ips/riscv/riscv_L0_buffer.sv(41): (vlog-13314) Defaulting port 'instr_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	riscv_alu_basic
# 	riscv_core
# End time: 15:11:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 344
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/riscv/riscv_register_file.sv 
# -- Compiling module riscv_register_file
# 
# Top level modules:
# 	riscv_register_file
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vcom -reportprogress 300 ../../RTL/ips/apb/apb_uart/apb_uart.vhd ../../RTL/ips/apb/apb_uart/slib_clock_div.vhd ../../RTL/ips/apb/apb_uart/slib_counter.vhd ../../RTL/ips/apb/apb_uart/slib_edge_detect.vhd ../../RTL/ips/apb/apb_uart/slib_fifo.vhd ../../RTL/ips/apb/apb_uart/slib_input_filter.vhd ../../RTL/ips/apb/apb_uart/slib_input_sync.vhd ../../RTL/ips/apb/apb_uart/slib_mv_filter.vhd ../../RTL/ips/apb/apb_uart/uart_baudgen.vhd ../../RTL/ips/apb/apb_uart/uart_interrupt.vhd ../../RTL/ips/apb/apb_uart/uart_receiver.vhd ../../RTL/ips/apb/apb_uart/uart_transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apb_uart
# -- Compiling architecture rtl of apb_uart
# -- Compiling entity slib_clock_div
# -- Compiling architecture rtl of slib_clock_div
# -- Compiling entity slib_counter
# -- Compiling architecture rtl of slib_counter
# -- Compiling entity slib_edge_detect
# -- Compiling architecture rtl of slib_edge_detect
# -- Compiling entity slib_fifo
# -- Compiling architecture rtl of slib_fifo
# -- Compiling entity slib_input_filter
# -- Compiling architecture rtl of slib_input_filter
# -- Compiling entity slib_input_sync
# -- Compiling architecture rtl of slib_input_sync
# -- Compiling entity slib_mv_filter
# -- Compiling architecture rtl of slib_mv_filter
# -- Compiling entity uart_baudgen
# -- Compiling architecture rtl of uart_baudgen
# -- Compiling entity uart_interrupt
# -- Compiling architecture rtl of uart_interrupt
# -- Compiling entity uart_receiver
# -- Compiling architecture rtl of uart_receiver
# -- Compiling entity uart_transmitter
# -- Compiling architecture rtl of uart_transmitter
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/axi/axi_slice/axi_ar_buffer.sv ../../RTL/ips/axi/axi_slice/axi_aw_buffer.sv ../../RTL/ips/axi/axi_slice/axi_b_buffer.sv ../../RTL/ips/axi/axi_slice/axi_buffer.sv ../../RTL/ips/axi/axi_slice/axi_r_buffer.sv ../../RTL/ips/axi/axi_slice/axi_slice.sv ../../RTL/ips/axi/axi_slice/axi_w_buffer.sv 
# -- Compiling module axi_ar_buffer
# -- Compiling module axi_aw_buffer
# -- Compiling module axi_b_buffer
# -- Compiling module axi_buffer
# -- Compiling module axi_r_buffer
# -- Compiling module axi_slice
# -- Compiling module axi_w_buffer
# 
# Top level modules:
# 	axi_buffer
# 	axi_slice
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axi_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_crc32.v ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv ../../RTL/ips/adv_dbg_if/rtl/bytefifo.v ../../RTL/ips/adv_dbg_if/rtl/syncflop.v ../../RTL/ips/adv_dbg_if/rtl/syncreg.v ../../RTL/ips/adv_dbg_if/rtl/adbg_tap_top.v ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_axionly_top.sv ../../RTL/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv 
# -- Compiling module adbg_axi_biu
# -- Compiling module adbg_axi_module
# -- Compiling module adbg_lint_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(96): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(112): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(127): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(129): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(134): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(135): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(138): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(140): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(141): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(158): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(160): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(161): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(162): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(163): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(164): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(170): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(172): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(181): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(182): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(183): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(184): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(185): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(186): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(187): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_lint_biu.sv(188): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module adbg_lint_module
# -- Compiling module adbg_crc32
# -- Compiling module adbg_or1k_biu
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv(77): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_module
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_or1k_module.sv(91): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_or1k_status_reg
# -- Compiling module adbg_top
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adbg_top.sv(69): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bytefifo
# -- Compiling module syncflop
# -- Compiling module syncreg
# -- Compiling module adbg_tap_top
# -- Compiling module adv_dbg_if
# ** Warning: ../../RTL/ips/adv_dbg_if/rtl/adv_dbg_if.sv(31): (vlog-13314) Defaulting port 'cpu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module adbg_axionly_top
# -- Compiling module adbg_lintonly_top
# 
# Top level modules:
# 	bytefifo
# 	syncreg
# 	adv_dbg_if
# 	adbg_axionly_top
# 	adbg_lintonly_top
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 52
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/ips/apb/apb2per/apb2per.sv 
# -- Compiling module apb2per
# 
# Top level modules:
# 	apb2per
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/components/pulp_clock_gating.sv ../../RTL/rtl/components/cluster_clock_gating.sv ../../RTL/rtl/components/cluster_clock_inverter.sv ../../RTL/rtl/components/cluster_clock_mux2.sv ../../RTL/rtl/components/rstgen.sv ../../RTL/rtl/components/pulp_clock_inverter.sv ../../RTL/rtl/components/pulp_clock_mux2.sv ../../RTL/rtl/components/generic_fifo.sv ../../RTL/rtl/components/sp_ram.sv 
# -- Compiling module pulp_clock_gating
# -- Compiling module cluster_clock_gating
# -- Compiling module cluster_clock_inverter
# -- Compiling module cluster_clock_mux2
# -- Compiling module rstgen
# -- Compiling module pulp_clock_inverter
# -- Compiling module pulp_clock_mux2
# -- Compiling module generic_fifo
# -- Compiling module sp_ram
# 
# Top level modules:
# 	pulp_clock_gating
# 	cluster_clock_inverter
# 	cluster_clock_mux2
# 	rstgen
# 	pulp_clock_inverter
# 	pulp_clock_mux2
# 	generic_fifo
# 	sp_ram
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/rtl/axi2apb_wrap.sv ../../RTL/rtl/periph_bus_wrap.sv ../../RTL/rtl/core2axi_wrap.sv ../../RTL/rtl/axi_node_intf_wrap.sv ../../RTL/rtl/axi_spi_slave_wrap.sv ../../RTL/rtl/axi_slice_wrap.sv ../../RTL/rtl/axi_mem_if_SP_wrap.sv ../../RTL/rtl/core_region.sv ../../RTL/rtl/instr_ram_wrap.sv ../../RTL/rtl/sp_ram_wrap.sv ../../RTL/rtl/boot_code.sv ../../RTL/rtl/boot_rom_wrap.sv ../../RTL/rtl/peripherals.sv ../../RTL/rtl/ram_mux.sv ../../RTL/rtl/pulpino_top.sv ../../RTL/rtl/clk_rst_gen.sv "+incdir+../../RTL/rtl/includes/" 
# -- Compiling interface AXI_BUS
# -- Compiling module axi2apb_wrap
# -- Compiling interface APB_BUS
# -- Compiling module periph_bus_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core2axi_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core2axi_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_node_intf_wrap.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_node_intf_wrap
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(34): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../RTL/rtl/axi_node_intf_wrap.sv(35): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module axi_spi_slave_wrap
# -- Compiling module axi_slice_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/axi_mem_if_SP_wrap.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module axi_mem_if_SP_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/core_region.sv(12)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling module core_region
# -- Compiling module instr_ram_wrap
# -- Compiling module sp_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface APB_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/peripherals.sv(12)
# ** at ../../RTL/rtl/includes//apb_bus.sv(73): (vlog-2275) Existing interface 'APB_BUS' at line 73 will be overwritten.
# -- Compiling interface DEBUG_BUS
# -- Compiling module peripherals
# -- Compiling module ram_mux
# -- Compiling interface AXI_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(11)
# ** at ../../RTL/rtl/includes//axi_bus.sv(23): (vlog-2275) Existing interface 'AXI_BUS' at line 23 will be overwritten.
# -- Compiling interface DEBUG_BUS
# ** Warning: ** while parsing file included at ../../RTL/rtl/pulpino_top.sv(12)
# ** at ../../RTL/rtl/includes//debug_bus.sv(16): (vlog-2275) Existing interface 'DEBUG_BUS' at line 16 will be overwritten.
# -- Compiling module pulpino_top
# -- Compiling module clk_rst_gen
# 
# Top level modules:
# 	pulpino_top
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/tb.sv "+incdir+../../RTL/rtl/includes" 
# -- Compiling interface jtag_i
# -- Compiling package tb_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_master.sv 
# -- Compiling interface spi_bus_master
# 
# Top level modules:
# 	--none--
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/if_spi_slave.sv 
# -- Compiling interface spi_slave
# 
# Top level modules:
# 	--none--
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" ../../RTL/tb/uart.sv 
# -- Compiling interface uart_bus
# 
# Top level modules:
# 	--none--
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:17 on Oct 13,2025
# vlog -reportprogress 300 -sv "+define+SYNTHESIS" -timescale 1 ns / 1 ns ../../RTL/tb/i2c_eeprom_model.sv 
# -- Compiling package pkg_i2c_model
# -- Compiling module i2c_buf
# -- Compiling module i2c_model_phy
# -- Importing package pkg_i2c_model
# -- Compiling module i2c_eeprom_model
# 
# Top level modules:
# 	i2c_buf
# 	i2c_eeprom_model
# End time: 15:11:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:11:18 on Oct 13,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 6
# vsim -vopt -t ns work.tb -voptargs="+acc" 
# Start time: 15:11:18 on Oct 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt9
# Loading sv_std.std
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.jtag_i(fast__2)
# Loading work.uart_bus(fast__1)
# Loading work.spi_slave(fast__1)
# Loading work.i2c_buf(fast)
# Loading work.pkg_i2c_model(fast)
# Loading work.i2c_eeprom_model(fast)
# Loading work.i2c_model_phy(fast)
# Loading work.pulpino_top(fast)
# Loading work.DEBUG_BUS(fast__1)
# Loading work.clk_rst_gen(fast)
# Loading work.cluster_clock_mux2(fast)
# Loading work.rstgen(fast)
# Loading work.core_region(fast)
# Loading work.AXI_BUS(fast__3)
# Loading work.riscv_defines(fast)
# Loading work.apu_core_package(fast)
# Loading work.riscv_core_sv_unit(fast)
# Loading work.riscv_core(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.riscv_if_stage_sv_unit(fast)
# Loading work.riscv_if_stage(fast)
# Loading work.riscv_prefetch_buffer(fast)
# Loading work.riscv_fetch_fifo(fast)
# Loading work.riscv_hwloop_controller(fast)
# Loading work.riscv_compressed_decoder_sv_unit(fast)
# Loading work.riscv_compressed_decoder(fast)
# Loading work.riscv_id_stage_sv_unit(fast)
# Loading work.riscv_id_stage(fast)
# Loading work.riscv_register_file(fast)
# Loading work.riscv_decoder_sv_unit(fast)
# Loading work.riscv_decoder(fast)
# Loading work.riscv_controller_sv_unit(fast)
# Loading work.riscv_controller(fast)
# Loading work.riscv_int_controller_sv_unit(fast)
# Loading work.riscv_int_controller(fast)
# Loading work.riscv_hwloop_regs(fast)
# Loading work.riscv_ex_stage_sv_unit(fast)
# Loading work.riscv_ex_stage(fast)
# Loading work.riscv_alu_sv_unit(fast)
# Loading work.riscv_alu(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div(fast)
# Loading work.riscv_mult_sv_unit(fast)
# Loading work.riscv_mult(fast)
# Loading work.riscv_load_store_unit(fast)
# Loading work.riscv_cs_registers_sv_unit(fast)
# Loading work.riscv_cs_registers(fast)
# Loading work.riscv_debug_unit_sv_unit(fast)
# Loading work.riscv_debug_unit(fast)
# Loading work.core2axi_wrap(fast)
# Loading work.core2axi(fast)
# Loading work.axi_slice_wrap(fast)
# Loading work.axi_slice(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.generic_fifo(fast)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.generic_fifo(fast__1)
# Loading work.axi_r_buffer(fast)
# Loading work.axi_b_buffer(fast)
# Loading work.generic_fifo(fast__2)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap(fast)
# Loading work.sp_ram(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.axi_mem_if_SP_wrap(fast)
# Loading work.axi_mem_if_SP(fast)
# Loading work.axi_aw_buffer(fast__1)
# Loading work.generic_fifo(fast__3)
# Loading work.axi_ar_buffer(fast__1)
# Loading work.axi_w_buffer(fast__1)
# Loading work.generic_fifo(fast__4)
# Loading work.axi_r_buffer(fast__1)
# Loading work.generic_fifo(fast__5)
# Loading work.axi_b_buffer(fast__1)
# Loading work.generic_fifo(fast__6)
# Loading work.axi_write_only_ctrl(fast)
# Loading work.axi_read_only_ctrl(fast)
# Loading work.ram_mux(fast)
# Loading work.axi_mem_if_SP_wrap(fast__1)
# Loading work.axi_mem_if_SP(fast__1)
# Loading work.axi_write_only_ctrl(fast__1)
# Loading work.axi_read_only_ctrl(fast__1)
# Loading work.ram_mux(fast__1)
# Loading work.adv_dbg_if(fast)
# Loading work.adbg_tap_top(fast)
# Loading work.cluster_clock_inverter(fast)
# Loading work.adbg_top(fast)
# Loading work.adbg_axi_module(fast)
# Loading work.adbg_axi_biu(fast)
# Loading work.adbg_crc32(fast)
# Loading work.adbg_or1k_module(fast)
# Loading work.adbg_or1k_status_reg(fast)
# Loading work.adbg_or1k_biu(fast)
# Loading work.peripherals(fast)
# Loading work.APB_BUS(fast__1)
# Loading work.APB_BUS(fast__2)
# Loading work.axi_spi_slave_wrap(fast)
# Loading work.axi_spi_slave(fast)
# Loading work.spi_slave_rx(fast)
# Loading work.spi_slave_tx(fast)
# Loading work.pulp_clock_inverter(fast)
# Loading work.pulp_clock_mux2(fast)
# Loading work.spi_slave_controller(fast)
# Loading work.spi_slave_cmd_parser(fast)
# Loading work.spi_slave_regs(fast)
# Loading work.spi_slave_dc_fifo(fast)
# Loading work.dc_token_ring_fifo_din(fast)
# Loading work.dc_data_buffer(fast)
# Loading work.dc_token_ring(fast)
# Loading work.dc_full_detector(fast)
# Loading work.dc_synchronizer(fast)
# Loading work.dc_token_ring_fifo_dout(fast)
# Loading work.dc_token_ring(fast__1)
# Loading work.dc_synchronizer(fast__1)
# Loading work.spi_slave_axi_plug(fast)
# Loading work.spi_slave_syncro(fast)
# Loading work.axi2apb_wrap(fast)
# Loading work.axi2apb32(fast)
# Loading work.axi_aw_buffer(fast__2)
# Loading work.generic_fifo(fast__7)
# Loading work.axi_ar_buffer(fast__2)
# Loading work.axi_r_buffer(fast__2)
# Loading work.generic_fifo(fast__8)
# Loading work.axi_b_buffer(fast__2)
# Loading work.generic_fifo(fast__9)
# Loading work.periph_bus_wrap(fast)
# Loading work.APB_BUS(fast__4)
# Loading work.apb_node_wrap(fast)
# Loading work.apb_node(fast)
# Loading work.apb_gpio(fast)
# Loading work.apb_spi_master(fast)
# Loading work.spi_master_apb_if(fast)
# Loading work.spi_master_fifo(fast)
# Loading work.spi_master_controller(fast)
# Loading work.spi_master_clkgen(fast)
# Loading work.spi_master_tx(fast)
# Loading work.spi_master_rx(fast)
# Loading work.apb_timer(fast)
# Loading work.timer(fast)
# Loading work.apb_event_unit(fast)
# Loading work.generic_service_unit(fast)
# Loading work.sleep_unit(fast)
# Loading work.apb_i2c(fast)
# Loading work.i2c_master_byte_ctrl(fast)
# Loading work.i2c_master_bit_ctrl(fast)
# Loading work.apb_fll_if(fast)
# Loading work.apb_pulpino(fast)
# Loading work.apb2per(fast)
# Loading work.axi_node_intf_wrap(fast)
# Loading work.axi_node(fast)
# Loading work.axi_request_block(fast)
# Loading work.axi_AR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast)
# Loading work.axi_FanInPrimitive_Req(fast)
# Loading work.axi_RR_Flag_Req(fast)
# Loading work.axi_AW_allocator(fast)
# Loading work.axi_DW_allocator(fast)
# Loading work.generic_fifo(fast__10)
# Loading work.axi_multiplexer(fast)
# Loading work.axi_address_decoder_BW(fast)
# Loading work.axi_address_decoder_BR(fast)
# Loading work.axi_response_block(fast)
# Loading work.axi_BW_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__1)
# Loading work.axi_FanInPrimitive_Req(fast__1)
# Loading work.axi_BR_allocator(fast)
# Loading work.axi_ArbitrationTree(fast__2)
# Loading work.axi_FanInPrimitive_Req(fast__2)
# Loading work.axi_address_decoder_AR(fast)
# Loading work.axi_address_decoder_AW(fast)
# Loading work.axi_address_decoder_DW(fast)
# Loading work.generic_fifo(fast__11)
# Loading work.AXI_BUS(fast__1)
# Loading work.AXI_BUS(fast__2)
# Loading work.APB_BUS(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.apb_uart(rtl)#1
# Loading work.slib_input_sync(rtl)#1
# Loading work.slib_input_filter(rtl)#1
# Loading work.uart_interrupt(rtl)#1
# Loading work.slib_edge_detect(rtl)#1
# Loading work.uart_baudgen(rtl)#1
# Loading work.slib_clock_div(rtl)#1
# Loading work.slib_fifo(rtl)#1
# Loading work.slib_fifo(rtl)#2
# Loading work.uart_transmitter(rtl)#1
# Loading work.uart_receiver(rtl)#1
# Loading work.slib_counter(rtl)#1
# Loading work.slib_mv_filter(rtl)#1
# Loading work.slib_input_filter(rtl)#2
# Loading work.jtag_i(fast)
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_init' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_poll' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'mem_push' in DPI C/C++ source files.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: ../../RTL/tb/tb.sv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_TXFF
# Using MEMLOAD method: SPI
# Using      ri5cy core
run -all
# [SPI] Enabling QPI mode
# [adv_dbg_if] AXI4 WRITE         32 burst @1a107008 for           4 bytes.
# [SPI] Loading Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Loading Data RAM
# [SPI] Checking Instruction RAM
# [SPI] Prev address 00000f1c current addr 00100000
# [SPI] Checking Data RAM
#             18029180, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
#             18031860, Branch decision is X in module tb.top_i.core_region_i.CORE.RISCV_CORE.id_stage_i
# [            32301660] RX bit: 0
# [            32317020] RX bit: 1
# [            32336220] RX bit: 0
# [            32355420] RX bit: 1
# [            32368860] RX bit: 1
# [            32382300] RX bit: 0
# [            32397660] RX bit: 1
# [            32411100] RX bit: 0
# [            32432220] RX bit: 1
# [            32445660] RX bit: 1
# [            32459100] RX bit: 0
# [            32474460] RX bit: 1
# [            32489820] RX bit: 1
# [            32503260] RX bit: 1
# [            32516700] RX bit: 0
# [            32532060] RX bit: 1
# [            32547420] RX bit: 0
# [            32566620] RX bit: 1
# [            32580060] RX bit: 1
