$date
	Wed Sep  4 15:52:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module AJKFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % Reset $end
$scope module f1 $end
$var wire 1 " Clock $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % Reset $end
$var reg 1 ! Q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
x!
$end
#10
1"
#20
0"
1$
b1 &
#30
0!
1"
#40
0"
1#
0$
b10 &
#50
1!
1"
#60
0"
1$
b11 &
#70
0!
1"
#80
0"
1%
0#
0$
b100 &
#90
1"
#100
0"
1$
b101 &
#110
1"
#120
0"
1#
0$
b110 &
#130
0!
1"
#140
0"
1$
b111 &
#150
0!
1"
#160
0"
b1000 &
