#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  9 19:13:09 2023
# Process ID: 21116
# Current directory: C:/Users/SROH/Desktop/SP_BRAM/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11208 C:\Users\SROH\Desktop\SP_BRAM\project_1\project_1.xpr
# Log file: C:/Users/SROH/Desktop/SP_BRAM/project_1/vivado.log
# Journal file: C:/Users/SROH/Desktop/SP_BRAM/project_1\vivado.jou
# Running On: DESKTOP-OJLJP2J, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 34113 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.559 ; gain = 423.562
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_combine'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'aaa/design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fsm_copy_0_0/design_1_fsm_copy_0_0.dcp' for cell 'aaa/design_1_i/fsm_copy_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2938.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3172.035 ; gain = 622.105
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim/tb_bram_combine_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim/tb_bram_combine_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_combine' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_bram_combine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim/tb_bram_combine_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-311] analyzing module design_1_fsm_copy_0_0
INFO: [VRFC 10-311] analyzing module design_1_fsm_copy_0_0_fsm_copy
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-311] analyzing module tb_bram_combine
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_bram_combine_func_synth xil_defaultlib.tb_bram_combine xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_bram_combine_func_synth xil_defaultlib.tb_bram_combine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_bram_combine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_combine_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_combine_func_synth -key {Post-Synthesis:sim_1:Functional:tb_bram_combine} -tclbatch {tb_bram_combine.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source tb_bram_combine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_combine_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3460.945 ; gain = 923.047
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.runs/synth_1/tb_bram_combine.dcp to C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 16
[Thu Nov  9 19:14:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_combine'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fsm_copy_0_0/design_1_fsm_copy_0_0.dcp' for cell 'design_1_i/fsm_copy_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3671.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3671.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim/tb_bram_combine_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim/tb_bram_combine_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_combine' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_bram_combine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim/tb_bram_combine_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-311] analyzing module design_1_fsm_copy_0_0
INFO: [VRFC 10-311] analyzing module design_1_fsm_copy_0_0_fsm_copy
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SROH/Desktop/SP_BRAM/tb_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_combine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_bram_combine_func_synth xil_defaultlib.tb_bram_combine xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_bram_combine_func_synth xil_defaultlib.tb_bram_combine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_bram_0
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3(INIT=8'b11101010)
Compiling module xil_defaultlib.design_1_fsm_copy_0_0_fsm_copy
Compiling module xil_defaultlib.design_1_fsm_copy_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_bram_combine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_combine_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_combine_func_synth -key {Post-Synthesis:sim_1:Functional:tb_bram_combine} -tclbatch {tb_bram_combine.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source tb_bram_combine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1000.000 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1000.000 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1100.000 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1100.000 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_combine_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3741.348 ; gain = 69.641
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_combine'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_bram_combine_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_bram_combine_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_bram_combine_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_bram_combine_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_combine' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_bram_combine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_bram_combine_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-311] analyzing module design_1_fsm_copy_0_0
INFO: [VRFC 10-311] analyzing module design_1_fsm_copy_0_0_fsm_copy
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SROH/Desktop/SP_BRAM/tb_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_combine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_bram_combine_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_bram_combine xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_bram_combine_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_bram_combine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_bram_combine_time_synth.sdf", for root module "tb_bram_combine/aaa".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_bram_combine_time_synth.sdf", for root module "tb_bram_combine/aaa".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_bram_0
Compiling module simprims_ver.VCC
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3(INIT=8'b11101010)
Compiling module xil_defaultlib.design_1_fsm_copy_0_0_fsm_copy
Compiling module xil_defaultlib.design_1_fsm_copy_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_bram_combine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_combine_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_combine_time_synth -key {Post-Synthesis:sim_1:Timing:tb_bram_combine} -tclbatch {tb_bram_combine.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source tb_bram_combine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1349: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1349_443 at time 1643 ps $setuphold (posedge CLKARDCLK,negedge RSTRAMARSTRAM,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,RSTRAMARSTRAM_delay)  $hold violation detected. Time: 1643 ps, Ref Event Time Stamp: 1555 ps, Data Event Time Stamp: 1643 ps, Limit: 453 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1349: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1349_443 at time 1643 ps $setuphold (posedge CLKARDCLK,negedge RSTRAMARSTRAM,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,RSTRAMARSTRAM_delay)  $hold violation detected. Time: 1643 ps, Ref Event Time Stamp: 1555 ps, Data Event Time Stamp: 1643 ps, Limit: 453 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1376: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1376_469 at time 1643 ps $setuphold (posedge CLKBWRCLK,negedge RSTRAMB,(0:0:0),(0:0:0),notifier_b,enbwren_clkb_p,enbwren_clkb_p,CLKBWRCLK_delay,RSTRAMB_delay)  $hold violation detected. Time: 1643 ps, Ref Event Time Stamp: 1555 ps, Data Event Time Stamp: 1643 ps, Limit: 453 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1376: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1376_469 at time 1643 ps $setuphold (posedge CLKBWRCLK,negedge RSTRAMB,(0:0:0),(0:0:0),notifier_b,enbwren_clkb_p,enbwren_clkb_p,CLKBWRCLK_delay,RSTRAMB_delay)  $hold violation detected. Time: 1643 ps, Ref Event Time Stamp: 1555 ps, Data Event Time Stamp: 1643 ps, Limit: 453 ps
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1001.555 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1001.555 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1363: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1363_456 at time 1101555 ps $setuphold (posedge CLKBWRCLK,posedge DIBDI,(0:0:0),(0:0:0),notifier_b,dibdi0_enable_p,dibdi0_enable_p,CLKBWRCLK_delay,DIBDI_delay)  $setup violation detected. Time: 1101555 ps, Data Event Time Stamp: 1100971 ps, Ref Event Time Stamp: 1101555 ps, Limit: 737 ps
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1101.555 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1101.555 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_combine_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3757.273 ; gain = 9.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 13:55:22 2023...
