-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Aug  9 23:55:41 2024
-- Host        : niku_legion running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_data_on_trigger_0_0_stub.vhdl
-- Design      : design_1_data_on_trigger_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    s_axi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_tvalid : in STD_LOGIC;
    maxCount : in STD_LOGIC_VECTOR ( 15 downto 0 );
    trigger : in STD_LOGIC;
    m_axi_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_tvalid : out STD_LOGIC;
    m_axi_tlast : out STD_LOGIC
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk,rstn,s_axi_tdata[31:0],s_axi_tvalid,maxCount[15:0],trigger,m_axi_tdata[31:0],m_axi_tvalid,m_axi_tlast";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "data_on_trigger,Vivado 2019.2";
begin
end;
