---
layout: default
---

<div class="header-container jumbotron">
    <div class="container">
        <h1>RISCV GPU ISA</h1>
	Prof. Taylor's Bespoke Silicon Group is working on the second version of their RISCV based open sourced GPGPU. A GPU extension over RV32 ISA is being developed to improve programmability and utilization of newly introduced hardware features. </br> </br>
        <p><a class="btn btn-primary btn-lg" href="http://bjump.org/manycore" role="button">Learn more</a></p>
    </div>
</div>

<div style="margin-left:5%">
	<h2 class="font-weight-bold text-white"> RV32 Extended GPU Instruction Set </h2>
	<table class="table">
	  <thead class="thead-dark">
	    <tr>
	      <th>Format</th>
	      <th>Name</th>
	      <th>Pseudocode</th>
	    </tr>
	  </thead>
	  <tbody>
	    <tr>
	      <th scope="row">SDW rd rs1 rs2</th>
	      <td>Store from Double Word</td>
	      <td>[rs1, rs2] &lt- rd</td>
	    </tr>
	    <tr>
	      <th scope="row">LDW rd rs1 rs2</th>
	      <td>Load from Double Word</td>
	      <td>rd &lt- [rs1, rs2]</td>
	    </tr>
	  </tbody>
	</table>
</div>
