INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EE 316 Labs/Lab_3/Lab_3.srcs/sources_1/new/BCD_to_7Segment_LED_Display_Structural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7Segment_LED_Display_Structural
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EE 316 Labs/Lab_3/Lab_3.srcs/sim_1/new/tb_BCD_to_7Segment_LED_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BCD_to_7Segment_LED_Display
