add wave -position insertpoint  \
sim:/G1_Processor_tb/dut/Ex/alu_result
add wave -position insertpoint  \
sim:/G1_Processor_tb/dut/writeback_stage/writeback_data_out
add wave -position insertpoint  \
sim:/G1_Processor_tb/clk
add wave -position insertpoint  \
sim:/G1_Processor_tb/dut/ifS/PC
add wave -position insertpoint  \
sim:/G1_Processor_tb/dut/rF/regMem
add wave -position insertpoint  \
sim:/G1_Processor_tb/dut/ifS/instructions/rom
add wave -position insertpoint  \
sim:/G1_Processor_tb/dut/ifS/instruction


FETCH:
add wave -position insertpoint sim:/G1_Processor_tb/dut/ifS/*
add wave -position insertpoint sim:/G1_Processor_tb/dut/f2d/*

DECODE:
add wave -position insertpoint sim:/G1_Processor_tb/dut/ifS/PC
add wave -position insertpoint sim:/G1_Processor_tb/dut/rF/regMem
add wave -position insertpoint sim:/G1_Processor_tb/dut/Ex/alu_result
add wave -position insertpoint sim:/G1_Processor_tb/dut/Ex/alu_result
add wave -position insertpoint sim:/G1_Processor_tb/dut/Ex/reg1
add wave -position insertpoint sim:/G1_Processor_tb/dut/Ex/mem_result
add wave -position insertpoint sim:/G1_Processor_tb/dut/Ex/wb_result
add wave -position insertpoint sim:/G1_Processor_tb/dut/Ex/reg1_sel
add wave -position insertpoint sim:/G1_Processor_tb/dut/Ex/reg1_alu
add wave -position insertpoint sim:/G1_Processor_tb/dut/memory_stage/alu_result
add wave -position insertpoint sim:/G1_Processor_tb/dut/memory_stage/write_data_a
add wave -position insertpoint sim:/G1_Processor_tb/dut/memory_stage/write_enable
add wave -position insertpoint sim:/G1_Processor_tb/dut/memory_stage/read_enable 
add wave -position insertpoint sim:/G1_Processor_tb/dut/memory_stage/address_a

add wave -position insertpoint sim:/G1_Processor_tb/dut/rF/writeEn
add wave -position insertpoint sim:/G1_Processor_tb/dut/f2d/*
add wave -position insertpoint sim:/G1_Processor_tb/dut/id/*