// Seed: 1139229117
module module_0 #(
    parameter id_5 = 32'd14
) (
    input tri0 id_0
    , id_3,
    input tri1 id_1
);
  uwire id_4;
  wire _id_5;
  logic id_6;
  integer id_7;
  logic [7:0][id_5 : -1] id_8;
  initial {id_8[-1'b0], id_5} = 1;
  assign module_1.id_3 = 0;
  assign id_4 = id_0 - id_5;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri id_3,
    input uwire id_4,
    output supply0 id_5
);
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
