Analysis & Synthesis report for servant_1_3_0
Tue Apr 22 13:21:53 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 21. Source assignments for serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 22. Source assignments for servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated
 23. Parameter Settings for User Entity Instance: Top-level Entity: |servive
 24. Parameter Settings for User Entity Instance: servive_clock_gen:clock_gen|altpll:pll
 25. Parameter Settings for User Entity Instance: servant_spi_top:servant
 26. Parameter Settings for User Entity Instance: servant_spi_top:servant|servant_mux:servant_mux
 27. Parameter Settings for User Entity Instance: servant_spi_top:servant|servant_spi_master_if:spi_master_if
 28. Parameter Settings for User Entity Instance: servant_spi_top:servant|servant_timer:timer
 29. Parameter Settings for User Entity Instance: servant_spi_top:servant|serv_rf_ram:rf_ram
 30. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu
 31. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|servile_mux:mux
 32. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if
 33. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu
 34. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state
 35. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_decode:decode
 36. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec
 37. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg:bufreg
 38. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_ctrl:ctrl
 39. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_alu:alu
 40. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_rf_if:rf_if
 41. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_mem_if:mem_if
 42. Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_csr:gen_csr.csr
 43. Parameter Settings for User Entity Instance: serial_out:serial_out|uart_rx:uart_rx_inst
 44. Parameter Settings for User Entity Instance: serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo
 45. Parameter Settings for User Entity Instance: serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo
 46. Parameter Settings for Inferred Entity Instance: servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0
 47. altpll Parameter Settings by Entity Instance
 48. scfifo Parameter Settings by Entity Instance
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic"
 51. Port Connectivity Checks: "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish"
 52. Port Connectivity Checks: "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_ctrl:ctrl"
 53. Port Connectivity Checks: "servant_spi_top:servant|servile:cpu|serv_top:cpu"
 54. Port Connectivity Checks: "servant_spi_top:servant|servile:cpu"
 55. Port Connectivity Checks: "servant_spi_top:servant|servant_spi_master_if:spi_master_if"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 22 13:21:53 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; servant_1_3_0                               ;
; Top-level Entity Name              ; servive                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,102                                       ;
;     Total combinational functions  ; 953                                         ;
;     Dedicated logic registers      ; 569                                         ;
; Total registers                    ; 569                                         ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,664                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; servive            ; servant_1_3_0      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; ./src/servant_1.3.0/sw/blinky.hex        ;
;      ; 262144                                   ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; ../serial_out/synthesis/submodules/uart_rx.v                       ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/uart_rx.v                                             ;             ;
; ../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v        ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v                              ;             ;
; ../serial_out/synthesis/serial_out.v                               ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/serial_out/synthesis/serial_out.v                                                     ;             ;
; src/servant_1.3.0/servant_spi/servant_spi_top.v                    ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v                    ;             ;
; src/servant_1.3.0/servant_spi/servant_spi_master_if.v              ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v              ;             ;
; src/serv_1.3.0/rtl/serv_bufreg.v                                   ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg.v                                   ;             ;
; src/serv_1.3.0/rtl/serv_bufreg2.v                                  ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg2.v                                  ;             ;
; src/serv_1.3.0/rtl/serv_alu.v                                      ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_alu.v                                      ;             ;
; src/serv_1.3.0/rtl/serv_csr.v                                      ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_csr.v                                      ;             ;
; src/serv_1.3.0/rtl/serv_ctrl.v                                     ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_ctrl.v                                     ;             ;
; src/serv_1.3.0/rtl/serv_decode.v                                   ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_decode.v                                   ;             ;
; src/serv_1.3.0/rtl/serv_immdec.v                                   ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_immdec.v                                   ;             ;
; src/serv_1.3.0/rtl/serv_mem_if.v                                   ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_mem_if.v                                   ;             ;
; src/serv_1.3.0/rtl/serv_rf_if.v                                    ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_if.v                                    ;             ;
; src/serv_1.3.0/rtl/serv_rf_ram_if.v                                ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram_if.v                                ;             ;
; src/serv_1.3.0/rtl/serv_rf_ram.v                                   ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram.v                                   ;             ;
; src/serv_1.3.0/rtl/serv_state.v                                    ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_state.v                                    ;             ;
; src/serv_1.3.0/rtl/serv_top.v                                      ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v                                      ;             ;
; src/servile_1.3.0/servile/servile_mux.v                            ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile_mux.v                            ;             ;
; src/servile_1.3.0/servile/servile_arbiter.v                        ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile_arbiter.v                        ;             ;
; src/servile_1.3.0/servile/servile.v                                ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile.v                                ;             ;
; src/servant_1.3.0/servant/servant_timer.v                          ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servant_timer.v                          ;             ;
; src/servant_1.3.0/servant/servant_gpio.v                           ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servant_gpio.v                           ;             ;
; src/servant_1.3.0/servant/servant_mux.v                            ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servant_mux.v                            ;             ;
; src/servant_1.3.0/servant/servive_clock_gen.v                      ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v                      ;             ;
; src/servant_1.3.0/servant/servive.v                                ; yes             ; User Verilog HDL File                                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v                                ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                            ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;             ;
; db/altpll_o6l.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altpll_o6l.tdf                                                  ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;             ;
; db/scfifo_jr21.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/scfifo_jr21.tdf                                                 ;             ;
; db/a_dpfifo_l011.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/a_dpfifo_l011.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/cntr_do7.tdf                                                    ;             ;
; db/altsyncram_nio1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf                                             ;             ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/cntr_1ob.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                                ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld  ;
; db/ip/sld96f8cc7d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                              ;             ;
; db/altsyncram_qvg1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_qvg1.tdf                                             ;             ;
; db/altsyncram_p6j1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_p6j1.tdf                                             ;             ;
; db/servant_1_3_0.ram0_servant_spi_ram_15ee90e9.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/servant_1_3_0.ram0_servant_spi_ram_15ee90e9.hdl.mif             ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,102                                                                   ;
;                                             ;                                                                         ;
; Total combinational functions               ; 953                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                         ;
;     -- 4 input functions                    ; 426                                                                     ;
;     -- 3 input functions                    ; 263                                                                     ;
;     -- <=2 input functions                  ; 264                                                                     ;
;                                             ;                                                                         ;
; Logic elements by mode                      ;                                                                         ;
;     -- normal mode                          ; 808                                                                     ;
;     -- arithmetic mode                      ; 145                                                                     ;
;                                             ;                                                                         ;
; Total registers                             ; 569                                                                     ;
;     -- Dedicated logic registers            ; 569                                                                     ;
;     -- I/O registers                        ; 0                                                                       ;
;                                             ;                                                                         ;
; I/O pins                                    ; 15                                                                      ;
; Total memory bits                           ; 1664                                                                    ;
;                                             ;                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                       ;
;                                             ;                                                                         ;
; Total PLLs                                  ; 1                                                                       ;
;     -- PLLs                                 ; 1                                                                       ;
;                                             ;                                                                         ;
; Maximum fan-out node                        ; servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|clk[0] ;
; Maximum fan-out                             ; 321                                                                     ;
; Total fan-out                               ; 5046                                                                    ;
; Average fan-out                             ; 3.21                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |servive                                                                                                                                ; 953 (1)             ; 569 (0)                   ; 1664        ; 0            ; 0       ; 0         ; 15   ; 0            ; |servive                                                                                                                                                                                                                                                                                                                                            ; servive                           ; work         ;
;    |serial_out:serial_out|                                                                                                              ; 154 (1)             ; 145 (9)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out                                                                                                                                                                                                                                                                                                                      ; serial_out                        ; work         ;
;       |serial_out_jtag_uart_0:jtag_uart_0_kavish|                                                                                       ; 87 (4)              ; 81 (5)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish                                                                                                                                                                                                                                                                            ; serial_out_jtag_uart_0            ; work         ;
;          |alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 47 (47)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                 ; alt_jtag_atlantic                 ; work         ;
;          |serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|                                                          ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r                                                                                                                                                                                                        ; serial_out_jtag_uart_0_scfifo_r   ; work         ;
;             |scfifo:rfifo|                                                                                                              ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                           ; scfifo                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                ; scfifo_jr21                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                           ; a_dpfifo_l011                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 11 (5)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                   ; a_fefifo_7cf                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                              ; cntr_do7                          ; work         ;
;          |serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w                                                                                                                                                                                                        ; serial_out_jtag_uart_0_scfifo_w   ; work         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                           ; scfifo                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                ; scfifo_jr21                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                           ; a_dpfifo_l011                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                   ; a_fefifo_7cf                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                              ; cntr_do7                          ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                   ; altsyncram_nio1                   ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                     ; cntr_1ob                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                           ; cntr_1ob                          ; work         ;
;       |uart_rx:uart_rx_inst|                                                                                                            ; 66 (66)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|serial_out:serial_out|uart_rx:uart_rx_inst                                                                                                                                                                                                                                                                                                 ; uart_rx                           ; work         ;
;    |servant_spi_top:servant|                                                                                                            ; 663 (0)             ; 338 (0)                   ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant                                                                                                                                                                                                                                                                                                                    ; servant_spi_top                   ; work         ;
;       |serv_rf_ram:rf_ram|                                                                                                              ; 2 (2)               ; 1 (1)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|serv_rf_ram:rf_ram                                                                                                                                                                                                                                                                                                 ; serv_rf_ram                       ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_qvg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_qvg1                   ; work         ;
;       |servant_gpio:gpio|                                                                                                               ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servant_gpio:gpio                                                                                                                                                                                                                                                                                                  ; servant_gpio                      ; work         ;
;       |servant_mux:servant_mux|                                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servant_mux:servant_mux                                                                                                                                                                                                                                                                                            ; servant_mux                       ; work         ;
;       |servant_spi_master_if:spi_master_if|                                                                                             ; 188 (188)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if                                                                                                                                                                                                                                                                                ; servant_spi_master_if             ; work         ;
;       |servant_timer:timer|                                                                                                             ; 98 (98)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servant_timer:timer                                                                                                                                                                                                                                                                                                ; servant_timer                     ; work         ;
;       |servile:cpu|                                                                                                                     ; 373 (14)            ; 185 (3)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu                                                                                                                                                                                                                                                                                                        ; servile                           ; work         ;
;          |serv_rf_ram_if:rf_ram_if|                                                                                                     ; 40 (40)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if                                                                                                                                                                                                                                                                               ; serv_rf_ram_if                    ; work         ;
;          |serv_top:cpu|                                                                                                                 ; 291 (0)             ; 164 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu                                                                                                                                                                                                                                                                                           ; serv_top                          ; work         ;
;             |serv_alu:alu|                                                                                                              ; 14 (14)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_alu:alu                                                                                                                                                                                                                                                                              ; serv_alu                          ; work         ;
;             |serv_bufreg2:bufreg2|                                                                                                      ; 83 (83)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg2:bufreg2                                                                                                                                                                                                                                                                      ; serv_bufreg2                      ; work         ;
;             |serv_bufreg:bufreg|                                                                                                        ; 9 (9)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg:bufreg                                                                                                                                                                                                                                                                        ; serv_bufreg                       ; work         ;
;             |serv_csr:gen_csr.csr|                                                                                                      ; 29 (29)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_csr:gen_csr.csr                                                                                                                                                                                                                                                                      ; serv_csr                          ; work         ;
;             |serv_ctrl:ctrl|                                                                                                            ; 45 (45)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_ctrl:ctrl                                                                                                                                                                                                                                                                            ; serv_ctrl                         ; work         ;
;             |serv_decode:decode|                                                                                                        ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_decode:decode                                                                                                                                                                                                                                                                        ; serv_decode                       ; work         ;
;             |serv_immdec:immdec|                                                                                                        ; 38 (38)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec                                                                                                                                                                                                                                                                        ; serv_immdec                       ; work         ;
;             |serv_mem_if:mem_if|                                                                                                        ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_mem_if:mem_if                                                                                                                                                                                                                                                                        ; serv_mem_if                       ; work         ;
;             |serv_rf_if:rf_if|                                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_rf_if:rf_if                                                                                                                                                                                                                                                                          ; serv_rf_if                        ; work         ;
;             |serv_state:state|                                                                                                          ; 36 (36)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state                                                                                                                                                                                                                                                                          ; serv_state                        ; work         ;
;          |servile_arbiter:arbiter|                                                                                                      ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|servile_arbiter:arbiter                                                                                                                                                                                                                                                                                ; servile_arbiter                   ; work         ;
;          |servile_mux:mux|                                                                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servant_spi_top:servant|servile:cpu|servile_mux:mux                                                                                                                                                                                                                                                                                        ; servile_mux                       ; work         ;
;    |servive_clock_gen:clock_gen|                                                                                                        ; 10 (9)              ; 11 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servive_clock_gen:clock_gen                                                                                                                                                                                                                                                                                                                ; servive_clock_gen                 ; work         ;
;       |altpll:pll|                                                                                                                      ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servive_clock_gen:clock_gen|altpll:pll                                                                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;          |altpll_o6l:auto_generated|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated                                                                                                                                                                                                                                                                           ; altpll_o6l                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 75 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 70 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 576          ; 2            ; 576          ; 2            ; 1152 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|state                                                                                                                            ;
+-------------------------+--------------+-----------------+---------------------+-------------------------+-------------------------+-------------------------+------------------------+------------+------------------+
; Name                    ; state.FINISH ; state.READ_DATA ; state.TRANSMIT_DATA ; state.TRANSMIT_ADDRESS3 ; state.TRANSMIT_ADDRESS2 ; state.TRANSMIT_ADDRESS1 ; state.TRANSMIT_COMMAND ; state.IDLE ; state.TEMP_STATE ;
+-------------------------+--------------+-----------------+---------------------+-------------------------+-------------------------+-------------------------+------------------------+------------+------------------+
; state.IDLE              ; 0            ; 0               ; 0                   ; 0                       ; 0                       ; 0                       ; 0                      ; 0          ; 0                ;
; state.TRANSMIT_COMMAND  ; 0            ; 0               ; 0                   ; 0                       ; 0                       ; 0                       ; 1                      ; 1          ; 0                ;
; state.TRANSMIT_ADDRESS1 ; 0            ; 0               ; 0                   ; 0                       ; 0                       ; 1                       ; 0                      ; 1          ; 0                ;
; state.TRANSMIT_ADDRESS2 ; 0            ; 0               ; 0                   ; 0                       ; 1                       ; 0                       ; 0                      ; 1          ; 0                ;
; state.TRANSMIT_ADDRESS3 ; 0            ; 0               ; 0                   ; 1                       ; 0                       ; 0                       ; 0                      ; 1          ; 0                ;
; state.TRANSMIT_DATA     ; 0            ; 0               ; 1                   ; 0                       ; 0                       ; 0                       ; 0                      ; 1          ; 0                ;
; state.READ_DATA         ; 0            ; 1               ; 0                   ; 0                       ; 0                       ; 0                       ; 0                      ; 1          ; 0                ;
; state.FINISH            ; 1            ; 0               ; 0                   ; 0                       ; 0                       ; 0                       ; 0                      ; 1          ; 0                ;
; state.TEMP_STATE        ; 0            ; 0               ; 0                   ; 0                       ; 0                       ; 0                       ; 0                      ; 1          ; 1                ;
+-------------------------+--------------+-----------------+---------------------+-------------------------+-------------------------+-------------------------+------------------------+------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rvalid          ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[7]        ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[0]        ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|read_req        ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[1]        ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|read            ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[2]        ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|write_valid     ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[3]        ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|write           ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[4]        ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[5]        ; yes                                                              ; yes                                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[6]        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 16                                                                                                  ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                       ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                  ; Latch Enable Signal                                                                ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|WideNor2               ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|WideNor2               ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[7]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[15] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[23] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[23] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[15] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[7]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[31] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wb_ack          ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wb_ack                 ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[0]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[1]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[14] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[6]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[22] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[22] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[14] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[6]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[30] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[5]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[13] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[21] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[13] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[21] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[5]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[29] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[12] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[4]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[20] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[20] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[12] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[4]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[28] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[3]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[11] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[19] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[11] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[19] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[3]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[27] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[18] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[10] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[2]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[26] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[2]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[10] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[18] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[9]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[17] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[1]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[25] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[9]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[17] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[16] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[8]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[0]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wr_data_reg[24] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[8]  ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[16] ; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; yes                    ;
; Number of user-specified and inferred latches = 63                          ;                                                                                    ;                        ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Register name                                                                                                                                                                                                                                ; Reason for Removal                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0..5] ; Stuck at GND due to stuck port clock_enable  ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0..5]       ; Lost fanout                                  ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[0..7]                                                                                                       ; Lost fanout                                  ;
; serial_out:serial_out|av_address                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in       ;
; serial_out:serial_out|av_chipselect                                                                                                                                                                                                          ; Merged with serial_out:serial_out|av_write_n ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state~4                                                                                                                                                                          ; Lost fanout                                  ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state~5                                                                                                                                                                          ; Lost fanout                                  ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state~6                                                                                                                                                                          ; Lost fanout                                  ;
; Total Number of Removed Registers = 25                                                                                                                                                                                                       ;                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; Stuck at GND                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                           ;                                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[7],                                                                                                 ;
;                                                                                                                                                                                                                                           ;                                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[6],                                                                                                 ;
;                                                                                                                                                                                                                                           ;                                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[5],                                                                                                 ;
;                                                                                                                                                                                                                                           ;                                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[4],                                                                                                 ;
;                                                                                                                                                                                                                                           ;                                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[3],                                                                                                 ;
;                                                                                                                                                                                                                                           ;                                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[2],                                                                                                 ;
;                                                                                                                                                                                                                                           ;                                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[1],                                                                                                 ;
;                                                                                                                                                                                                                                           ;                                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 569   ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 198   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 389   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk                                                                                                                                                                                                                                                          ; 46      ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk_delay                                                                                                                                                                                                                                                    ; 2       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; 11      ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|t_dav                                                                                                                                                                                                                                                           ; 2       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                 ; 2       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                 ; 1       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|av_waitrequest                                                                                                                                                                                                                                                  ; 3       ;
; serial_out:serial_out|av_write_n                                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                           ;
+-------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                         ; Megafunction                                            ; Type ;
+-------------------------------------------------------+---------------------------------------------------------+------+
; servant_spi_top:servant|serv_rf_ram:rf_ram|rdata[0,1] ; servant_spi_top:servant|serv_rf_ram:rf_ram|memory_rtl_0 ; RAM  ;
+-------------------------------------------------------+---------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state|o_ctrl_jump                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|bit_cnt[1]                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|count[1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |servive|servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if|rcnt[2]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |servive|servant_spi_top:servant|servant_timer:timer|mtimecmp[29]                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |servive|serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[2]                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|td_shift[9] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg2:bufreg2|dat[4]                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|td_shift[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|td_shift[5] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |servive|serial_out:serial_out|uart_rx:uart_rx_inst|counter[16]                                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg2:bufreg2|dat[16]                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|byte_offset[0]                                                             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|spi_out_reg[5]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|state                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |servive|servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if|o_waddr[6]                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |servive|servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if|o_waddr[4]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|sel_dec_last[1]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|sel_dec_start[1]                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |servive ;
+----------------+-----------------------------------+--------------------+
; Parameter Name ; Value                             ; Type               ;
+----------------+-----------------------------------+--------------------+
; memfile        ; ./src/servant_1.3.0/sw/blinky.hex ; Untyped            ;
; memsize        ; 262144                            ; Untyped            ;
+----------------+-----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servive_clock_gen:clock_gen|altpll:pll ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 8                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 250               ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; NONE              ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; altpll_o6l        ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant ;
+----------------+-----------------------------------+-----------------+
; Parameter Name ; Value                             ; Type            ;
+----------------+-----------------------------------+-----------------+
; memfile        ; ./src/servant_1.3.0/sw/blinky.hex ; String          ;
; memsize        ; 262144                            ; Signed Integer  ;
; reset_strategy ; MINI                              ; String          ;
; width          ; 1                                 ; Signed Integer  ;
; sim            ; 0                                 ; Signed Integer  ;
; debug          ; 0                                 ; Unsigned Binary ;
; with_csr       ; 1                                 ; Signed Integer  ;
; compress       ; 0                                 ; Unsigned Binary ;
; align          ; 0                                 ; Unsigned Binary ;
+----------------+-----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servant_mux:servant_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; sim            ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servant_spi_master_if:spi_master_if ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; ADDRESS_WIDTH  ; 24    ; Signed Integer                                                                  ;
; CLOCK_DIVIDER  ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servant_timer:timer ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                  ;
; RESET_STRATEGY ; MINI  ; String                                                          ;
; DIVIDER        ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|serv_rf_ram:rf_ram ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                 ;
; csr_regs       ; 4     ; Signed Integer                                                 ;
; depth          ; 576   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu ;
+----------------+----------------------------------+------------------------------+
; Parameter Name ; Value                            ; Type                         ;
+----------------+----------------------------------+------------------------------+
; width          ; 1                                ; Signed Integer               ;
; reset_pc       ; 00000000000000000000000000000000 ; Unsigned Binary              ;
; reset_strategy ; MINI                             ; String                       ;
; rf_width       ; 2                                ; Signed Integer               ;
; sim            ; 0                                ; Unsigned Binary              ;
; debug          ; 0                                ; Unsigned Binary              ;
; with_c         ; 0                                ; Unsigned Binary              ;
; with_csr       ; 1                                ; Unsigned Binary              ;
; with_mdu       ; 0                                ; Unsigned Binary              ;
; B              ; 0                                ; Signed Integer               ;
; regs           ; 00000000000000000000000000100100 ; Unsigned Binary              ;
; rf_l2d         ; 10                               ; Signed Integer               ;
+----------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|servile_mux:mux ;
+----------------+----------------------------------+----------------------------------------------+
; Parameter Name ; Value                            ; Type                                         ;
+----------------+----------------------------------+----------------------------------------------+
; sim            ; 0                                ; Unsigned Binary                              ;
; sim_sig_adr    ; 10000000000000000000000000000000 ; Unsigned Binary                              ;
; sim_halt_adr   ; 10010000000000000000000000000000 ; Unsigned Binary                              ;
+----------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; width          ; 2                                ; Signed Integer                                        ;
; W              ; 1                                ; Signed Integer                                        ;
; reset_strategy ; MINI                             ; String                                                ;
; csr_regs       ; 00000000000000000000000000000100 ; Unsigned Binary                                       ;
; B              ; 0                                ; Signed Integer                                        ;
; raw            ; 6                                ; Signed Integer                                        ;
; l2w            ; 1                                ; Signed Integer                                        ;
; aw             ; 10                               ; Signed Integer                                        ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu ;
+----------------+----------------------------------+-------------------------------------------+
; Parameter Name ; Value                            ; Type                                      ;
+----------------+----------------------------------+-------------------------------------------+
; WITH_CSR       ; 1                                ; Signed Integer                            ;
; W              ; 1                                ; Signed Integer                            ;
; B              ; 0                                ; Signed Integer                            ;
; PRE_REGISTER   ; 1                                ; Unsigned Binary                           ;
; RESET_STRATEGY ; MINI                             ; String                                    ;
; RESET_PC       ; 00000000000000000000000000000000 ; Unsigned Binary                           ;
; DEBUG          ; 0                                ; Unsigned Binary                           ;
; MDU            ; 0                                ; Unsigned Binary                           ;
; COMPRESSED     ; 0                                ; Unsigned Binary                           ;
; ALIGN          ; 0                                ; Unsigned Binary                           ;
+----------------+----------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; RESET_STRATEGY ; MINI  ; String                                                                                ;
; WITH_CSR       ; 1     ; Unsigned Binary                                                                       ;
; ALIGN          ; 0     ; Unsigned Binary                                                                       ;
; MDU            ; 0     ; Unsigned Binary                                                                       ;
; W              ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_decode:decode ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; PRE_REGISTER   ; 1     ; Unsigned Binary                                                                         ;
; MDU            ; 0     ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec ;
+------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                            ;
+------------------------+-------+---------------------------------------------------------------------------------+
; SHARED_RFADDR_IMM_REGS ; 1     ; Signed Integer                                                                  ;
+------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg:bufreg ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; MDU            ; 0     ; Unsigned Binary                                                                         ;
; W              ; 1     ; Signed Integer                                                                          ;
; B              ; 0     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_ctrl:ctrl ;
+----------------+----------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                     ;
+----------------+----------------------------------+----------------------------------------------------------+
; RESET_STRATEGY ; MINI                             ; String                                                   ;
; RESET_PC       ; 00000000000000000000000000000000 ; Unsigned Binary                                          ;
; WITH_CSR       ; 1                                ; Signed Integer                                           ;
; W              ; 1                                ; Signed Integer                                           ;
; B              ; 0                                ; Signed Integer                                           ;
+----------------+----------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_alu:alu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                    ;
; B              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_rf_if:rf_if ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WITH_CSR       ; 1     ; Signed Integer                                                                        ;
; W              ; 1     ; Signed Integer                                                                        ;
; B              ; 0     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_mem_if:mem_if ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WITH_CSR       ; 1     ; Unsigned Binary                                                                         ;
; W              ; 1     ; Signed Integer                                                                          ;
; B              ; 0     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_csr:gen_csr.csr ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; RESET_STRATEGY ; MINI  ; String                                                                                    ;
; W              ; 1     ; Signed Integer                                                                            ;
; B              ; 0     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_out:serial_out|uart_rx:uart_rx_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; BAUD_TICKS     ; 28581 ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 2                    ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 576                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 2                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                 ;
; NUMWORDS_B                         ; 576                  ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qvg1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; servive_clock_gen:clock_gen|altpll:pll ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                ;
; Entity Instance            ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                               ;
; Entity Instance            ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                  ;
; Entity Instance                           ; servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 2                                                                  ;
;     -- NUMWORDS_A                         ; 576                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 2                                                                  ;
;     -- NUMWORDS_B                         ; 576                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
+-------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic"                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish"                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read_n     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_readdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_irq        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_ctrl:ctrl" ;
+----------+-------+----------+---------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                       ;
+----------+-------+----------+---------------------------------------------------------------+
; i_iscomp ; Input ; Info     ; Stuck at GND                                                  ;
+----------+-------+----------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "servant_spi_top:servant|servile:cpu|serv_top:cpu"                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_ext_rs1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ext_rs2    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ext_funct3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_ext_rd     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_ext_ready  ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_mdu_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "servant_spi_top:servant|servile:cpu"                                                                ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_wb_mem_adr[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_wb_mem_adr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "servant_spi_top:servant|servant_spi_master_if:spi_master_if" ;
+--------------+--------+----------+------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                              ;
+--------------+--------+----------+------------------------------------------------------+
; configed_out ; Output ; Info     ; Explicitly unconnected                               ;
; temp_state   ; Output ; Info     ; Explicitly unconnected                               ;
+--------------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 494                         ;
;     CLR               ; 49                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 227                         ;
;     ENA CLR           ; 76                          ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA SCLR          ; 3                           ;
;     ENA SLD           ; 3                           ;
;     SCLR              ; 40                          ;
;     plain             ; 45                          ;
; cycloneiii_lcell_comb ; 828                         ;
;     arith             ; 137                         ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 41                          ;
;     normal            ; 691                         ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 191                         ;
;         4 data inputs ; 371                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 22 13:21:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off servant_1_3_0 -c servant_1_3_0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/uart_rx.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file /serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v
    Info (12023): Found entity 1: serial_out_jtag_uart_0_sim_scfifo_w File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: serial_out_jtag_uart_0_scfifo_w File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: serial_out_jtag_uart_0_sim_scfifo_r File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: serial_out_jtag_uart_0_scfifo_r File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: serial_out_jtag_uart_0 File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file /serv_project/build/servant_1.3.0/serial_out/synthesis/serial_out.v
    Info (12023): Found entity 1: serial_out File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/serial_out.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_top.v
    Info (12023): Found entity 1: servant_spi_top File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_slave_if.v
    Info (12023): Found entity 1: servant_spi_slave_if File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_ram.v
    Info (12023): Found entity 1: servant_spi_ram File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_ram.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_master_if.v
    Info (12023): Found entity 1: servant_spi_master_if File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_bufreg.v
    Info (12023): Found entity 1: serv_bufreg File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_bufreg2.v
    Info (12023): Found entity 1: serv_bufreg2 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_alu.v
    Info (12023): Found entity 1: serv_alu File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_alu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_csr.v
    Info (12023): Found entity 1: serv_csr File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_csr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_ctrl.v
    Info (12023): Found entity 1: serv_ctrl File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_decode.v
    Info (12023): Found entity 1: serv_decode File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_decode.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_immdec.v
    Info (12023): Found entity 1: serv_immdec File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_immdec.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_mem_if.v
    Info (12023): Found entity 1: serv_mem_if File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_mem_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_if.v
    Info (12023): Found entity 1: serv_rf_if File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_ram_if.v
    Info (12023): Found entity 1: serv_rf_ram_if File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_ram.v
    Info (12023): Found entity 1: serv_rf_ram File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_state.v
    Info (12023): Found entity 1: serv_state File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_state.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_debug.v
    Info (12023): Found entity 1: serv_debug File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_debug.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_top.v
    Info (12023): Found entity 1: serv_top File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_top.v
    Info (12023): Found entity 1: serv_rf_top File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_aligner.v
    Info (12023): Found entity 1: serv_aligner File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_aligner.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_compdec.v
    Info (12023): Found entity 1: serv_compdec File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_compdec.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_rf_mem_if.v
    Info (12023): Found entity 1: servile_rf_mem_if File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile_rf_mem_if.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_mux.v
    Info (12023): Found entity 1: servile_mux File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile_mux.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_arbiter.v
    Info (12023): Found entity 1: servile_arbiter File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile_arbiter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile.v
    Info (12023): Found entity 1: servile File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_timer.v
    Info (12023): Found entity 1: servant_timer File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servant_timer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_gpio.v
    Info (12023): Found entity 1: servant_gpio File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servant_gpio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_mux.v
    Info (12023): Found entity 1: servant_mux File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servant_mux.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_ram_quartus.sv
    Info (12023): Found entity 1: servant_ram File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servant_ram_quartus.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant.v
    Info (12023): Found entity 1: servant File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servant.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servive_clock_gen.v
    Info (12023): Found entity 1: servive_clock_gen File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servive.v
    Info (12023): Found entity 1: servive File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 2
Info (12127): Elaborating entity "servive" for the top level hierarchy
Info (12128): Elaborating entity "servive_clock_gen" for hierarchy "servive_clock_gen:clock_gen" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 32
Info (12128): Elaborating entity "altpll" for hierarchy "servive_clock_gen:clock_gen|altpll:pll" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v Line: 32
Info (12130): Elaborated megafunction instantiation "servive_clock_gen:clock_gen|altpll:pll" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v Line: 32
Info (12133): Instantiated megafunction "servive_clock_gen:clock_gen|altpll:pll" with the following parameter: File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v Line: 32
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "clk0_divide_by" = "250"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_o6l.tdf
    Info (12023): Found entity 1: altpll_o6l File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altpll_o6l.tdf Line: 28
Info (12128): Elaborating entity "altpll_o6l" for hierarchy "servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated" File: d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "servant_spi_top" for hierarchy "servant_spi_top:servant" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 51
Info (12128): Elaborating entity "servant_mux" for hierarchy "servant_spi_top:servant|servant_mux:servant_mux" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v Line: 122
Info (12128): Elaborating entity "servant_spi_master_if" for hierarchy "servant_spi_top:servant|servant_spi_master_if:spi_master_if" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at servant_spi_master_if.v(59): object "serial_clk_posedge" assigned a value but never read File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 59
Info (10264): Verilog HDL Case Statement information at servant_spi_master_if.v(212): all case item expressions in this case statement are onehot File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 212
Info (10264): Verilog HDL Case Statement information at servant_spi_master_if.v(252): all case item expressions in this case statement are onehot File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 252
Warning (10235): Verilog HDL Always Construct warning at servant_spi_master_if.v(304): variable "wr_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 304
Warning (10235): Verilog HDL Always Construct warning at servant_spi_master_if.v(309): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 309
Warning (10235): Verilog HDL Always Construct warning at servant_spi_master_if.v(309): variable "sel_dec_start" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 309
Warning (10235): Verilog HDL Always Construct warning at servant_spi_master_if.v(310): variable "sel_dec_last" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 310
Warning (10235): Verilog HDL Always Construct warning at servant_spi_master_if.v(311): variable "wb_we" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 311
Warning (10235): Verilog HDL Always Construct warning at servant_spi_master_if.v(317): variable "wb_sel" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 317
Warning (10235): Verilog HDL Always Construct warning at servant_spi_master_if.v(317): variable "configed" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 317
Warning (10235): Verilog HDL Always Construct warning at servant_spi_master_if.v(317): variable "wb_we" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 317
Info (10264): Verilog HDL Case Statement information at servant_spi_master_if.v(292): all case item expressions in this case statement are onehot File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 292
Warning (10240): Verilog HDL Always Construct warning at servant_spi_master_if.v(291): inferring latch(es) for variable "spi_ss", which holds its previous value in one or more paths through the always construct File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Warning (10240): Verilog HDL Always Construct warning at servant_spi_master_if.v(291): inferring latch(es) for variable "wb_ack", which holds its previous value in one or more paths through the always construct File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Warning (10240): Verilog HDL Always Construct warning at servant_spi_master_if.v(291): inferring latch(es) for variable "int_ack", which holds its previous value in one or more paths through the always construct File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Warning (10240): Verilog HDL Always Construct warning at servant_spi_master_if.v(291): inferring latch(es) for variable "wr_data_reg", which holds its previous value in one or more paths through the always construct File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Warning (10240): Verilog HDL Always Construct warning at servant_spi_master_if.v(291): inferring latch(es) for variable "address_reg", which holds its previous value in one or more paths through the always construct File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Warning (10240): Verilog HDL Always Construct warning at servant_spi_master_if.v(291): inferring latch(es) for variable "last_byte", which holds its previous value in one or more paths through the always construct File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Warning (10240): Verilog HDL Always Construct warning at servant_spi_master_if.v(291): inferring latch(es) for variable "cmd_reg", which holds its previous value in one or more paths through the always construct File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "cmd_reg[0]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "cmd_reg[1]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "last_byte[0]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "last_byte[1]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[0]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[1]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[2]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[3]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[4]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[5]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[6]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[7]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[8]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[9]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[10]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[11]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[12]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[13]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[14]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[15]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[16]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[17]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[18]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[19]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[20]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[21]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[22]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "address_reg[23]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[0]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[1]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[2]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[3]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[4]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[5]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[6]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[7]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[8]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[9]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[10]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[11]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[12]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[13]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[14]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[15]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[16]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[17]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[18]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[19]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[20]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[21]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[22]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[23]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[24]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[25]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[26]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[27]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[28]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[29]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[30]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wr_data_reg[31]" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "int_ack" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "wb_ack" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (10041): Inferred latch for "spi_ss" at servant_spi_master_if.v(291) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 291
Info (12128): Elaborating entity "servant_timer" for hierarchy "servant_spi_top:servant|servant_timer:timer" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v Line: 188
Info (12128): Elaborating entity "servant_gpio" for hierarchy "servant_spi_top:servant|servant_gpio:gpio" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v Line: 196
Info (12128): Elaborating entity "serv_rf_ram" for hierarchy "servant_spi_top:servant|serv_rf_ram:rf_ram" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v Line: 208
Info (12128): Elaborating entity "servile" for hierarchy "servant_spi_top:servant|servile:cpu" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v Line: 245
Warning (10230): Verilog HDL assignment warning at servile.v(282): truncated value with size 4 to match size of target (3) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile.v Line: 282
Warning (10230): Verilog HDL assignment warning at servile.v(284): truncated value with size 4 to match size of target (3) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile.v Line: 284
Info (12128): Elaborating entity "servile_mux" for hierarchy "servant_spi_top:servant|servile:cpu|servile_mux:mux" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile.v Line: 128
Info (12128): Elaborating entity "servile_arbiter" for hierarchy "servant_spi_top:servant|servile:cpu|servile_arbiter:arbiter" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile.v Line: 150
Info (12128): Elaborating entity "serv_rf_ram_if" for hierarchy "servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile.v Line: 182
Warning (10230): Verilog HDL assignment warning at serv_rf_ram_if.v(94): truncated value with size 32 to match size of target (5) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram_if.v Line: 94
Info (12128): Elaborating entity "serv_top" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servile_1.3.0/servile/servile.v Line: 277
Info (12128): Elaborating entity "serv_state" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 287
Info (12128): Elaborating entity "serv_decode" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_decode:decode" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 353
Info (12128): Elaborating entity "serv_immdec" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 373
Info (12128): Elaborating entity "serv_bufreg" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg:bufreg" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 398
Info (12128): Elaborating entity "serv_bufreg2" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg2:bufreg2" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 422
Warning (10230): Verilog HDL assignment warning at serv_bufreg2.v(43): truncated value with size 32 to match size of target (6) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg2.v Line: 43
Info (12128): Elaborating entity "serv_ctrl" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_ctrl:ctrl" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 453
Info (12128): Elaborating entity "serv_alu" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_alu:alu" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 472
Info (12128): Elaborating entity "serv_rf_if" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_rf_if:rf_if" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 521
Info (12128): Elaborating entity "serv_mem_if" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_mem_if:mem_if" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 543
Info (12128): Elaborating entity "serv_csr" for hierarchy "servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_csr:gen_csr.csr" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v Line: 582
Info (12128): Elaborating entity "serial_out" for hierarchy "serial_out:serial_out" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 56
Warning (10036): Verilog HDL or VHDL warning at serial_out.v(25): object "temp_data" assigned a value but never read File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/serial_out.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at serial_out.v(66): inferring latch(es) for variable "av_read_n", which holds its previous value in one or more paths through the always construct File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/serial_out.v Line: 66
Info (10041): Inferred latch for "av_read_n" at serial_out.v(66) File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/serial_out.v Line: 66
Info (12128): Elaborating entity "uart_rx" for hierarchy "serial_out:serial_out|uart_rx:uart_rx_inst" File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/serial_out.v Line: 34
Warning (10230): Verilog HDL assignment warning at uart_rx.v(35): truncated value with size 32 to match size of target (4) File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/uart_rx.v Line: 35
Warning (10230): Verilog HDL assignment warning at uart_rx.v(43): truncated value with size 32 to match size of target (4) File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/uart_rx.v Line: 43
Info (12128): Elaborating entity "serial_out_jtag_uart_0" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish" File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/serial_out.v Line: 98
Info (12128): Elaborating entity "serial_out_jtag_uart_0_scfifo_w" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w" File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "serial_out_jtag_uart_0_scfifo_r" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r" File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic" File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic" File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/serv_project/build/servant_1.3.0/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.22.13:21:40 Progress: Loading sld96f8cc7d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 40
        Warning (14320): Synthesized away node "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 70
        Warning (14320): Synthesized away node "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 100
        Warning (14320): Synthesized away node "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 130
        Warning (14320): Synthesized away node "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 160
        Warning (14320): Synthesized away node "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 190
        Warning (14320): Synthesized away node "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 220
        Warning (14320): Synthesized away node "serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]" File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_nio1.tdf Line: 250
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "servant_spi_top:servant|serv_rf_ram:rf_ram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 576
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 576
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "576"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "576"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvg1.tdf
    Info (12023): Found entity 1: altsyncram_qvg1 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altsyncram_qvg1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch servant_spi_top:servant|servant_spi_master_if:spi_master_if|spi_ss has unsafe behavior File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 49
Warning (13012): Latch servant_spi_top:servant|servant_spi_master_if:spi_master_if|int_ack has unsafe behavior File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TEMP_STATE File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 49
Warning (13012): Latch servant_spi_top:servant|servant_spi_master_if:spi_master_if|wb_ack has unsafe behavior File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.FINISH File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 49
Info (13000): Registers with preset signals will power-up high File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 80
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/serv_project/build/servant_1.3.0/fram_connect_debug/servant_1_3_0.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 1111 logic cells
    Info (21064): Implemented 10 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Tue Apr 22 13:21:53 2025
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/serv_project/build/servant_1.3.0/fram_connect_debug/servant_1_3_0.map.smsg.


