# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do sim/run.tcl
# results/sim
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:56:00 on Oct 15,2025
# vlog -reportprogress 300 ../../src/half_adder.v 
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# End time: 13:56:00 on Oct 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:56:00 on Oct 15,2025
# vlog -reportprogress 300 ../../sim/half_adder_tb.v 
# -- Compiling module half_adder_tb
# 
# Top level modules:
# 	half_adder_tb
# End time: 13:56:00 on Oct 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.half_adder_tb 
# Start time: 13:56:00 on Oct 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.half_adder_tb(fast)
# Loading work.half_adder(fast)
# Time | a b | sum carry
#    0 | 0 0 | 0 0
# 10000 | 0 1 | 1 0
# 20000 | 1 0 | 1 0
# 30000 | 1 1 | 0 1
# ** Note: $finish    : ../../sim/half_adder_tb.v(25)
#    Time: 40 ns  Iteration: 0  Instance: /half_adder_tb
# 1
# Break in Module half_adder_tb at ../../sim/half_adder_tb.v line 25
# 0 ps
# 42 ns
# End time: 13:56:08 on Oct 15,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
