{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557244582735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557244582771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 17:56:22 2019 " "Processing started: Tue May  7 17:56:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557244582771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244582771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MovementTest3 -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off MovementTest3 -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244582772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557244583133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557244583133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bat-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/bat-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-rtl " "Found design unit 1: bat-rtl" {  } { { "vhdl/bat-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/bat-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bat-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/bat-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bat " "Found entity 1: bat" {  } { { "vhdl/bat-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/bat-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/score-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/score-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "vhdl/score-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/score-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/score-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/score-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "vhdl/score-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/score-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dividerTp6-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/dividerTp6-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-no_target_specific " "Found design unit 1: clock_divider-no_target_specific" {  } { { "vhdl/dividerTp6-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/dividerTp6-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "vhdl/direction-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600987 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/divider-behavior.vhdl " "Can't analyze file -- file vhdl/divider-behavior.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557244600988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "vhdl/movement-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "vhdl/movement_full-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "vhdl/direction-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600991 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/divider-entity.vhdl " "Can't analyze file -- file vhdl/divider-entity.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557244600992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "vhdl/movement-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "vhdl/movement_full-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/divider-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/divider-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "vhdl/divider-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/divider-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557244600994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244600994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557244601068 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ext_change pong-rtl.vhd(44) " "VHDL Signal Declaration warning at pong-rtl.vhd(44): used explicit default value for signal \"s_ext_change\" because signal was never assigned a value" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557244601072 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dir_X pong-rtl.vhd(45) " "Verilog HDL or VHDL warning at pong-rtl.vhd(45): object \"s_dir_X\" assigned a value but never read" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557244601072 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dir_Y pong-rtl.vhd(45) " "Verilog HDL or VHDL warning at pong-rtl.vhd(45): object \"s_dir_Y\" assigned a value but never read" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557244601072 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_over pong-rtl.vhd(48) " "Verilog HDL or VHDL warning at pong-rtl.vhd(48): object \"s_over\" assigned a value but never read" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557244601072 "|pong"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_button_up pong-rtl.vhd(50) " "VHDL Signal Declaration warning at pong-rtl.vhd(50): used explicit default value for signal \"s_button_up\" because signal was never assigned a value" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557244601072 "|pong"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_button_down pong-rtl.vhd(50) " "VHDL Signal Declaration warning at pong-rtl.vhd(50): used explicit default value for signal \"s_button_down\" because signal was never assigned a value" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557244601072 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movementFullY " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movementFullY\"" {  } { { "vhdl/pong-rtl.vhd" "movementFullY" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244601262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movementFullY\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movementFullY\|movement:mov\"" {  } { { "vhdl/movement_full-rtl.vhd" "mov" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244601349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:movementFullY\|direction:dir " "Elaborating entity \"direction\" for hierarchy \"movement_full:movementFullY\|direction:dir\"" {  } { { "vhdl/movement_full-rtl.vhd" "dir" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244601364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movementFullX " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movementFullX\"" {  } { { "vhdl/pong-rtl.vhd" "movementFullX" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244601378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movementFullX\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movementFullX\|movement:mov\"" {  } { { "vhdl/movement_full-rtl.vhd" "mov" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244601380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:gameScore " "Elaborating entity \"score\" for hierarchy \"score:gameScore\"" {  } { { "vhdl/pong-rtl.vhd" "gameScore" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244601383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bat bat:userBat " "Elaborating entity \"bat\" for hierarchy \"bat:userBat\"" {  } { { "vhdl/pong-rtl.vhd" "userBat" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244601480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clockDivider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clockDivider\"" {  } { { "vhdl/pong-rtl.vhd" "clockDivider" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244601504 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[36\] VCC " "Pin \"playfield\[36\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[37\] VCC " "Pin \"playfield\[37\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[38\] VCC " "Pin \"playfield\[38\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[39\] VCC " "Pin \"playfield\[39\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[40\] VCC " "Pin \"playfield\[40\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[41\] VCC " "Pin \"playfield\[41\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[42\] VCC " "Pin \"playfield\[42\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[43\] VCC " "Pin \"playfield\[43\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[44\] VCC " "Pin \"playfield\[44\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[45\] VCC " "Pin \"playfield\[45\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[46\] VCC " "Pin \"playfield\[46\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[47\] VCC " "Pin \"playfield\[47\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[48\] VCC " "Pin \"playfield\[48\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[49\] VCC " "Pin \"playfield\[49\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[50\] VCC " "Pin \"playfield\[50\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[51\] VCC " "Pin \"playfield\[51\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[52\] VCC " "Pin \"playfield\[52\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[53\] VCC " "Pin \"playfield\[53\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[54\] VCC " "Pin \"playfield\[54\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[55\] VCC " "Pin \"playfield\[55\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[56\] VCC " "Pin \"playfield\[56\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[57\] VCC " "Pin \"playfield\[57\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[58\] VCC " "Pin \"playfield\[58\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[59\] VCC " "Pin \"playfield\[59\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[60\] VCC " "Pin \"playfield\[60\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[61\] VCC " "Pin \"playfield\[61\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[62\] VCC " "Pin \"playfield\[62\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[63\] VCC " "Pin \"playfield\[63\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[64\] VCC " "Pin \"playfield\[64\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[65\] VCC " "Pin \"playfield\[65\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[66\] VCC " "Pin \"playfield\[66\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[67\] VCC " "Pin \"playfield\[67\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[68\] VCC " "Pin \"playfield\[68\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[69\] VCC " "Pin \"playfield\[69\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[70\] VCC " "Pin \"playfield\[70\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[71\] VCC " "Pin \"playfield\[71\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|playfield[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user\[0\] GND " "Pin \"user\[0\]\" is stuck at GND" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|user[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sys\[0\] GND " "Pin \"sys\[0\]\" is stuck at GND" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557244603315 "|pong|sys[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557244603315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557244603502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557244605070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557244605070 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_button_up " "No output dependent on input pin \"n_button_up\"" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557244606085 "|pong|n_button_up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_button_down " "No output dependent on input pin \"n_button_down\"" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557244606085 "|pong|n_button_down"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557244606085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557244606096 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557244606096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557244606096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557244606096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557244606115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 17:56:46 2019 " "Processing ended: Tue May  7 17:56:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557244606115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557244606115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557244606115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557244606115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557244609623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557244609658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 17:56:47 2019 " "Processing started: Tue May  7 17:56:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557244609658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557244609658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MovementTest3 -c pong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MovementTest3 -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557244609658 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557244610961 ""}
{ "Info" "0" "" "Project  = MovementTest3" {  } {  } 0 0 "Project  = MovementTest3" 0 0 "Fitter" 0 0 1557244610981 ""}
{ "Info" "0" "" "Revision = pong" {  } {  } 0 0 "Revision = pong" 0 0 "Fitter" 0 0 1557244610982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557244611163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557244611164 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557244611177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557244611330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557244611330 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557244611949 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557244611998 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557244612709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557244612709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557244612709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557244612709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557244612709 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557244612709 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/TP78/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557244612751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/TP78/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557244612751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/TP78/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557244612751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/TP78/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557244612751 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557244612751 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557244612768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clocks_sdc.tcl " "Synopsys Design Constraints File file not found: 'clocks_sdc.tcl'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557244614475 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557244614484 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557244614491 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557244614491 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557244614492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clock~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557244614556 ""}  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/TP78/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557244614556 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557244615041 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557244615043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557244615044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557244615047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557244615049 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557244615050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557244615050 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557244615051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557244615066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557244615067 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557244615067 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557244615263 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557244615380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557244617677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557244617922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557244617957 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557244619844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557244619844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557244620316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y33 X33_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y33 to location X33_Y43" {  } { { "loc" "" { Generic "/home/student/Desktop/TP78/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y33 to location X33_Y43"} { { 12 { 0 ""} 22 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557244622373 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557244622373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557244623676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557244623676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557244623679 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557244623865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557244623937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557244624358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557244624359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557244624805 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557244625427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1287 " "Peak virtual memory: 1287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557244626795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 17:57:06 2019 " "Processing ended: Tue May  7 17:57:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557244626795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557244626795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557244626795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557244626795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557244634181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557244634204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 17:57:13 2019 " "Processing started: Tue May  7 17:57:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557244634204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557244634204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MovementTest3 -c pong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MovementTest3 -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557244634204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557244634753 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557244636280 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557244636406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557244636961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 17:57:16 2019 " "Processing ended: Tue May  7 17:57:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557244636961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557244636961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557244636961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557244636961 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557244637238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557244638712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557244638780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 17:57:18 2019 " "Processing started: Tue May  7 17:57:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557244638780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557244638780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MovementTest3 -c pong " "Command: quartus_sta MovementTest3 -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557244638781 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1557244639335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557244639488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557244639488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244639612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244639612 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clocks_sdc.tcl " "Synopsys Design Constraints File file not found: 'clocks_sdc.tcl'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557244640027 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244640034 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557244640064 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557244640064 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1557244640069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557244640070 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557244640104 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557244640131 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557244640286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557244640286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.721 " "Worst-case setup slack is -4.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.721            -247.465 clock  " "   -4.721            -247.465 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244640287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clock  " "    0.431               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244640295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557244640297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557244640298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.194 clock  " "   -3.000             -95.194 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244640299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244640299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557244640379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557244640440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557244641129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557244641250 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557244641292 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557244641292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.338 " "Worst-case setup slack is -4.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.338            -226.757 clock  " "   -4.338            -226.757 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244641294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clock  " "    0.380               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244641299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557244641302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557244641304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.194 clock  " "   -3.000             -95.194 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244641306 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557244641348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557244641534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557244641552 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557244641552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.474 " "Worst-case setup slack is -1.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474             -68.832 clock  " "   -1.474             -68.832 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244641554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clock  " "    0.177               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244641557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557244641559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557244641562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.900 clock  " "   -3.000             -68.900 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557244641564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557244641564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557244642193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557244642196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557244642255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 17:57:22 2019 " "Processing ended: Tue May  7 17:57:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557244642255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557244642255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557244642255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557244642255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557244645048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557244645131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 17:57:24 2019 " "Processing started: Tue May  7 17:57:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557244645131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557244645131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MovementTest3 -c pong " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MovementTest3 -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557244645131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557244645605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_85c_slow.vo /home/student/Desktop/TP78/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_85c_slow.vo in folder \"/home/student/Desktop/TP78/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557244646195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_0c_slow.vo /home/student/Desktop/TP78/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_0c_slow.vo in folder \"/home/student/Desktop/TP78/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557244646258 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_min_1200mv_0c_fast.vo /home/student/Desktop/TP78/simulation/modelsim/ simulation " "Generated file pong_min_1200mv_0c_fast.vo in folder \"/home/student/Desktop/TP78/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557244646322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong.vo /home/student/Desktop/TP78/simulation/modelsim/ simulation " "Generated file pong.vo in folder \"/home/student/Desktop/TP78/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557244646388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_85c_v_slow.sdo /home/student/Desktop/TP78/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_85c_v_slow.sdo in folder \"/home/student/Desktop/TP78/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557244646441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_0c_v_slow.sdo /home/student/Desktop/TP78/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_0c_v_slow.sdo in folder \"/home/student/Desktop/TP78/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557244646500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_min_1200mv_0c_v_fast.sdo /home/student/Desktop/TP78/simulation/modelsim/ simulation " "Generated file pong_min_1200mv_0c_v_fast.sdo in folder \"/home/student/Desktop/TP78/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557244646590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_v.sdo /home/student/Desktop/TP78/simulation/modelsim/ simulation " "Generated file pong_v.sdo in folder \"/home/student/Desktop/TP78/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557244646677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1051 " "Peak virtual memory: 1051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557244646744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 17:57:26 2019 " "Processing ended: Tue May  7 17:57:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557244646744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557244646744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557244646744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557244646744 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus Prime Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557244647004 ""}
