Warning (10268): Verilog HDL information at Timer.sv(9): always construct contains both blocking and non-blocking assignments File: C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Tareas/Tarea_2/Timer.sv Line: 9
