{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 00:09:32 2019 " "Info: Processing started: Sun Jun 09 00:09:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q5 -c Q5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q5 -c Q5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\count:counter\[1\] register q\[1\]~reg0 166.42 MHz 6.009 ns Internal " "Info: Clock \"clk\" has Internal fmax of 166.42 MHz between source register \"\\count:counter\[1\]\" and destination register \"q\[1\]~reg0\" (period= 6.009 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.825 ns + Longest register register " "Info: + Longest register to register delay is 5.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\count:counter\[1\] 1 REG LCFF_X26_Y7_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N3; Fanout = 4; REG Node = '\\count:counter\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \count:counter[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.309 ns) 1.081 ns Add0~6 2 COMB LCCOMB_X29_Y9_N2 2 " "Info: 2: + IC(0.772 ns) + CELL(0.309 ns) = 1.081 ns; Loc. = LCCOMB_X29_Y9_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { \count:counter[1] Add0~6 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.116 ns Add0~10 3 COMB LCCOMB_X29_Y9_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.116 ns; Loc. = LCCOMB_X29_Y9_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.151 ns Add0~14 4 COMB LCCOMB_X29_Y9_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.151 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.186 ns Add0~18 5 COMB LCCOMB_X29_Y9_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.186 ns; Loc. = LCCOMB_X29_Y9_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.221 ns Add0~22 6 COMB LCCOMB_X29_Y9_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.221 ns; Loc. = LCCOMB_X29_Y9_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.256 ns Add0~26 7 COMB LCCOMB_X29_Y9_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.256 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.380 ns Add0~30 8 COMB LCCOMB_X29_Y9_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 1.380 ns; Loc. = LCCOMB_X29_Y9_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.415 ns Add0~34 9 COMB LCCOMB_X29_Y9_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.415 ns; Loc. = LCCOMB_X29_Y9_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.450 ns Add0~38 10 COMB LCCOMB_X29_Y9_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.450 ns; Loc. = LCCOMB_X29_Y9_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.485 ns Add0~42 11 COMB LCCOMB_X29_Y9_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.485 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.520 ns Add0~46 12 COMB LCCOMB_X29_Y9_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.520 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.555 ns Add0~50 13 COMB LCCOMB_X29_Y9_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.555 ns; Loc. = LCCOMB_X29_Y9_N24; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.590 ns Add0~54 14 COMB LCCOMB_X29_Y9_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.590 ns; Loc. = LCCOMB_X29_Y9_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.625 ns Add0~58 15 COMB LCCOMB_X29_Y9_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.625 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 1.793 ns Add0~62 16 COMB LCCOMB_X29_Y9_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.168 ns) = 1.793 ns; Loc. = LCCOMB_X29_Y9_N30; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.828 ns Add0~66 17 COMB LCCOMB_X29_Y8_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.828 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.863 ns Add0~70 18 COMB LCCOMB_X29_Y8_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.863 ns; Loc. = LCCOMB_X29_Y8_N2; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.898 ns Add0~74 19 COMB LCCOMB_X29_Y8_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.898 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.933 ns Add0~78 20 COMB LCCOMB_X29_Y8_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.933 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~74 Add0~78 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.968 ns Add0~82 21 COMB LCCOMB_X29_Y8_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.968 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~78 Add0~82 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.003 ns Add0~86 22 COMB LCCOMB_X29_Y8_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 2.003 ns; Loc. = LCCOMB_X29_Y8_N10; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~82 Add0~86 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.038 ns Add0~90 23 COMB LCCOMB_X29_Y8_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 2.038 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'Add0~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~86 Add0~90 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.162 ns Add0~94 24 COMB LCCOMB_X29_Y8_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.124 ns) = 2.162 ns; Loc. = LCCOMB_X29_Y8_N14; Fanout = 2; COMB Node = 'Add0~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~90 Add0~94 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.197 ns Add0~98 25 COMB LCCOMB_X29_Y8_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 2.197 ns; Loc. = LCCOMB_X29_Y8_N16; Fanout = 2; COMB Node = 'Add0~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~94 Add0~98 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.232 ns Add0~102 26 COMB LCCOMB_X29_Y8_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 2.232 ns; Loc. = LCCOMB_X29_Y8_N18; Fanout = 2; COMB Node = 'Add0~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~98 Add0~102 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.267 ns Add0~106 27 COMB LCCOMB_X29_Y8_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.267 ns; Loc. = LCCOMB_X29_Y8_N20; Fanout = 2; COMB Node = 'Add0~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~102 Add0~106 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.302 ns Add0~110 28 COMB LCCOMB_X29_Y8_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.302 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 2; COMB Node = 'Add0~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~106 Add0~110 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.337 ns Add0~114 29 COMB LCCOMB_X29_Y8_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.337 ns; Loc. = LCCOMB_X29_Y8_N24; Fanout = 2; COMB Node = 'Add0~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~110 Add0~114 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.372 ns Add0~118 30 COMB LCCOMB_X29_Y8_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.372 ns; Loc. = LCCOMB_X29_Y8_N26; Fanout = 2; COMB Node = 'Add0~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~114 Add0~118 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.407 ns Add0~122 31 COMB LCCOMB_X29_Y8_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.407 ns; Loc. = LCCOMB_X29_Y8_N28; Fanout = 1; COMB Node = 'Add0~122'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~118 Add0~122 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.532 ns Add0~125 32 COMB LCCOMB_X29_Y8_N30 32 " "Info: 32: + IC(0.000 ns) + CELL(0.125 ns) = 2.532 ns; Loc. = LCCOMB_X29_Y8_N30; Fanout = 32; COMB Node = 'Add0~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~122 Add0~125 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.228 ns) 3.625 ns counter~30 33 COMB LCCOMB_X27_Y7_N18 2 " "Info: 33: + IC(0.865 ns) + CELL(0.228 ns) = 3.625 ns; Loc. = LCCOMB_X27_Y7_N18; Fanout = 2; COMB Node = 'counter~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { Add0~125 counter~30 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.366 ns) 4.524 ns Equal0~4 34 COMB LCCOMB_X26_Y7_N22 2 " "Info: 34: + IC(0.533 ns) + CELL(0.366 ns) = 4.524 ns; Loc. = LCCOMB_X26_Y7_N22; Fanout = 2; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { counter~30 Equal0~4 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.272 ns) 5.031 ns Equal0~5 35 COMB LCCOMB_X26_Y7_N12 2 " "Info: 35: + IC(0.235 ns) + CELL(0.272 ns) = 5.031 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 2; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { Equal0~4 Equal0~5 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.366 ns) 5.670 ns Selector1~0 36 COMB LCCOMB_X26_Y7_N4 1 " "Info: 36: + IC(0.273 ns) + CELL(0.366 ns) = 5.670 ns; Loc. = LCCOMB_X26_Y7_N4; Fanout = 1; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Equal0~5 Selector1~0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.825 ns q\[1\]~reg0 37 REG LCFF_X26_Y7_N5 2 " "Info: 37: + IC(0.000 ns) + CELL(0.155 ns) = 5.825 ns; Loc. = LCFF_X26_Y7_N5; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector1~0 q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 54.03 % ) " "Info: Total cell delay = 3.147 ns ( 54.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 45.97 % ) " "Info: Total interconnect delay = 2.678 ns ( 45.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.825 ns" { \count:counter[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 counter~30 Equal0~4 Equal0~5 Selector1~0 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.825 ns" { \count:counter[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~78 {} Add0~82 {} Add0~86 {} Add0~90 {} Add0~94 {} Add0~98 {} Add0~102 {} Add0~106 {} Add0~110 {} Add0~114 {} Add0~118 {} Add0~122 {} Add0~125 {} counter~30 {} Equal0~4 {} Equal0~5 {} Selector1~0 {} q[1]~reg0 {} } { 0.000ns 0.772ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.865ns 0.533ns 0.235ns 0.273ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns q\[1\]~reg0 3 REG LCFF_X26_Y7_N5 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X26_Y7_N5; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns \\count:counter\[1\] 3 REG LCFF_X26_Y7_N3 4 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X26_Y7_N3; Fanout = 4; REG Node = '\\count:counter\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl \count:counter[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl \count:counter[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} \count:counter[1] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl \count:counter[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} \count:counter[1] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.825 ns" { \count:counter[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 counter~30 Equal0~4 Equal0~5 Selector1~0 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.825 ns" { \count:counter[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~78 {} Add0~82 {} Add0~86 {} Add0~90 {} Add0~94 {} Add0~98 {} Add0~102 {} Add0~106 {} Add0~110 {} Add0~114 {} Add0~118 {} Add0~122 {} Add0~125 {} counter~30 {} Equal0~4 {} Equal0~5 {} Selector1~0 {} q[1]~reg0 {} } { 0.000ns 0.772ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.865ns 0.533ns 0.235ns 0.273ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.366ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl \count:counter[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} \count:counter[1] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "q\[1\]~reg0 x clk 5.862 ns register " "Info: tsu for register \"q\[1\]~reg0\" (data pin = \"x\", clock pin = \"clk\") is 5.862 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.246 ns + Longest pin register " "Info: + Longest pin to register delay is 8.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns x 1 PIN PIN_D10 32 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 32; PIN Node = 'x'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.969 ns) + CELL(0.366 ns) 6.097 ns counter~25 2 COMB LCCOMB_X26_Y6_N20 2 " "Info: 2: + IC(4.969 ns) + CELL(0.366 ns) = 6.097 ns; Loc. = LCCOMB_X26_Y6_N20; Fanout = 2; COMB Node = 'counter~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { x counter~25 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.357 ns) 7.081 ns Equal0~3 3 COMB LCCOMB_X26_Y7_N8 2 " "Info: 3: + IC(0.627 ns) + CELL(0.357 ns) = 7.081 ns; Loc. = LCCOMB_X26_Y7_N8; Fanout = 2; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter~25 Equal0~3 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 7.452 ns Equal0~5 4 COMB LCCOMB_X26_Y7_N12 2 " "Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 7.452 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 2; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { Equal0~3 Equal0~5 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.366 ns) 8.091 ns Selector1~0 5 COMB LCCOMB_X26_Y7_N4 1 " "Info: 5: + IC(0.273 ns) + CELL(0.366 ns) = 8.091 ns; Loc. = LCCOMB_X26_Y7_N4; Fanout = 1; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Equal0~5 Selector1~0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.246 ns q\[1\]~reg0 6 REG LCFF_X26_Y7_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 8.246 ns; Loc. = LCFF_X26_Y7_N5; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector1~0 q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.160 ns ( 26.19 % ) " "Info: Total cell delay = 2.160 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.086 ns ( 73.81 % ) " "Info: Total interconnect delay = 6.086 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.246 ns" { x counter~25 Equal0~3 Equal0~5 Selector1~0 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.246 ns" { x {} x~combout {} counter~25 {} Equal0~3 {} Equal0~5 {} Selector1~0 {} q[1]~reg0 {} } { 0.000ns 0.000ns 4.969ns 0.627ns 0.217ns 0.273ns 0.000ns } { 0.000ns 0.762ns 0.366ns 0.357ns 0.154ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns q\[1\]~reg0 3 REG LCFF_X26_Y7_N5 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X26_Y7_N5; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.246 ns" { x counter~25 Equal0~3 Equal0~5 Selector1~0 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.246 ns" { x {} x~combout {} counter~25 {} Equal0~3 {} Equal0~5 {} Selector1~0 {} q[1]~reg0 {} } { 0.000ns 0.000ns 4.969ns 0.627ns 0.217ns 0.273ns 0.000ns } { 0.000ns 0.762ns 0.366ns 0.357ns 0.154ns 0.366ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[2\] q\[2\]~reg0 6.459 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[2\]\" through register \"q\[2\]~reg0\" is 6.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns q\[2\]~reg0 3 REG LCFF_X26_Y7_N7 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'q\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl q[2]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl q[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.891 ns + Longest register pin " "Info: + Longest register to pin delay is 3.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[2\]~reg0 1 REG LCFF_X26_Y7_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'q\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(2.046 ns) 3.891 ns q\[2\] 2 PIN PIN_C9 0 " "Info: 2: + IC(1.845 ns) + CELL(2.046 ns) = 3.891 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.891 ns" { q[2]~reg0 q[2] } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 52.58 % ) " "Info: Total cell delay = 2.046 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.845 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.845 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.891 ns" { q[2]~reg0 q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.891 ns" { q[2]~reg0 {} q[2] {} } { 0.000ns 1.845ns } { 0.000ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl q[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.891 ns" { q[2]~reg0 q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.891 ns" { q[2]~reg0 {} q[2] {} } { 0.000ns 1.845ns } { 0.000ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "\\count:counter\[30\] x clk -3.507 ns register " "Info: th for register \"\\count:counter\[30\]\" (data pin = \"x\", clock pin = \"clk\") is -3.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns \\count:counter\[30\] 3 REG LCFF_X27_Y7_N1 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 4; REG Node = '\\count:counter\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl \count:counter[30] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl \count:counter[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} \count:counter[30] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.131 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns x 1 PIN PIN_D10 32 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 32; PIN Node = 'x'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.366 ns) 5.976 ns counter~15 2 COMB LCCOMB_X27_Y7_N0 2 " "Info: 2: + IC(4.848 ns) + CELL(0.366 ns) = 5.976 ns; Loc. = LCCOMB_X27_Y7_N0; Fanout = 2; COMB Node = 'counter~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { x counter~15 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.131 ns \\count:counter\[30\] 3 REG LCFF_X27_Y7_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.131 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 4; REG Node = '\\count:counter\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter~15 \count:counter[30] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 20.93 % ) " "Info: Total cell delay = 1.283 ns ( 20.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.848 ns ( 79.07 % ) " "Info: Total interconnect delay = 4.848 ns ( 79.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { x counter~15 \count:counter[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { x {} x~combout {} counter~15 {} \count:counter[30] {} } { 0.000ns 0.000ns 4.848ns 0.000ns } { 0.000ns 0.762ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl \count:counter[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} \count:counter[30] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { x counter~15 \count:counter[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { x {} x~combout {} counter~15 {} \count:counter[30] {} } { 0.000ns 0.000ns 4.848ns 0.000ns } { 0.000ns 0.762ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 00:09:33 2019 " "Info: Processing ended: Sun Jun 09 00:09:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
