#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jul 17 15:11:26 2016
# Process ID: 180
# Current directory: C:/Users/ecestudent/Documents/Research/Tincr/Import/Vivado_Checkpoints
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5268 C:\Users\ecestudent\Documents\Research\Tincr\Import\Vivado_Checkpoints\canny.dcp
# Log file: C:/Users/ecestudent/Documents/Research/Tincr/Import/Vivado_Checkpoints/vivado.log
# Journal file: C:/Users/ecestudent/Documents/Research/Tincr/Import/Vivado_Checkpoints\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint {C:\Users\ecestudent\Documents\Research\Tincr\Import\Vivado_Checkpoints\canny.dcp}
Command: open_checkpoint {C:\Users\ecestudent\Documents\Research\Tincr\Import\Vivado_Checkpoints\canny.dcp}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.944 . Memory (MB): peak = 962.664 ; gain = 4.230
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 962.664 ; gain = 4.230
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:01:31 . Memory (MB): peak = 1085.379 ; gain = 520.070
get_clock_regions
X0Y0 X1Y0 X0Y1 X1Y1 X0Y2 X1Y2 X0Y3 X1Y3
set cr [get_clock_regions X0Y0]
X0Y0
get_cells -of $cr
edge/filterV/p2yb_reg[2] edge/filterV/p2y_reg[3] edge/filterV/p2y_reg[2] edge/CacheSystem2/pdata_out2y_reg[0] edge/filterV/sY1a[3]_i_2 edge/filterV/sY1a[3]_i_3 edge/filterV/sY1a_reg[3]_i_1 edge/filterV/sY1a_reg[3] edge/filterV/sY1a_reg[2] edge/filterV/sY1a_reg[1] edge/filterV/sY1a_reg[0] edge/filterV/p1yb_reg[2] edge/filterV/p1y_reg[2] edge/filterV/p1y_reg[1] edge/filterV/p1y_reg[0] p2yb[6]_i_2 edge/filterV/sY1a[7]_i_2 edge/filterV/sY1a[7]_i_3 edge/filterV/sY1a[7]_i_4 edge/filterV/sY1a[7]_i_5 edge/filterV/sY1a_reg[7]_i_1 edge/filterV/sY1a_reg[7] edge/filterV/sY1a_reg[6] edge/filterV/sY1a_reg[5] edge/filterV/sY1a_reg[4] edge/CacheSystem2/pdata_out2y_reg[4] edge/CacheSystem2/pdata_out2y_reg[1] edge/filterV/p1y[4]_i_1 edge/filterV/p1y_reg[4] edge/filterV/p2y_reg[4] edge/CacheSystem2/pdata_out2y_reg[12] edge/CacheSystem2/pdata_out2y_reg[10] p2yb[6]_i_3 p2yb[10]_i_5 p2yb[6]_i_4 p2yb[6]_i_5 p2yb_reg[6]_i_1 edge/filterV/p2yb_reg[6] edge/filterV/p2yb_reg[5] edge/filterV/p2yb_reg[4] edge/filterV/p2yb_reg[3] edge/CacheSystem2/pdata_out2y_reg[9] edge/CacheSystem2/pdata_out2y_reg[6] edge/CacheSystem2/pdata_out2y_reg[3] edge/CacheSystem2/pdata_out2y_reg[2] p2ya[10]_i_2 p2ya[10]_i_3 p2ya[10]_i_4 p2ya_reg[10]_i_1 edge/filterV/p2ya_reg[10] edge/filterV/p2ya_reg[9] edge/filterV/p2ya_reg[8] edge/filterV/p2ya_reg[7] edge/filterV/p2y[10]_i_2 edge/filterV/p2y[10]_i_3 edge/filterV/p2y[10]_i_4 edge/filterV/p2y[10]_i_5 edge/filterV/p2y_reg[10]_i_1 edge/filterV/p2y_reg[10] edge/filterV/p2y_reg[9] edge/filterV/p2y_reg[8] edge/filterV/p2y_reg[6] edge/CacheSystem2/pdata_out2y_reg[7] edge/filterV/p2y[7]_i_1 edge/filterV/p2y_reg[5] edge/CacheSystem2/pdata_out2y_reg[8] edge/filterV/p2y_reg[7] edge/filterV/sY1a[11]_i_2 edge/filterV/sY1a[11]_i_3 edge/filterV/sY1a[11]_i_4 edge/filterV/sY1a[11]_i_5 edge/filterV/sY1a_reg[11]_i_1 edge/filterV/sY1a_reg[11] edge/filterV/sY1a_reg[10] edge/filterV/sY1a_reg[9] edge/filterV/sY1a_reg[8] p2yb[10]_i_6 p2yb[14]_i_5 p2yb[10]_i_7 p2yb[10]_i_2 p2yb[10]_i_8 p2yb[10]_i_3 p2yb[10]_i_9 p2yb[10]_i_4 p2yb_reg[10]_i_1 edge/filterV/p2yb_reg[10] edge/filterV/p2yb_reg[9] edge/filterV/p2yb_reg[8] edge/filterV/p2yb_reg[7] edge/CacheSystem2/pdata_out2y_reg[5] edge/CacheSystem2/pdata_out2y_reg[15] edge/CacheSystem2/pdata_out2y_reg[13] edge/CacheSystem2/pdata_out2y_reg[11] p2ya[14]_i_2 p2ya[14]_i_3 p2ya[14]_i_4 p2ya[14]_i_5 p2ya_reg[14]_i_1__0 edge/filterV/p2ya_reg[14] edge/filterV/p2ya_reg[13] edge/filterV/p2ya_reg[12] edge/filterV/p2ya_reg[11] edge/filterV/p2y[14]_i_2 edge/filterV/p2y[14]_i_3 edge/filterV/p2y[14]_i_4 edge/filterV/p2y[14]_i_5 edge/filterV/p2y_reg[14]_i_1 edge/filterV/p2y_reg[14] edge/filterV/p2y_reg[13] edge/filterV/p2y_reg[12] edge/filterV/p2y_reg[11] p3ya[11]_i_2 p3ya[11]_i_3 p3ya[11]_i_4 p3ya_reg[11]_i_1 edge/filterV/p3ya_reg[11] edge/filterV/p3ya_reg[10] edge/filterV/p3ya_reg[9] edge/filterV/p3ya_reg[8] edge/filterV/sY1a[15]_i_2 edge/filterV/sY1a[15]_i_3 edge/filterV/sY1a[15]_i_4 edge/filterV/sY1a[15]_i_5 edge/filterV/sY1a_reg[15]_i_1 edge/filterV/sY1a_reg[15] edge/filterV/sY1a_reg[14] edge/filterV/sY1a_reg[13] edge/filterV/sY1a_reg[12] edge/filterV/sY1[19]_i_22 edge/filterV/sY1[19]_i_23 edge/filterV/sY1[19]_i_24 edge/filterV/sY1[19]_i_25 edge/filterV/sY1_reg[19]_i_17 edge/filterV/p3y_reg[5] edge/filterV/p1yb_reg[3] edge/filterV/p1y_reg[3] edge/filterV/sY1b_reg[3]_i_1 edge/filterV/sY1b_reg[3] edge/filterV/sY1b_reg[2] edge/filterV/sY1b_reg[1] edge/filterV/sY1b_reg[0] edge/filterV/p3ya_reg[7] edge/filterV/p3y_reg[4] edge/filterV/p3y_reg[1] edge/CacheSystem2/pdata_out3y_reg[2] edge/filterV/p3y_reg[3] edge/filterV/p3y_reg[2] edge/CacheSystem2/pdata_out3y_reg[4] p3yb[5]_i_2 p3yb[5]_i_3 p3yb[5]_i_4 p3yb_reg[5]_i_1 edge/filterV/p3yb_reg[5] edge/filterV/p3yb_reg[4] edge/filterV/p3yb_reg[3] edge/filterV/p3yb_reg[2] p2yb[14]_i_6 p2yb[18]_i_5 p2yb[14]_i_7 p2yb[14]_i_2 p2yb[14]_i_8 p2yb[14]_i_3 p2yb[14]_i_9 p2yb[14]_i_4 p2yb_reg[14]_i_1 edge/filterV/p2yb_reg[14] edge/filterV/p2yb_reg[13] edge/filterV/p2yb_reg[12] edge/filterV/p2yb_reg[11] edge/CacheSystem2/pdata_out2y_reg[18] edge/CacheSystem2/pdata_out2y_reg[17] edge/CacheSystem2/pdata_out2y_reg[16] edge/CacheSystem2/pdata_out2y_reg[14] p2ya[18]_i_2 p2ya[18]_i_3 p2ya[18]_i_4 p2ya[18]_i_5 p2ya_reg[18]_i_1 edge/filterV/p2ya_reg[18] edge/filterV/p2ya_reg[17] edge/filterV/p2ya_reg[16] edge/filterV/p2ya_reg[15] edge/filterV/p2y[18]_i_2 edge/filterV/p2y[18]_i_3 edge/filterV/p2y[18]_i_4 edge/filterV/p2y[18]_i_5 edge/filterV/p2y_reg[18]_i_1 edge/filterV/p2y_reg[18] edge/filterV/p2y_reg[17] edge/filterV/p2y_reg[16] edge/filterV/p2y_reg[15] p3ya[15]_i_2 p3ya[15]_i_3 p3ya[15]_i_4 p3ya[15]_i_5 p3ya_reg[15]_i_1 edge/filterV/p3ya_reg[15] edge/filterV/p3ya_reg[14] edge/filterV/p3ya_reg[13] edge/filterV/p3ya_reg[12] edge/filterV/sY1a[19]_i_2 edge/filterV/sY1a[19]_i_3 edge/filterV/sY1a[19]_i_4 edge/filterV/sY1a[19]_i_5 edge/filterV/sY1a_reg[19]_i_1 edge/filterV/sY1a_reg[19] edge/filterV/sY1a_reg[18] edge/filterV/sY1a_reg[17] edge/filterV/sY1a_reg[16] edge/filterV/sY1[19]_i_18 edge/filterV/sY1[19]_i_19 edge/filterV/sY1[19]_i_20 edge/filterV/sY1[19]_i_21 edge/filterV/sY1_reg[19]_i_12 edge/filterV/p3y_reg[6] edge/filterV/sY1b[7]_i_2 edge/filterV/sY1b[7]_i_3 edge/filterV/sY1b[7]_i_4 edge/filterV/sY1b[7]_i_5 edge/filterV/sY1b_reg[7]_i_1 edge/filterV/sY1b_reg[7] edge/filterV/sY1b_reg[6] edge/filterV/sY1b_reg[5] edge/filterV/sY1b_reg[4] p3yb[9]_i_5 edge/filterV/p3y[7]_i_1 edge/filterV/p3y_reg[7] p3yb[9]_i_6 p3yb[13]_i_5 p3yb[9]_i_7 p3yb[9]_i_2 p3yb[9]_i_8 p3yb[9]_i_3 p3yb[9]_i_9 p3yb[9]_i_4 p3yb_reg[9]_i_1 edge/filterV/p3yb_reg[9] edge/filterV/p3yb_reg[8] edge/filterV/p3yb_reg[7] edge/filterV/p3yb_reg[6] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[4] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[2] wIndex[3]_i_1__9 wIndex[4]_i_1__9 wIndex[1]_i_1__9 wIndex[2]_i_1__9 wIndex[5]_i_1__9 wIndex[0]_i_1__9 edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[3] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[1] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[5] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[0] p2yb[18]_i_6 p2yb[22]_i_5 p2yb[18]_i_7 p2yb[18]_i_2 p2yb[18]_i_8 p2yb[18]_i_3 p2yb[18]_i_9 p2yb[18]_i_4 p2yb_reg[18]_i_1 edge/filterV/p2yb_reg[18] edge/filterV/p2yb_reg[17] edge/filterV/p2yb_reg[16] edge/filterV/p2yb_reg[15] edge/CacheSystem2/pdata_out2y_reg[20] edge/CacheSystem2/pdata_out2y_reg[19] p2ya[22]_i_2 p2ya[22]_i_3 p2ya[22]_i_4 p2ya[22]_i_5 p2ya_reg[22]_i_1 edge/filterV/p2ya_reg[22] edge/filterV/p2ya_reg[21] edge/filterV/p2ya_reg[20] edge/filterV/p2ya_reg[19] edge/filterV/p2y[22]_i_2 edge/filterV/p2y[22]_i_3 edge/filterV/p2y[22]_i_4 edge/filterV/p2y[22]_i_5 edge/filterV/p2y_reg[22]_i_1 edge/filterV/p2y_reg[22] edge/filterV/p2y_reg[21] edge/filterV/p2y_reg[20] edge/filterV/p2y_reg[19] p3ya[19]_i_2 p3ya[19]_i_3 p3ya[19]_i_4 p3ya[19]_i_5 p3ya_reg[19]_i_1 edge/filterV/p3ya_reg[19] edge/filterV/p3ya_reg[18] edge/filterV/p3ya_reg[17] edge/filterV/p3ya_reg[16] edge/filterV/sY1a[23]_i_2 edge/filterV/sY1a[23]_i_3 edge/filterV/sY1a[23]_i_4 edge/filterV/sY1a[23]_i_5 edge/filterV/sY1a_reg[23]_i_1 edge/filterV/sY1a_reg[23] edge/filterV/sY1a_reg[22] edge/filterV/sY1a_reg[21] edge/filterV/sY1a_reg[20] edge/filterV/sY1[19]_i_13 edge/filterV/sY1[19]_i_14 edge/filterV/sY1[19]_i_15 edge/filterV/sY1[19]_i_16 edge/filterV/sY1_reg[19]_i_7 edge/filterV/sY1b[11]_i_2 edge/filterV/sY1b[11]_i_3 edge/filterV/sY1b[11]_i_4 edge/filterV/sY1b[11]_i_5 edge/filterV/sY1b_reg[11]_i_1 edge/filterV/sY1b_reg[11] edge/filterV/sY1b_reg[10] edge/filterV/sY1b_reg[9] edge/filterV/sY1b_reg[8] edge/filterV/p3y[10]_i_2 edge/filterV/p3y[10]_i_3 edge/filterV/p3y[10]_i_4 edge/filterV/p3y[10]_i_5 edge/filterV/p3y_reg[10]_i_1 edge/filterV/p3y_reg[10] edge/filterV/p3y_reg[9] edge/filterV/p3y_reg[8] p3yb[13]_i_6 p3yb[17]_i_5 p3yb[13]_i_7 p3yb[13]_i_2 p3yb[13]_i_8 p3yb[13]_i_3 p3yb[13]_i_9 p3yb[13]_i_4 p3yb_reg[13]_i_1 edge/filterV/p3yb_reg[13] edge/filterV/p3yb_reg[12] edge/filterV/p3yb_reg[11] edge/filterV/p3yb_reg[10] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[9] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[7] wIndex[9]_i_3__9 wIndex[9]_i_1__10 wIndex[8]_i_1__9 wIndex[9]_i_2__9 wIndex[6]_i_1__9 wIndex[7]_i_1__9 edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[8] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[6] p7ya[11]_i_2 p7ya[11]_i_3 p7ya[11]_i_4 p7ya_reg[11]_i_1 edge/filterV/p7ya_reg[11] edge/filterV/p7ya_reg[10] edge/filterV/p7ya_reg[9] edge/filterV/p7ya_reg[8] p2yb[22]_i_6 p2yb[26]_i_5 p2yb[22]_i_7 p2yb[22]_i_2 p2yb[22]_i_8 p2yb[22]_i_3 p2yb[22]_i_9 p2yb[22]_i_4 p2yb_reg[22]_i_1 edge/filterV/p2yb_reg[22] edge/filterV/p2yb_reg[21] edge/filterV/p2yb_reg[20] edge/filterV/p2yb_reg[19] edge/CacheSystem2/pdata_out2y_reg[24] edge/CacheSystem2/pdata_out2y_reg[23] p2ya[26]_i_2 p2ya[26]_i_3 p2ya[26]_i_4 p2ya[26]_i_5 p2ya_reg[26]_i_1 edge/filterV/p2ya_reg[26] edge/filterV/p2ya_reg[25] edge/filterV/p2ya_reg[24] edge/filterV/p2ya_reg[23] edge/filterV/p2y[26]_i_2 edge/filterV/p2y[26]_i_3 edge/filterV/p2y[26]_i_4 edge/filterV/p2y[26]_i_5 edge/filterV/p2y_reg[26]_i_1 edge/filterV/p2y_reg[26] edge/filterV/p2y_reg[25] edge/filterV/p2y_reg[24] edge/filterV/p2y_reg[23] p3ya[23]_i_2 p3ya[23]_i_3 p3ya[23]_i_4 p3ya[23]_i_5 p3ya_reg[23]_i_1 edge/filterV/p3ya_reg[23] edge/filterV/p3ya_reg[22] edge/filterV/p3ya_reg[21] edge/filterV/p3ya_reg[20] edge/filterV/sY1a[27]_i_2 edge/filterV/sY1a[27]_i_3 edge/filterV/sY1a[27]_i_4 edge/filterV/sY1a[27]_i_5 edge/filterV/sY1a_reg[27]_i_1 edge/filterV/sY1a_reg[27] edge/filterV/sY1a_reg[26] edge/filterV/sY1a_reg[25] edge/filterV/sY1a_reg[24] edge/filterV/sY1[19]_i_8 edge/filterV/sY1[19]_i_9 edge/filterV/sY1[19]_i_10 edge/filterV/sY1[19]_i_11 edge/filterV/sY1_reg[19]_i_2 edge/filterV/sY1b[15]_i_2 edge/filterV/sY1b[15]_i_3 edge/filterV/sY1b[15]_i_4 edge/filterV/sY1b[15]_i_5 edge/filterV/sY1b_reg[15]_i_1 edge/filterV/sY1b_reg[15] edge/filterV/sY1b_reg[14] edge/filterV/sY1b_reg[13] edge/filterV/sY1b_reg[12] edge/filterV/p3y[14]_i_2 edge/filterV/p3y[14]_i_3 edge/filterV/p3y[14]_i_4 edge/filterV/p3y[14]_i_5 edge/filterV/p3y_reg[14]_i_1 edge/filterV/p3y_reg[14] edge/filterV/p3y_reg[13] edge/filterV/p3y_reg[12] edge/filterV/p3y_reg[11] p3yb[17]_i_6 p3yb[21]_i_5 p3yb[17]_i_7 p3yb[17]_i_2 p3yb[17]_i_8 p3yb[17]_i_3 p3yb[17]_i_9 p3yb[17]_i_4 p3yb_reg[17]_i_1 edge/filterV/p3yb_reg[17] edge/filterV/p3yb_reg[16] edge/filterV/p3yb_reg[15] edge/filterV/p3yb_reg[14] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[4] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[2] rIndex_rep[3]_i_1__12 rIndex_rep[4]_i_1__12 rIndex_rep[1]_i_1__12 rIndex_rep[2]_i_1__12 rIndex_rep[5]_i_1__12 edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[3] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[1] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[5] rIndex_rep[9]_i_3__12 edge/CacheSystem2/pdata_out7y_reg[7] edge/CacheSystem2/nineLineBufferY/LineBuffer3/ram_array_reg edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[9] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[7] rIndex_rep[9]_i_1__13 rIndex_rep[8]_i_1__12 rIndex_rep[9]_i_2__12 rIndex_rep[6]_i_1__12 rIndex_rep[7]_i_1__12 rIndex_rep[0]_i_1__12 edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[8] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[6] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[0] p7ya[15]_i_2 p7ya[15]_i_3 p7ya[15]_i_4 p7ya[15]_i_5 p7ya_reg[15]_i_1 edge/filterV/p7ya_reg[15] edge/filterV/p7ya_reg[14] edge/filterV/p7ya_reg[13] edge/filterV/p7ya_reg[12] p2yb[26]_i_6 p2yb[30]_i_5 p2yb[26]_i_7 p2yb[26]_i_2 p2yb[26]_i_8 p2yb[26]_i_3 p2yb[26]_i_9 p2yb[26]_i_4 p2yb_reg[26]_i_1 edge/filterV/p2yb_reg[26] edge/filterV/p2yb_reg[25] edge/filterV/p2yb_reg[24] edge/filterV/p2yb_reg[23] edge/CacheSystem2/pdata_out2y_reg[31] edge/CacheSystem2/pdata_out2y_reg[25] edge/CacheSystem2/pdata_out2y_reg[22] edge/CacheSystem2/pdata_out2y_reg[21] p2ya[30]_i_2 p2ya[30]_i_3 p2ya[30]_i_4 p2ya[30]_i_5 p2ya_reg[30]_i_1 edge/filterV/p2ya_reg[30] edge/filterV/p2ya_reg[29] ...
get_tiles -of $cr
LIOB33_SING_X0Y49 LIOI3_SING_X0Y49 L_TERM_INT_X2Y51 IO_INT_INTERFACE_L_X0Y49 INT_L_X0Y49 INT_R_X1Y49 INT_INTERFACE_R_X1Y49 CMT_PMV_X7Y51 VBRK_X9Y51 CLBLL_L_X2Y49 INT_L_X2Y49 INT_R_X3Y49 CLBLM_R_X3Y49 CLBLL_L_X4Y49 INT_L_X4Y49 INT_R_X5Y49 CLBLM_R_X5Y49 VBRK_X18Y51 BRAM_INT_INTERFACE_L_X6Y49 INT_L_X6Y49 INT_R_X7Y49 CLBLM_R_X7Y49 CLBLM_L_X8Y49 INT_L_X8Y49 INT_R_X9Y49 INT_INTERFACE_R_X9Y49 VBRK_X29Y51 CLBLM_L_X10Y49 INT_L_X10Y49 INT_R_X11Y49 CLBLM_R_X11Y49 VBRK_X34Y51 CLBLL_L_X12Y49 INT_L_X12Y49 INT_R_X13Y49 CLBLL_R_X13Y49 CLBLL_L_X14Y49 INT_L_X14Y49 INT_R_X15Y49 CLBLL_R_X15Y49 CLBLL_L_X16Y49 INT_L_X16Y49 INT_R_X17Y49 CLBLL_R_X17Y49 VFRAME_X47Y51 INT_INTERFACE_L_X18Y49 INT_L_X18Y49 INT_R_X19Y49 CLBLL_R_X19Y49 CLBLM_L_X20Y49 INT_L_X20Y49 INT_R_X21Y49 CLBLL_R_X21Y49 CLBLM_L_X22Y49 INT_L_X22Y49 INT_R_X23Y49 CLBLL_R_X23Y49 VBRK_X60Y51 CLBLM_L_X24Y49 INT_L_X24Y49 INT_R_X25Y49 CLBLL_R_X25Y49 CLBLM_L_X26Y49 INT_L_X26Y49 INT_R_X27Y49 CLBLL_R_X27Y49 CLBLM_L_X28Y49 INT_L_X28Y49 INT_R_X29Y49 CLBLL_R_X29Y49 VBRK_X73Y51 CLBLM_L_X30Y49 INT_L_X30Y49 INT_R_X31Y49 L_TERM_INT_X2Y50 IO_INT_INTERFACE_L_X0Y48 INT_L_X0Y48 INT_R_X1Y48 INT_INTERFACE_R_X1Y48 VBRK_X9Y50 CLBLL_L_X2Y48 INT_L_X2Y48 INT_R_X3Y48 CLBLM_R_X3Y48 CLBLL_L_X4Y48 INT_L_X4Y48 INT_R_X5Y48 CLBLM_R_X5Y48 VBRK_X18Y50 BRAM_INT_INTERFACE_L_X6Y48 INT_L_X6Y48 INT_R_X7Y48 CLBLM_R_X7Y48 CLBLM_L_X8Y48 INT_L_X8Y48 INT_R_X9Y48 INT_INTERFACE_R_X9Y48 VBRK_X29Y50 CLBLM_L_X10Y48 INT_L_X10Y48 INT_R_X11Y48 CLBLM_R_X11Y48 VBRK_X34Y50 CLBLL_L_X12Y48 INT_L_X12Y48 INT_R_X13Y48 CLBLL_R_X13Y48 CLBLL_L_X14Y48 INT_L_X14Y48 INT_R_X15Y48 CLBLL_R_X15Y48 CLBLL_L_X16Y48 INT_L_X16Y48 INT_R_X17Y48 CLBLL_R_X17Y48 VFRAME_X47Y50 INT_INTERFACE_L_X18Y48 INT_L_X18Y48 INT_R_X19Y48 CLBLL_R_X19Y48 CLBLM_L_X20Y48 INT_L_X20Y48 INT_R_X21Y48 CLBLL_R_X21Y48 CLBLM_L_X22Y48 INT_L_X22Y48 INT_R_X23Y48 CLBLL_R_X23Y48 VBRK_X60Y50 CLBLM_L_X24Y48 INT_L_X24Y48 INT_R_X25Y48 CLBLL_R_X25Y48 CLBLM_L_X26Y48 INT_L_X26Y48 INT_R_X27Y48 CLBLL_R_X27Y48 CLBLM_L_X28Y48 INT_L_X28Y48 INT_R_X29Y48 CLBLL_R_X29Y48 VBRK_X73Y50 CLBLM_L_X30Y48 INT_L_X30Y48 INT_R_X31Y48 LIOB33_X0Y47 LIOI3_X0Y47 L_TERM_INT_X2Y49 IO_INT_INTERFACE_L_X0Y47 INT_L_X0Y47 INT_R_X1Y47 INT_INTERFACE_R_X1Y47 VBRK_X9Y49 CLBLL_L_X2Y47 INT_L_X2Y47 INT_R_X3Y47 CLBLM_R_X3Y47 CLBLL_L_X4Y47 INT_L_X4Y47 INT_R_X5Y47 CLBLM_R_X5Y47 VBRK_X18Y49 BRAM_INT_INTERFACE_L_X6Y47 INT_L_X6Y47 INT_R_X7Y47 CLBLM_R_X7Y47 CLBLM_L_X8Y47 INT_L_X8Y47 INT_R_X9Y47 INT_INTERFACE_R_X9Y47 VBRK_X29Y49 CLBLM_L_X10Y47 INT_L_X10Y47 INT_R_X11Y47 CLBLM_R_X11Y47 VBRK_X34Y49 CLBLL_L_X12Y47 INT_L_X12Y47 INT_R_X13Y47 CLBLL_R_X13Y47 CLBLL_L_X14Y47 INT_L_X14Y47 INT_R_X15Y47 CLBLL_R_X15Y47 CLBLL_L_X16Y47 INT_L_X16Y47 INT_R_X17Y47 CLBLL_R_X17Y47 VFRAME_X47Y49 INT_INTERFACE_L_X18Y47 INT_L_X18Y47 INT_R_X19Y47 CLBLL_R_X19Y47 CLBLM_L_X20Y47 INT_L_X20Y47 INT_R_X21Y47 CLBLL_R_X21Y47 CLBLM_L_X22Y47 INT_L_X22Y47 INT_R_X23Y47 CLBLL_R_X23Y47 VBRK_X60Y49 CLBLM_L_X24Y47 INT_L_X24Y47 INT_R_X25Y47 CLBLL_R_X25Y47 CLBLM_L_X26Y47 INT_L_X26Y47 INT_R_X27Y47 CLBLL_R_X27Y47 CLBLM_L_X28Y47 INT_L_X28Y47 INT_R_X29Y47 CLBLL_R_X29Y47 VBRK_X73Y49 CLBLM_L_X30Y47 INT_L_X30Y47 INT_R_X31Y47 L_TERM_INT_X2Y48 IO_INT_INTERFACE_L_X0Y46 INT_L_X0Y46 INT_R_X1Y46 INT_INTERFACE_R_X1Y46 VBRK_X9Y48 CLBLL_L_X2Y46 INT_L_X2Y46 INT_R_X3Y46 CLBLM_R_X3Y46 CLBLL_L_X4Y46 INT_L_X4Y46 INT_R_X5Y46 CLBLM_R_X5Y46 VBRK_X18Y48 BRAM_INT_INTERFACE_L_X6Y46 INT_L_X6Y46 INT_R_X7Y46 CLBLM_R_X7Y46 CLBLM_L_X8Y46 INT_L_X8Y46 INT_R_X9Y46 INT_INTERFACE_R_X9Y46 VBRK_X29Y48 CLBLM_L_X10Y46 INT_L_X10Y46 INT_R_X11Y46 CLBLM_R_X11Y46 VBRK_X34Y48 CLBLL_L_X12Y46 INT_L_X12Y46 INT_R_X13Y46 CLBLL_R_X13Y46 CLBLL_L_X14Y46 INT_L_X14Y46 INT_R_X15Y46 CLBLL_R_X15Y46 CLBLL_L_X16Y46 INT_L_X16Y46 INT_R_X17Y46 CLBLL_R_X17Y46 VFRAME_X47Y48 INT_INTERFACE_L_X18Y46 INT_L_X18Y46 INT_R_X19Y46 CLBLL_R_X19Y46 CLBLM_L_X20Y46 INT_L_X20Y46 INT_R_X21Y46 CLBLL_R_X21Y46 CLBLM_L_X22Y46 INT_L_X22Y46 INT_R_X23Y46 CLBLL_R_X23Y46 VBRK_X60Y48 CLBLM_L_X24Y46 INT_L_X24Y46 INT_R_X25Y46 CLBLL_R_X25Y46 CLBLM_L_X26Y46 INT_L_X26Y46 INT_R_X27Y46 CLBLL_R_X27Y46 CLBLM_L_X28Y46 INT_L_X28Y46 INT_R_X29Y46 CLBLL_R_X29Y46 VBRK_X73Y48 CLBLM_L_X30Y46 INT_L_X30Y46 INT_R_X31Y46 LIOB33_X0Y45 LIOI3_X0Y45 L_TERM_INT_X2Y47 IO_INT_INTERFACE_L_X0Y45 INT_L_X0Y45 INT_R_X1Y45 INT_INTERFACE_R_X1Y45 VBRK_X9Y47 CLBLL_L_X2Y45 INT_L_X2Y45 INT_R_X3Y45 CLBLM_R_X3Y45 CLBLL_L_X4Y45 INT_L_X4Y45 INT_R_X5Y45 CLBLM_R_X5Y45 VBRK_X18Y47 BRAM_L_X6Y45 BRAM_INT_INTERFACE_L_X6Y45 INT_L_X6Y45 INT_R_X7Y45 CLBLM_R_X7Y45 CLBLM_L_X8Y45 INT_L_X8Y45 INT_R_X9Y45 INT_INTERFACE_R_X9Y45 DSP_R_X9Y45 VBRK_X29Y47 CLBLM_L_X10Y45 INT_L_X10Y45 INT_R_X11Y45 CLBLM_R_X11Y45 VBRK_X34Y47 CLBLL_L_X12Y45 INT_L_X12Y45 INT_R_X13Y45 CLBLL_R_X13Y45 CLBLL_L_X14Y45 INT_L_X14Y45 INT_R_X15Y45 CLBLL_R_X15Y45 CLBLL_L_X16Y45 INT_L_X16Y45 INT_R_X17Y45 CLBLL_R_X17Y45 VFRAME_X47Y47 INT_INTERFACE_L_X18Y45 INT_L_X18Y45 INT_R_X19Y45 CLBLL_R_X19Y45 CLBLM_L_X20Y45 INT_L_X20Y45 INT_R_X21Y45 CLBLL_R_X21Y45 CLBLM_L_X22Y45 INT_L_X22Y45 INT_R_X23Y45 CLBLL_R_X23Y45 VBRK_X60Y47 CLBLM_L_X24Y45 INT_L_X24Y45 INT_R_X25Y45 CLBLL_R_X25Y45 CLBLM_L_X26Y45 INT_L_X26Y45 INT_R_X27Y45 CLBLL_R_X27Y45 CLBLM_L_X28Y45 INT_L_X28Y45 INT_R_X29Y45 CLBLL_R_X29Y45 VBRK_X73Y47 CLBLM_L_X30Y45 INT_L_X30Y45 INT_R_X31Y45 L_TERM_INT_X2Y46 IO_INT_INTERFACE_L_X0Y44 INT_L_X0Y44 INT_R_X1Y44 INT_INTERFACE_R_X1Y44 VBRK_X9Y46 CLBLL_L_X2Y44 INT_L_X2Y44 INT_R_X3Y44 CLBLM_R_X3Y44 CLBLL_L_X4Y44 INT_L_X4Y44 INT_R_X5Y44 CLBLM_R_X5Y44 VBRK_X18Y46 BRAM_INT_INTERFACE_L_X6Y44 INT_L_X6Y44 INT_R_X7Y44 CLBLM_R_X7Y44 CLBLM_L_X8Y44 INT_L_X8Y44 INT_R_X9Y44 INT_INTERFACE_R_X9Y44 VBRK_X29Y46 CLBLM_L_X10Y44 INT_L_X10Y44 INT_R_X11Y44 CLBLM_R_X11Y44 VBRK_X34Y46 CLBLL_L_X12Y44 INT_L_X12Y44 INT_R_X13Y44 CLBLL_R_X13Y44 CLBLL_L_X14Y44 INT_L_X14Y44 INT_R_X15Y44 CLBLL_R_X15Y44 CLBLL_L_X16Y44 INT_L_X16Y44 INT_R_X17Y44 CLBLL_R_X17Y44 VFRAME_X47Y46 INT_INTERFACE_L_X18Y44 INT_L_X18Y44 INT_R_X19Y44 CLBLL_R_X19Y44 CLBLM_L_X20Y44 INT_L_X20Y44 INT_R_X21Y44 CLBLL_R_X21Y44 CLBLM_L_X22Y44 INT_L_X22Y44 INT_R_X23Y44 CLBLL_R_X23Y44 VBRK_X60Y46 CLBLM_L_X24Y44 INT_L_X24Y44 INT_R_X25Y44 CLBLL_R_X25Y44 CLBLM_L_X26Y44 INT_L_X26Y44 INT_R_X27Y44 CLBLL_R_X27Y44 CLBLM_L_X28Y44 INT_L_X28Y44 INT_R_X29Y44 CLBLL_R_X29Y44 VBRK_X73Y46 CLBLM_L_X30Y44 INT_L_X30Y44 INT_R_X31Y44 LIOB33_X0Y43 LIOI3_TBYTESRC_X0Y43 L_TERM_INT_X2Y45 IO_INT_INTERFACE_L_X0Y43 INT_L_X0Y43 INT_R_X1Y43 INT_INTERFACE_R_X1Y43 CMT_FIFO_R_X7Y45 VBRK_X9Y45 CLBLL_L_X2Y43 INT_L_X2Y43 INT_R_X3Y43 CLBLM_R_X3Y43 CLBLL_L_X4Y43 INT_L_X4Y43 INT_R_X5Y43 CLBLM_R_X5Y43 VBRK_X18Y45 BRAM_INT_INTERFACE_L_X6Y43 INT_L_X6Y43 INT_R_X7Y43 CLBLM_R_X7Y43 CLBLM_L_X8Y43 INT_L_X8Y43 INT_R_X9Y43 INT_INTERFACE_R_X9Y43 VBRK_X29Y45 CLBLM_L_X10Y43 INT_L_X10Y43 INT_R_X11Y43 CLBLM_R_X11Y43 VBRK_X34Y45 CLBLL_L_X12Y43 INT_L_X12Y43 INT_R_X13Y43 CLBLL_R_X13Y43 CLBLL_L_X14Y43 INT_L_X14Y43 INT_R_X15Y43 CLBLL_R_X15Y43 CLBLL_L_X16Y43 INT_L_X16Y43 INT_R_X17Y43 CLBLL_R_X17Y43 VFRAME_X47Y45 INT_INTERFACE_L_X18Y43 INT_L_X18Y43 INT_R_X19Y43 CLBLL_R_X19Y43 CLBLM_L_X20Y43 INT_L_X20Y43 INT_R_X21Y43 CLBLL_R_X21Y43 CLBLM_L_X22Y43 INT_L_X22Y43 INT_R_X23Y43 CLBLL_R_X23Y43 VBRK_X60Y45 CLBLM_L_X24Y43 INT_L_X24Y43 INT_R_X25Y43 CLBLL_R_X25Y43 CLBLM_L_X26Y43 INT_L_X26Y43 INT_R_X27Y43 ...
select [get_tiles LIOB33_SING_X0Y49 ]
INFO: [Coretcl 2-12] 'LIOB33_SING_X0Y49' selected.
select [get_tiles LIOB33_SING_X0Y49 ]
INFO: [Coretcl 2-12] 'LIOB33_SING_X0Y49' selected.
set tiles [get_tiles -of $cr]
LIOB33_SING_X0Y49 LIOI3_SING_X0Y49 L_TERM_INT_X2Y51 IO_INT_INTERFACE_L_X0Y49 INT_L_X0Y49 INT_R_X1Y49 INT_INTERFACE_R_X1Y49 CMT_PMV_X7Y51 VBRK_X9Y51 CLBLL_L_X2Y49 INT_L_X2Y49 INT_R_X3Y49 CLBLM_R_X3Y49 CLBLL_L_X4Y49 INT_L_X4Y49 INT_R_X5Y49 CLBLM_R_X5Y49 VBRK_X18Y51 BRAM_INT_INTERFACE_L_X6Y49 INT_L_X6Y49 INT_R_X7Y49 CLBLM_R_X7Y49 CLBLM_L_X8Y49 INT_L_X8Y49 INT_R_X9Y49 INT_INTERFACE_R_X9Y49 VBRK_X29Y51 CLBLM_L_X10Y49 INT_L_X10Y49 INT_R_X11Y49 CLBLM_R_X11Y49 VBRK_X34Y51 CLBLL_L_X12Y49 INT_L_X12Y49 INT_R_X13Y49 CLBLL_R_X13Y49 CLBLL_L_X14Y49 INT_L_X14Y49 INT_R_X15Y49 CLBLL_R_X15Y49 CLBLL_L_X16Y49 INT_L_X16Y49 INT_R_X17Y49 CLBLL_R_X17Y49 VFRAME_X47Y51 INT_INTERFACE_L_X18Y49 INT_L_X18Y49 INT_R_X19Y49 CLBLL_R_X19Y49 CLBLM_L_X20Y49 INT_L_X20Y49 INT_R_X21Y49 CLBLL_R_X21Y49 CLBLM_L_X22Y49 INT_L_X22Y49 INT_R_X23Y49 CLBLL_R_X23Y49 VBRK_X60Y51 CLBLM_L_X24Y49 INT_L_X24Y49 INT_R_X25Y49 CLBLL_R_X25Y49 CLBLM_L_X26Y49 INT_L_X26Y49 INT_R_X27Y49 CLBLL_R_X27Y49 CLBLM_L_X28Y49 INT_L_X28Y49 INT_R_X29Y49 CLBLL_R_X29Y49 VBRK_X73Y51 CLBLM_L_X30Y49 INT_L_X30Y49 INT_R_X31Y49 L_TERM_INT_X2Y50 IO_INT_INTERFACE_L_X0Y48 INT_L_X0Y48 INT_R_X1Y48 INT_INTERFACE_R_X1Y48 VBRK_X9Y50 CLBLL_L_X2Y48 INT_L_X2Y48 INT_R_X3Y48 CLBLM_R_X3Y48 CLBLL_L_X4Y48 INT_L_X4Y48 INT_R_X5Y48 CLBLM_R_X5Y48 VBRK_X18Y50 BRAM_INT_INTERFACE_L_X6Y48 INT_L_X6Y48 INT_R_X7Y48 CLBLM_R_X7Y48 CLBLM_L_X8Y48 INT_L_X8Y48 INT_R_X9Y48 INT_INTERFACE_R_X9Y48 VBRK_X29Y50 CLBLM_L_X10Y48 INT_L_X10Y48 INT_R_X11Y48 CLBLM_R_X11Y48 VBRK_X34Y50 CLBLL_L_X12Y48 INT_L_X12Y48 INT_R_X13Y48 CLBLL_R_X13Y48 CLBLL_L_X14Y48 INT_L_X14Y48 INT_R_X15Y48 CLBLL_R_X15Y48 CLBLL_L_X16Y48 INT_L_X16Y48 INT_R_X17Y48 CLBLL_R_X17Y48 VFRAME_X47Y50 INT_INTERFACE_L_X18Y48 INT_L_X18Y48 INT_R_X19Y48 CLBLL_R_X19Y48 CLBLM_L_X20Y48 INT_L_X20Y48 INT_R_X21Y48 CLBLL_R_X21Y48 CLBLM_L_X22Y48 INT_L_X22Y48 INT_R_X23Y48 CLBLL_R_X23Y48 VBRK_X60Y50 CLBLM_L_X24Y48 INT_L_X24Y48 INT_R_X25Y48 CLBLL_R_X25Y48 CLBLM_L_X26Y48 INT_L_X26Y48 INT_R_X27Y48 CLBLL_R_X27Y48 CLBLM_L_X28Y48 INT_L_X28Y48 INT_R_X29Y48 CLBLL_R_X29Y48 VBRK_X73Y50 CLBLM_L_X30Y48 INT_L_X30Y48 INT_R_X31Y48 LIOB33_X0Y47 LIOI3_X0Y47 L_TERM_INT_X2Y49 IO_INT_INTERFACE_L_X0Y47 INT_L_X0Y47 INT_R_X1Y47 INT_INTERFACE_R_X1Y47 VBRK_X9Y49 CLBLL_L_X2Y47 INT_L_X2Y47 INT_R_X3Y47 CLBLM_R_X3Y47 CLBLL_L_X4Y47 INT_L_X4Y47 INT_R_X5Y47 CLBLM_R_X5Y47 VBRK_X18Y49 BRAM_INT_INTERFACE_L_X6Y47 INT_L_X6Y47 INT_R_X7Y47 CLBLM_R_X7Y47 CLBLM_L_X8Y47 INT_L_X8Y47 INT_R_X9Y47 INT_INTERFACE_R_X9Y47 VBRK_X29Y49 CLBLM_L_X10Y47 INT_L_X10Y47 INT_R_X11Y47 CLBLM_R_X11Y47 VBRK_X34Y49 CLBLL_L_X12Y47 INT_L_X12Y47 INT_R_X13Y47 CLBLL_R_X13Y47 CLBLL_L_X14Y47 INT_L_X14Y47 INT_R_X15Y47 CLBLL_R_X15Y47 CLBLL_L_X16Y47 INT_L_X16Y47 INT_R_X17Y47 CLBLL_R_X17Y47 VFRAME_X47Y49 INT_INTERFACE_L_X18Y47 INT_L_X18Y47 INT_R_X19Y47 CLBLL_R_X19Y47 CLBLM_L_X20Y47 INT_L_X20Y47 INT_R_X21Y47 CLBLL_R_X21Y47 CLBLM_L_X22Y47 INT_L_X22Y47 INT_R_X23Y47 CLBLL_R_X23Y47 VBRK_X60Y49 CLBLM_L_X24Y47 INT_L_X24Y47 INT_R_X25Y47 CLBLL_R_X25Y47 CLBLM_L_X26Y47 INT_L_X26Y47 INT_R_X27Y47 CLBLL_R_X27Y47 CLBLM_L_X28Y47 INT_L_X28Y47 INT_R_X29Y47 CLBLL_R_X29Y47 VBRK_X73Y49 CLBLM_L_X30Y47 INT_L_X30Y47 INT_R_X31Y47 L_TERM_INT_X2Y48 IO_INT_INTERFACE_L_X0Y46 INT_L_X0Y46 INT_R_X1Y46 INT_INTERFACE_R_X1Y46 VBRK_X9Y48 CLBLL_L_X2Y46 INT_L_X2Y46 INT_R_X3Y46 CLBLM_R_X3Y46 CLBLL_L_X4Y46 INT_L_X4Y46 INT_R_X5Y46 CLBLM_R_X5Y46 VBRK_X18Y48 BRAM_INT_INTERFACE_L_X6Y46 INT_L_X6Y46 INT_R_X7Y46 CLBLM_R_X7Y46 CLBLM_L_X8Y46 INT_L_X8Y46 INT_R_X9Y46 INT_INTERFACE_R_X9Y46 VBRK_X29Y48 CLBLM_L_X10Y46 INT_L_X10Y46 INT_R_X11Y46 CLBLM_R_X11Y46 VBRK_X34Y48 CLBLL_L_X12Y46 INT_L_X12Y46 INT_R_X13Y46 CLBLL_R_X13Y46 CLBLL_L_X14Y46 INT_L_X14Y46 INT_R_X15Y46 CLBLL_R_X15Y46 CLBLL_L_X16Y46 INT_L_X16Y46 INT_R_X17Y46 CLBLL_R_X17Y46 VFRAME_X47Y48 INT_INTERFACE_L_X18Y46 INT_L_X18Y46 INT_R_X19Y46 CLBLL_R_X19Y46 CLBLM_L_X20Y46 INT_L_X20Y46 INT_R_X21Y46 CLBLL_R_X21Y46 CLBLM_L_X22Y46 INT_L_X22Y46 INT_R_X23Y46 CLBLL_R_X23Y46 VBRK_X60Y48 CLBLM_L_X24Y46 INT_L_X24Y46 INT_R_X25Y46 CLBLL_R_X25Y46 CLBLM_L_X26Y46 INT_L_X26Y46 INT_R_X27Y46 CLBLL_R_X27Y46 CLBLM_L_X28Y46 INT_L_X28Y46 INT_R_X29Y46 CLBLL_R_X29Y46 VBRK_X73Y48 CLBLM_L_X30Y46 INT_L_X30Y46 INT_R_X31Y46 LIOB33_X0Y45 LIOI3_X0Y45 L_TERM_INT_X2Y47 IO_INT_INTERFACE_L_X0Y45 INT_L_X0Y45 INT_R_X1Y45 INT_INTERFACE_R_X1Y45 VBRK_X9Y47 CLBLL_L_X2Y45 INT_L_X2Y45 INT_R_X3Y45 CLBLM_R_X3Y45 CLBLL_L_X4Y45 INT_L_X4Y45 INT_R_X5Y45 CLBLM_R_X5Y45 VBRK_X18Y47 BRAM_L_X6Y45 BRAM_INT_INTERFACE_L_X6Y45 INT_L_X6Y45 INT_R_X7Y45 CLBLM_R_X7Y45 CLBLM_L_X8Y45 INT_L_X8Y45 INT_R_X9Y45 INT_INTERFACE_R_X9Y45 DSP_R_X9Y45 VBRK_X29Y47 CLBLM_L_X10Y45 INT_L_X10Y45 INT_R_X11Y45 CLBLM_R_X11Y45 VBRK_X34Y47 CLBLL_L_X12Y45 INT_L_X12Y45 INT_R_X13Y45 CLBLL_R_X13Y45 CLBLL_L_X14Y45 INT_L_X14Y45 INT_R_X15Y45 CLBLL_R_X15Y45 CLBLL_L_X16Y45 INT_L_X16Y45 INT_R_X17Y45 CLBLL_R_X17Y45 VFRAME_X47Y47 INT_INTERFACE_L_X18Y45 INT_L_X18Y45 INT_R_X19Y45 CLBLL_R_X19Y45 CLBLM_L_X20Y45 INT_L_X20Y45 INT_R_X21Y45 CLBLL_R_X21Y45 CLBLM_L_X22Y45 INT_L_X22Y45 INT_R_X23Y45 CLBLL_R_X23Y45 VBRK_X60Y47 CLBLM_L_X24Y45 INT_L_X24Y45 INT_R_X25Y45 CLBLL_R_X25Y45 CLBLM_L_X26Y45 INT_L_X26Y45 INT_R_X27Y45 CLBLL_R_X27Y45 CLBLM_L_X28Y45 INT_L_X28Y45 INT_R_X29Y45 CLBLL_R_X29Y45 VBRK_X73Y47 CLBLM_L_X30Y45 INT_L_X30Y45 INT_R_X31Y45 L_TERM_INT_X2Y46 IO_INT_INTERFACE_L_X0Y44 INT_L_X0Y44 INT_R_X1Y44 INT_INTERFACE_R_X1Y44 VBRK_X9Y46 CLBLL_L_X2Y44 INT_L_X2Y44 INT_R_X3Y44 CLBLM_R_X3Y44 CLBLL_L_X4Y44 INT_L_X4Y44 INT_R_X5Y44 CLBLM_R_X5Y44 VBRK_X18Y46 BRAM_INT_INTERFACE_L_X6Y44 INT_L_X6Y44 INT_R_X7Y44 CLBLM_R_X7Y44 CLBLM_L_X8Y44 INT_L_X8Y44 INT_R_X9Y44 INT_INTERFACE_R_X9Y44 VBRK_X29Y46 CLBLM_L_X10Y44 INT_L_X10Y44 INT_R_X11Y44 CLBLM_R_X11Y44 VBRK_X34Y46 CLBLL_L_X12Y44 INT_L_X12Y44 INT_R_X13Y44 CLBLL_R_X13Y44 CLBLL_L_X14Y44 INT_L_X14Y44 INT_R_X15Y44 CLBLL_R_X15Y44 CLBLL_L_X16Y44 INT_L_X16Y44 INT_R_X17Y44 CLBLL_R_X17Y44 VFRAME_X47Y46 INT_INTERFACE_L_X18Y44 INT_L_X18Y44 INT_R_X19Y44 CLBLL_R_X19Y44 CLBLM_L_X20Y44 INT_L_X20Y44 INT_R_X21Y44 CLBLL_R_X21Y44 CLBLM_L_X22Y44 INT_L_X22Y44 INT_R_X23Y44 CLBLL_R_X23Y44 VBRK_X60Y46 CLBLM_L_X24Y44 INT_L_X24Y44 INT_R_X25Y44 CLBLL_R_X25Y44 CLBLM_L_X26Y44 INT_L_X26Y44 INT_R_X27Y44 CLBLL_R_X27Y44 CLBLM_L_X28Y44 INT_L_X28Y44 INT_R_X29Y44 CLBLL_R_X29Y44 VBRK_X73Y46 CLBLM_L_X30Y44 INT_L_X30Y44 INT_R_X31Y44 LIOB33_X0Y43 LIOI3_TBYTESRC_X0Y43 L_TERM_INT_X2Y45 IO_INT_INTERFACE_L_X0Y43 INT_L_X0Y43 INT_R_X1Y43 INT_INTERFACE_R_X1Y43 CMT_FIFO_R_X7Y45 VBRK_X9Y45 CLBLL_L_X2Y43 INT_L_X2Y43 INT_R_X3Y43 CLBLM_R_X3Y43 CLBLL_L_X4Y43 INT_L_X4Y43 INT_R_X5Y43 CLBLM_R_X5Y43 VBRK_X18Y45 BRAM_INT_INTERFACE_L_X6Y43 INT_L_X6Y43 INT_R_X7Y43 CLBLM_R_X7Y43 CLBLM_L_X8Y43 INT_L_X8Y43 INT_R_X9Y43 INT_INTERFACE_R_X9Y43 VBRK_X29Y45 CLBLM_L_X10Y43 INT_L_X10Y43 INT_R_X11Y43 CLBLM_R_X11Y43 VBRK_X34Y45 CLBLL_L_X12Y43 INT_L_X12Y43 INT_R_X13Y43 CLBLL_R_X13Y43 CLBLL_L_X14Y43 INT_L_X14Y43 INT_R_X15Y43 CLBLL_R_X15Y43 CLBLL_L_X16Y43 INT_L_X16Y43 INT_R_X17Y43 CLBLL_R_X17Y43 VFRAME_X47Y45 INT_INTERFACE_L_X18Y43 INT_L_X18Y43 INT_R_X19Y43 CLBLL_R_X19Y43 CLBLM_L_X20Y43 INT_L_X20Y43 INT_R_X21Y43 CLBLL_R_X21Y43 CLBLM_L_X22Y43 INT_L_X22Y43 INT_R_X23Y43 CLBLL_R_X23Y43 VBRK_X60Y45 CLBLM_L_X24Y43 INT_L_X24Y43 INT_R_X25Y43 CLBLL_R_X25Y43 CLBLM_L_X26Y43 INT_L_X26Y43 INT_R_X27Y43 ...
lindex $tiles end
INT_R_X31Y0
select [lindex $tiles end]
INFO: [Coretcl 2-12] 'INT_R_X31Y0' selected.
select {[lindex $tiles end] [lindex $tiles 0]}
ERROR: [Common 17-161] Invalid option value '[lindex $tiles end] [lindex $tiles 0]' specified for 'objects'.
set cells [get_cells -of $cr]
edge/filterV/p2yb_reg[2] edge/filterV/p2y_reg[3] edge/filterV/p2y_reg[2] edge/CacheSystem2/pdata_out2y_reg[0] edge/filterV/sY1a[3]_i_2 edge/filterV/sY1a[3]_i_3 edge/filterV/sY1a_reg[3]_i_1 edge/filterV/sY1a_reg[3] edge/filterV/sY1a_reg[2] edge/filterV/sY1a_reg[1] edge/filterV/sY1a_reg[0] edge/filterV/p1yb_reg[2] edge/filterV/p1y_reg[2] edge/filterV/p1y_reg[1] edge/filterV/p1y_reg[0] p2yb[6]_i_2 edge/filterV/sY1a[7]_i_2 edge/filterV/sY1a[7]_i_3 edge/filterV/sY1a[7]_i_4 edge/filterV/sY1a[7]_i_5 edge/filterV/sY1a_reg[7]_i_1 edge/filterV/sY1a_reg[7] edge/filterV/sY1a_reg[6] edge/filterV/sY1a_reg[5] edge/filterV/sY1a_reg[4] edge/CacheSystem2/pdata_out2y_reg[4] edge/CacheSystem2/pdata_out2y_reg[1] edge/filterV/p1y[4]_i_1 edge/filterV/p1y_reg[4] edge/filterV/p2y_reg[4] edge/CacheSystem2/pdata_out2y_reg[12] edge/CacheSystem2/pdata_out2y_reg[10] p2yb[6]_i_3 p2yb[10]_i_5 p2yb[6]_i_4 p2yb[6]_i_5 p2yb_reg[6]_i_1 edge/filterV/p2yb_reg[6] edge/filterV/p2yb_reg[5] edge/filterV/p2yb_reg[4] edge/filterV/p2yb_reg[3] edge/CacheSystem2/pdata_out2y_reg[9] edge/CacheSystem2/pdata_out2y_reg[6] edge/CacheSystem2/pdata_out2y_reg[3] edge/CacheSystem2/pdata_out2y_reg[2] p2ya[10]_i_2 p2ya[10]_i_3 p2ya[10]_i_4 p2ya_reg[10]_i_1 edge/filterV/p2ya_reg[10] edge/filterV/p2ya_reg[9] edge/filterV/p2ya_reg[8] edge/filterV/p2ya_reg[7] edge/filterV/p2y[10]_i_2 edge/filterV/p2y[10]_i_3 edge/filterV/p2y[10]_i_4 edge/filterV/p2y[10]_i_5 edge/filterV/p2y_reg[10]_i_1 edge/filterV/p2y_reg[10] edge/filterV/p2y_reg[9] edge/filterV/p2y_reg[8] edge/filterV/p2y_reg[6] edge/CacheSystem2/pdata_out2y_reg[7] edge/filterV/p2y[7]_i_1 edge/filterV/p2y_reg[5] edge/CacheSystem2/pdata_out2y_reg[8] edge/filterV/p2y_reg[7] edge/filterV/sY1a[11]_i_2 edge/filterV/sY1a[11]_i_3 edge/filterV/sY1a[11]_i_4 edge/filterV/sY1a[11]_i_5 edge/filterV/sY1a_reg[11]_i_1 edge/filterV/sY1a_reg[11] edge/filterV/sY1a_reg[10] edge/filterV/sY1a_reg[9] edge/filterV/sY1a_reg[8] p2yb[10]_i_6 p2yb[14]_i_5 p2yb[10]_i_7 p2yb[10]_i_2 p2yb[10]_i_8 p2yb[10]_i_3 p2yb[10]_i_9 p2yb[10]_i_4 p2yb_reg[10]_i_1 edge/filterV/p2yb_reg[10] edge/filterV/p2yb_reg[9] edge/filterV/p2yb_reg[8] edge/filterV/p2yb_reg[7] edge/CacheSystem2/pdata_out2y_reg[5] edge/CacheSystem2/pdata_out2y_reg[15] edge/CacheSystem2/pdata_out2y_reg[13] edge/CacheSystem2/pdata_out2y_reg[11] p2ya[14]_i_2 p2ya[14]_i_3 p2ya[14]_i_4 p2ya[14]_i_5 p2ya_reg[14]_i_1__0 edge/filterV/p2ya_reg[14] edge/filterV/p2ya_reg[13] edge/filterV/p2ya_reg[12] edge/filterV/p2ya_reg[11] edge/filterV/p2y[14]_i_2 edge/filterV/p2y[14]_i_3 edge/filterV/p2y[14]_i_4 edge/filterV/p2y[14]_i_5 edge/filterV/p2y_reg[14]_i_1 edge/filterV/p2y_reg[14] edge/filterV/p2y_reg[13] edge/filterV/p2y_reg[12] edge/filterV/p2y_reg[11] p3ya[11]_i_2 p3ya[11]_i_3 p3ya[11]_i_4 p3ya_reg[11]_i_1 edge/filterV/p3ya_reg[11] edge/filterV/p3ya_reg[10] edge/filterV/p3ya_reg[9] edge/filterV/p3ya_reg[8] edge/filterV/sY1a[15]_i_2 edge/filterV/sY1a[15]_i_3 edge/filterV/sY1a[15]_i_4 edge/filterV/sY1a[15]_i_5 edge/filterV/sY1a_reg[15]_i_1 edge/filterV/sY1a_reg[15] edge/filterV/sY1a_reg[14] edge/filterV/sY1a_reg[13] edge/filterV/sY1a_reg[12] edge/filterV/sY1[19]_i_22 edge/filterV/sY1[19]_i_23 edge/filterV/sY1[19]_i_24 edge/filterV/sY1[19]_i_25 edge/filterV/sY1_reg[19]_i_17 edge/filterV/p3y_reg[5] edge/filterV/p1yb_reg[3] edge/filterV/p1y_reg[3] edge/filterV/sY1b_reg[3]_i_1 edge/filterV/sY1b_reg[3] edge/filterV/sY1b_reg[2] edge/filterV/sY1b_reg[1] edge/filterV/sY1b_reg[0] edge/filterV/p3ya_reg[7] edge/filterV/p3y_reg[4] edge/filterV/p3y_reg[1] edge/CacheSystem2/pdata_out3y_reg[2] edge/filterV/p3y_reg[3] edge/filterV/p3y_reg[2] edge/CacheSystem2/pdata_out3y_reg[4] p3yb[5]_i_2 p3yb[5]_i_3 p3yb[5]_i_4 p3yb_reg[5]_i_1 edge/filterV/p3yb_reg[5] edge/filterV/p3yb_reg[4] edge/filterV/p3yb_reg[3] edge/filterV/p3yb_reg[2] p2yb[14]_i_6 p2yb[18]_i_5 p2yb[14]_i_7 p2yb[14]_i_2 p2yb[14]_i_8 p2yb[14]_i_3 p2yb[14]_i_9 p2yb[14]_i_4 p2yb_reg[14]_i_1 edge/filterV/p2yb_reg[14] edge/filterV/p2yb_reg[13] edge/filterV/p2yb_reg[12] edge/filterV/p2yb_reg[11] edge/CacheSystem2/pdata_out2y_reg[18] edge/CacheSystem2/pdata_out2y_reg[17] edge/CacheSystem2/pdata_out2y_reg[16] edge/CacheSystem2/pdata_out2y_reg[14] p2ya[18]_i_2 p2ya[18]_i_3 p2ya[18]_i_4 p2ya[18]_i_5 p2ya_reg[18]_i_1 edge/filterV/p2ya_reg[18] edge/filterV/p2ya_reg[17] edge/filterV/p2ya_reg[16] edge/filterV/p2ya_reg[15] edge/filterV/p2y[18]_i_2 edge/filterV/p2y[18]_i_3 edge/filterV/p2y[18]_i_4 edge/filterV/p2y[18]_i_5 edge/filterV/p2y_reg[18]_i_1 edge/filterV/p2y_reg[18] edge/filterV/p2y_reg[17] edge/filterV/p2y_reg[16] edge/filterV/p2y_reg[15] p3ya[15]_i_2 p3ya[15]_i_3 p3ya[15]_i_4 p3ya[15]_i_5 p3ya_reg[15]_i_1 edge/filterV/p3ya_reg[15] edge/filterV/p3ya_reg[14] edge/filterV/p3ya_reg[13] edge/filterV/p3ya_reg[12] edge/filterV/sY1a[19]_i_2 edge/filterV/sY1a[19]_i_3 edge/filterV/sY1a[19]_i_4 edge/filterV/sY1a[19]_i_5 edge/filterV/sY1a_reg[19]_i_1 edge/filterV/sY1a_reg[19] edge/filterV/sY1a_reg[18] edge/filterV/sY1a_reg[17] edge/filterV/sY1a_reg[16] edge/filterV/sY1[19]_i_18 edge/filterV/sY1[19]_i_19 edge/filterV/sY1[19]_i_20 edge/filterV/sY1[19]_i_21 edge/filterV/sY1_reg[19]_i_12 edge/filterV/p3y_reg[6] edge/filterV/sY1b[7]_i_2 edge/filterV/sY1b[7]_i_3 edge/filterV/sY1b[7]_i_4 edge/filterV/sY1b[7]_i_5 edge/filterV/sY1b_reg[7]_i_1 edge/filterV/sY1b_reg[7] edge/filterV/sY1b_reg[6] edge/filterV/sY1b_reg[5] edge/filterV/sY1b_reg[4] p3yb[9]_i_5 edge/filterV/p3y[7]_i_1 edge/filterV/p3y_reg[7] p3yb[9]_i_6 p3yb[13]_i_5 p3yb[9]_i_7 p3yb[9]_i_2 p3yb[9]_i_8 p3yb[9]_i_3 p3yb[9]_i_9 p3yb[9]_i_4 p3yb_reg[9]_i_1 edge/filterV/p3yb_reg[9] edge/filterV/p3yb_reg[8] edge/filterV/p3yb_reg[7] edge/filterV/p3yb_reg[6] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[4] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[2] wIndex[3]_i_1__9 wIndex[4]_i_1__9 wIndex[1]_i_1__9 wIndex[2]_i_1__9 wIndex[5]_i_1__9 wIndex[0]_i_1__9 edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[3] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[1] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[5] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[0] p2yb[18]_i_6 p2yb[22]_i_5 p2yb[18]_i_7 p2yb[18]_i_2 p2yb[18]_i_8 p2yb[18]_i_3 p2yb[18]_i_9 p2yb[18]_i_4 p2yb_reg[18]_i_1 edge/filterV/p2yb_reg[18] edge/filterV/p2yb_reg[17] edge/filterV/p2yb_reg[16] edge/filterV/p2yb_reg[15] edge/CacheSystem2/pdata_out2y_reg[20] edge/CacheSystem2/pdata_out2y_reg[19] p2ya[22]_i_2 p2ya[22]_i_3 p2ya[22]_i_4 p2ya[22]_i_5 p2ya_reg[22]_i_1 edge/filterV/p2ya_reg[22] edge/filterV/p2ya_reg[21] edge/filterV/p2ya_reg[20] edge/filterV/p2ya_reg[19] edge/filterV/p2y[22]_i_2 edge/filterV/p2y[22]_i_3 edge/filterV/p2y[22]_i_4 edge/filterV/p2y[22]_i_5 edge/filterV/p2y_reg[22]_i_1 edge/filterV/p2y_reg[22] edge/filterV/p2y_reg[21] edge/filterV/p2y_reg[20] edge/filterV/p2y_reg[19] p3ya[19]_i_2 p3ya[19]_i_3 p3ya[19]_i_4 p3ya[19]_i_5 p3ya_reg[19]_i_1 edge/filterV/p3ya_reg[19] edge/filterV/p3ya_reg[18] edge/filterV/p3ya_reg[17] edge/filterV/p3ya_reg[16] edge/filterV/sY1a[23]_i_2 edge/filterV/sY1a[23]_i_3 edge/filterV/sY1a[23]_i_4 edge/filterV/sY1a[23]_i_5 edge/filterV/sY1a_reg[23]_i_1 edge/filterV/sY1a_reg[23] edge/filterV/sY1a_reg[22] edge/filterV/sY1a_reg[21] edge/filterV/sY1a_reg[20] edge/filterV/sY1[19]_i_13 edge/filterV/sY1[19]_i_14 edge/filterV/sY1[19]_i_15 edge/filterV/sY1[19]_i_16 edge/filterV/sY1_reg[19]_i_7 edge/filterV/sY1b[11]_i_2 edge/filterV/sY1b[11]_i_3 edge/filterV/sY1b[11]_i_4 edge/filterV/sY1b[11]_i_5 edge/filterV/sY1b_reg[11]_i_1 edge/filterV/sY1b_reg[11] edge/filterV/sY1b_reg[10] edge/filterV/sY1b_reg[9] edge/filterV/sY1b_reg[8] edge/filterV/p3y[10]_i_2 edge/filterV/p3y[10]_i_3 edge/filterV/p3y[10]_i_4 edge/filterV/p3y[10]_i_5 edge/filterV/p3y_reg[10]_i_1 edge/filterV/p3y_reg[10] edge/filterV/p3y_reg[9] edge/filterV/p3y_reg[8] p3yb[13]_i_6 p3yb[17]_i_5 p3yb[13]_i_7 p3yb[13]_i_2 p3yb[13]_i_8 p3yb[13]_i_3 p3yb[13]_i_9 p3yb[13]_i_4 p3yb_reg[13]_i_1 edge/filterV/p3yb_reg[13] edge/filterV/p3yb_reg[12] edge/filterV/p3yb_reg[11] edge/filterV/p3yb_reg[10] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[9] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[7] wIndex[9]_i_3__9 wIndex[9]_i_1__10 wIndex[8]_i_1__9 wIndex[9]_i_2__9 wIndex[6]_i_1__9 wIndex[7]_i_1__9 edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[8] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[6] p7ya[11]_i_2 p7ya[11]_i_3 p7ya[11]_i_4 p7ya_reg[11]_i_1 edge/filterV/p7ya_reg[11] edge/filterV/p7ya_reg[10] edge/filterV/p7ya_reg[9] edge/filterV/p7ya_reg[8] p2yb[22]_i_6 p2yb[26]_i_5 p2yb[22]_i_7 p2yb[22]_i_2 p2yb[22]_i_8 p2yb[22]_i_3 p2yb[22]_i_9 p2yb[22]_i_4 p2yb_reg[22]_i_1 edge/filterV/p2yb_reg[22] edge/filterV/p2yb_reg[21] edge/filterV/p2yb_reg[20] edge/filterV/p2yb_reg[19] edge/CacheSystem2/pdata_out2y_reg[24] edge/CacheSystem2/pdata_out2y_reg[23] p2ya[26]_i_2 p2ya[26]_i_3 p2ya[26]_i_4 p2ya[26]_i_5 p2ya_reg[26]_i_1 edge/filterV/p2ya_reg[26] edge/filterV/p2ya_reg[25] edge/filterV/p2ya_reg[24] edge/filterV/p2ya_reg[23] edge/filterV/p2y[26]_i_2 edge/filterV/p2y[26]_i_3 edge/filterV/p2y[26]_i_4 edge/filterV/p2y[26]_i_5 edge/filterV/p2y_reg[26]_i_1 edge/filterV/p2y_reg[26] edge/filterV/p2y_reg[25] edge/filterV/p2y_reg[24] edge/filterV/p2y_reg[23] p3ya[23]_i_2 p3ya[23]_i_3 p3ya[23]_i_4 p3ya[23]_i_5 p3ya_reg[23]_i_1 edge/filterV/p3ya_reg[23] edge/filterV/p3ya_reg[22] edge/filterV/p3ya_reg[21] edge/filterV/p3ya_reg[20] edge/filterV/sY1a[27]_i_2 edge/filterV/sY1a[27]_i_3 edge/filterV/sY1a[27]_i_4 edge/filterV/sY1a[27]_i_5 edge/filterV/sY1a_reg[27]_i_1 edge/filterV/sY1a_reg[27] edge/filterV/sY1a_reg[26] edge/filterV/sY1a_reg[25] edge/filterV/sY1a_reg[24] edge/filterV/sY1[19]_i_8 edge/filterV/sY1[19]_i_9 edge/filterV/sY1[19]_i_10 edge/filterV/sY1[19]_i_11 edge/filterV/sY1_reg[19]_i_2 edge/filterV/sY1b[15]_i_2 edge/filterV/sY1b[15]_i_3 edge/filterV/sY1b[15]_i_4 edge/filterV/sY1b[15]_i_5 edge/filterV/sY1b_reg[15]_i_1 edge/filterV/sY1b_reg[15] edge/filterV/sY1b_reg[14] edge/filterV/sY1b_reg[13] edge/filterV/sY1b_reg[12] edge/filterV/p3y[14]_i_2 edge/filterV/p3y[14]_i_3 edge/filterV/p3y[14]_i_4 edge/filterV/p3y[14]_i_5 edge/filterV/p3y_reg[14]_i_1 edge/filterV/p3y_reg[14] edge/filterV/p3y_reg[13] edge/filterV/p3y_reg[12] edge/filterV/p3y_reg[11] p3yb[17]_i_6 p3yb[21]_i_5 p3yb[17]_i_7 p3yb[17]_i_2 p3yb[17]_i_8 p3yb[17]_i_3 p3yb[17]_i_9 p3yb[17]_i_4 p3yb_reg[17]_i_1 edge/filterV/p3yb_reg[17] edge/filterV/p3yb_reg[16] edge/filterV/p3yb_reg[15] edge/filterV/p3yb_reg[14] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[4] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[2] rIndex_rep[3]_i_1__12 rIndex_rep[4]_i_1__12 rIndex_rep[1]_i_1__12 rIndex_rep[2]_i_1__12 rIndex_rep[5]_i_1__12 edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[3] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[1] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[5] rIndex_rep[9]_i_3__12 edge/CacheSystem2/pdata_out7y_reg[7] edge/CacheSystem2/nineLineBufferY/LineBuffer3/ram_array_reg edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[9] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[7] rIndex_rep[9]_i_1__13 rIndex_rep[8]_i_1__12 rIndex_rep[9]_i_2__12 rIndex_rep[6]_i_1__12 rIndex_rep[7]_i_1__12 rIndex_rep[0]_i_1__12 edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[8] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[6] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[0] p7ya[15]_i_2 p7ya[15]_i_3 p7ya[15]_i_4 p7ya[15]_i_5 p7ya_reg[15]_i_1 edge/filterV/p7ya_reg[15] edge/filterV/p7ya_reg[14] edge/filterV/p7ya_reg[13] edge/filterV/p7ya_reg[12] p2yb[26]_i_6 p2yb[30]_i_5 p2yb[26]_i_7 p2yb[26]_i_2 p2yb[26]_i_8 p2yb[26]_i_3 p2yb[26]_i_9 p2yb[26]_i_4 p2yb_reg[26]_i_1 edge/filterV/p2yb_reg[26] edge/filterV/p2yb_reg[25] edge/filterV/p2yb_reg[24] edge/filterV/p2yb_reg[23] edge/CacheSystem2/pdata_out2y_reg[31] edge/CacheSystem2/pdata_out2y_reg[25] edge/CacheSystem2/pdata_out2y_reg[22] edge/CacheSystem2/pdata_out2y_reg[21] p2ya[30]_i_2 p2ya[30]_i_3 p2ya[30]_i_4 p2ya[30]_i_5 p2ya_reg[30]_i_1 edge/filterV/p2ya_reg[30] edge/filterV/p2ya_reg[29] ...
set pblock [create_pblock ps1]
ps1
add_cells_to_pblock $pblock $cells
get_cells -of $pblock
edge/filterV/p2yb_reg[2] edge/filterV/p2y_reg[3] edge/filterV/p2y_reg[2] edge/CacheSystem2/pdata_out2y_reg[0] edge/filterV/sY1a[3]_i_2 edge/filterV/sY1a[3]_i_3 edge/filterV/sY1a_reg[3]_i_1 edge/filterV/sY1a_reg[3] edge/filterV/sY1a_reg[2] edge/filterV/sY1a_reg[1] edge/filterV/sY1a_reg[0] edge/filterV/p1yb_reg[2] edge/filterV/p1y_reg[2] edge/filterV/p1y_reg[1] edge/filterV/p1y_reg[0] p2yb[6]_i_2 edge/filterV/sY1a[7]_i_2 edge/filterV/sY1a[7]_i_3 edge/filterV/sY1a[7]_i_4 edge/filterV/sY1a[7]_i_5 edge/filterV/sY1a_reg[7]_i_1 edge/filterV/sY1a_reg[7] edge/filterV/sY1a_reg[6] edge/filterV/sY1a_reg[5] edge/filterV/sY1a_reg[4] edge/CacheSystem2/pdata_out2y_reg[4] edge/CacheSystem2/pdata_out2y_reg[1] edge/filterV/p1y[4]_i_1 edge/filterV/p1y_reg[4] edge/filterV/p2y_reg[4] edge/CacheSystem2/pdata_out2y_reg[12] edge/CacheSystem2/pdata_out2y_reg[10] p2yb[6]_i_3 p2yb[10]_i_5 p2yb[6]_i_4 p2yb[6]_i_5 p2yb_reg[6]_i_1 edge/filterV/p2yb_reg[6] edge/filterV/p2yb_reg[5] edge/filterV/p2yb_reg[4] edge/filterV/p2yb_reg[3] edge/CacheSystem2/pdata_out2y_reg[9] edge/CacheSystem2/pdata_out2y_reg[6] edge/CacheSystem2/pdata_out2y_reg[3] edge/CacheSystem2/pdata_out2y_reg[2] p2ya[10]_i_2 p2ya[10]_i_3 p2ya[10]_i_4 p2ya_reg[10]_i_1 edge/filterV/p2ya_reg[10] edge/filterV/p2ya_reg[9] edge/filterV/p2ya_reg[8] edge/filterV/p2ya_reg[7] edge/filterV/p2y[10]_i_2 edge/filterV/p2y[10]_i_3 edge/filterV/p2y[10]_i_4 edge/filterV/p2y[10]_i_5 edge/filterV/p2y_reg[10]_i_1 edge/filterV/p2y_reg[10] edge/filterV/p2y_reg[9] edge/filterV/p2y_reg[8] edge/filterV/p2y_reg[6] edge/CacheSystem2/pdata_out2y_reg[7] edge/filterV/p2y[7]_i_1 edge/filterV/p2y_reg[5] edge/CacheSystem2/pdata_out2y_reg[8] edge/filterV/p2y_reg[7] edge/filterV/sY1a[11]_i_2 edge/filterV/sY1a[11]_i_3 edge/filterV/sY1a[11]_i_4 edge/filterV/sY1a[11]_i_5 edge/filterV/sY1a_reg[11]_i_1 edge/filterV/sY1a_reg[11] edge/filterV/sY1a_reg[10] edge/filterV/sY1a_reg[9] edge/filterV/sY1a_reg[8] p2yb[10]_i_6 p2yb[14]_i_5 p2yb[10]_i_7 p2yb[10]_i_2 p2yb[10]_i_8 p2yb[10]_i_3 p2yb[10]_i_9 p2yb[10]_i_4 p2yb_reg[10]_i_1 edge/filterV/p2yb_reg[10] edge/filterV/p2yb_reg[9] edge/filterV/p2yb_reg[8] edge/filterV/p2yb_reg[7] edge/CacheSystem2/pdata_out2y_reg[5] edge/CacheSystem2/pdata_out2y_reg[15] edge/CacheSystem2/pdata_out2y_reg[13] edge/CacheSystem2/pdata_out2y_reg[11] p2ya[14]_i_2 p2ya[14]_i_3 p2ya[14]_i_4 p2ya[14]_i_5 p2ya_reg[14]_i_1__0 edge/filterV/p2ya_reg[14] edge/filterV/p2ya_reg[13] edge/filterV/p2ya_reg[12] edge/filterV/p2ya_reg[11] edge/filterV/p2y[14]_i_2 edge/filterV/p2y[14]_i_3 edge/filterV/p2y[14]_i_4 edge/filterV/p2y[14]_i_5 edge/filterV/p2y_reg[14]_i_1 edge/filterV/p2y_reg[14] edge/filterV/p2y_reg[13] edge/filterV/p2y_reg[12] edge/filterV/p2y_reg[11] p3ya[11]_i_2 p3ya[11]_i_3 p3ya[11]_i_4 p3ya_reg[11]_i_1 edge/filterV/p3ya_reg[11] edge/filterV/p3ya_reg[10] edge/filterV/p3ya_reg[9] edge/filterV/p3ya_reg[8] edge/filterV/sY1a[15]_i_2 edge/filterV/sY1a[15]_i_3 edge/filterV/sY1a[15]_i_4 edge/filterV/sY1a[15]_i_5 edge/filterV/sY1a_reg[15]_i_1 edge/filterV/sY1a_reg[15] edge/filterV/sY1a_reg[14] edge/filterV/sY1a_reg[13] edge/filterV/sY1a_reg[12] edge/filterV/sY1[19]_i_22 edge/filterV/sY1[19]_i_23 edge/filterV/sY1[19]_i_24 edge/filterV/sY1[19]_i_25 edge/filterV/sY1_reg[19]_i_17 edge/filterV/p3y_reg[5] edge/filterV/p1yb_reg[3] edge/filterV/p1y_reg[3] edge/filterV/sY1b_reg[3]_i_1 edge/filterV/sY1b_reg[3] edge/filterV/sY1b_reg[2] edge/filterV/sY1b_reg[1] edge/filterV/sY1b_reg[0] edge/filterV/p3ya_reg[7] edge/filterV/p3y_reg[4] edge/filterV/p3y_reg[1] edge/CacheSystem2/pdata_out3y_reg[2] edge/filterV/p3y_reg[3] edge/filterV/p3y_reg[2] edge/CacheSystem2/pdata_out3y_reg[4] p3yb[5]_i_2 p3yb[5]_i_3 p3yb[5]_i_4 p3yb_reg[5]_i_1 edge/filterV/p3yb_reg[5] edge/filterV/p3yb_reg[4] edge/filterV/p3yb_reg[3] edge/filterV/p3yb_reg[2] p2yb[14]_i_6 p2yb[18]_i_5 p2yb[14]_i_7 p2yb[14]_i_2 p2yb[14]_i_8 p2yb[14]_i_3 p2yb[14]_i_9 p2yb[14]_i_4 p2yb_reg[14]_i_1 edge/filterV/p2yb_reg[14] edge/filterV/p2yb_reg[13] edge/filterV/p2yb_reg[12] edge/filterV/p2yb_reg[11] edge/CacheSystem2/pdata_out2y_reg[18] edge/CacheSystem2/pdata_out2y_reg[17] edge/CacheSystem2/pdata_out2y_reg[16] edge/CacheSystem2/pdata_out2y_reg[14] p2ya[18]_i_2 p2ya[18]_i_3 p2ya[18]_i_4 p2ya[18]_i_5 p2ya_reg[18]_i_1 edge/filterV/p2ya_reg[18] edge/filterV/p2ya_reg[17] edge/filterV/p2ya_reg[16] edge/filterV/p2ya_reg[15] edge/filterV/p2y[18]_i_2 edge/filterV/p2y[18]_i_3 edge/filterV/p2y[18]_i_4 edge/filterV/p2y[18]_i_5 edge/filterV/p2y_reg[18]_i_1 edge/filterV/p2y_reg[18] edge/filterV/p2y_reg[17] edge/filterV/p2y_reg[16] edge/filterV/p2y_reg[15] p3ya[15]_i_2 p3ya[15]_i_3 p3ya[15]_i_4 p3ya[15]_i_5 p3ya_reg[15]_i_1 edge/filterV/p3ya_reg[15] edge/filterV/p3ya_reg[14] edge/filterV/p3ya_reg[13] edge/filterV/p3ya_reg[12] edge/filterV/sY1a[19]_i_2 edge/filterV/sY1a[19]_i_3 edge/filterV/sY1a[19]_i_4 edge/filterV/sY1a[19]_i_5 edge/filterV/sY1a_reg[19]_i_1 edge/filterV/sY1a_reg[19] edge/filterV/sY1a_reg[18] edge/filterV/sY1a_reg[17] edge/filterV/sY1a_reg[16] edge/filterV/sY1[19]_i_18 edge/filterV/sY1[19]_i_19 edge/filterV/sY1[19]_i_20 edge/filterV/sY1[19]_i_21 edge/filterV/sY1_reg[19]_i_12 edge/filterV/p3y_reg[6] edge/filterV/sY1b[7]_i_2 edge/filterV/sY1b[7]_i_3 edge/filterV/sY1b[7]_i_4 edge/filterV/sY1b[7]_i_5 edge/filterV/sY1b_reg[7]_i_1 edge/filterV/sY1b_reg[7] edge/filterV/sY1b_reg[6] edge/filterV/sY1b_reg[5] edge/filterV/sY1b_reg[4] p3yb[9]_i_5 edge/filterV/p3y[7]_i_1 edge/filterV/p3y_reg[7] p3yb[9]_i_6 p3yb[13]_i_5 p3yb[9]_i_7 p3yb[9]_i_2 p3yb[9]_i_8 p3yb[9]_i_3 p3yb[9]_i_9 p3yb[9]_i_4 p3yb_reg[9]_i_1 edge/filterV/p3yb_reg[9] edge/filterV/p3yb_reg[8] edge/filterV/p3yb_reg[7] edge/filterV/p3yb_reg[6] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[4] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[2] wIndex[3]_i_1__9 wIndex[4]_i_1__9 wIndex[1]_i_1__9 wIndex[2]_i_1__9 wIndex[5]_i_1__9 wIndex[0]_i_1__9 edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[3] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[1] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[5] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[0] p2yb[18]_i_6 p2yb[22]_i_5 p2yb[18]_i_7 p2yb[18]_i_2 p2yb[18]_i_8 p2yb[18]_i_3 p2yb[18]_i_9 p2yb[18]_i_4 p2yb_reg[18]_i_1 edge/filterV/p2yb_reg[18] edge/filterV/p2yb_reg[17] edge/filterV/p2yb_reg[16] edge/filterV/p2yb_reg[15] edge/CacheSystem2/pdata_out2y_reg[20] edge/CacheSystem2/pdata_out2y_reg[19] p2ya[22]_i_2 p2ya[22]_i_3 p2ya[22]_i_4 p2ya[22]_i_5 p2ya_reg[22]_i_1 edge/filterV/p2ya_reg[22] edge/filterV/p2ya_reg[21] edge/filterV/p2ya_reg[20] edge/filterV/p2ya_reg[19] edge/filterV/p2y[22]_i_2 edge/filterV/p2y[22]_i_3 edge/filterV/p2y[22]_i_4 edge/filterV/p2y[22]_i_5 edge/filterV/p2y_reg[22]_i_1 edge/filterV/p2y_reg[22] edge/filterV/p2y_reg[21] edge/filterV/p2y_reg[20] edge/filterV/p2y_reg[19] p3ya[19]_i_2 p3ya[19]_i_3 p3ya[19]_i_4 p3ya[19]_i_5 p3ya_reg[19]_i_1 edge/filterV/p3ya_reg[19] edge/filterV/p3ya_reg[18] edge/filterV/p3ya_reg[17] edge/filterV/p3ya_reg[16] edge/filterV/sY1a[23]_i_2 edge/filterV/sY1a[23]_i_3 edge/filterV/sY1a[23]_i_4 edge/filterV/sY1a[23]_i_5 edge/filterV/sY1a_reg[23]_i_1 edge/filterV/sY1a_reg[23] edge/filterV/sY1a_reg[22] edge/filterV/sY1a_reg[21] edge/filterV/sY1a_reg[20] edge/filterV/sY1[19]_i_13 edge/filterV/sY1[19]_i_14 edge/filterV/sY1[19]_i_15 edge/filterV/sY1[19]_i_16 edge/filterV/sY1_reg[19]_i_7 edge/filterV/sY1b[11]_i_2 edge/filterV/sY1b[11]_i_3 edge/filterV/sY1b[11]_i_4 edge/filterV/sY1b[11]_i_5 edge/filterV/sY1b_reg[11]_i_1 edge/filterV/sY1b_reg[11] edge/filterV/sY1b_reg[10] edge/filterV/sY1b_reg[9] edge/filterV/sY1b_reg[8] edge/filterV/p3y[10]_i_2 edge/filterV/p3y[10]_i_3 edge/filterV/p3y[10]_i_4 edge/filterV/p3y[10]_i_5 edge/filterV/p3y_reg[10]_i_1 edge/filterV/p3y_reg[10] edge/filterV/p3y_reg[9] edge/filterV/p3y_reg[8] p3yb[13]_i_6 p3yb[17]_i_5 p3yb[13]_i_7 p3yb[13]_i_2 p3yb[13]_i_8 p3yb[13]_i_3 p3yb[13]_i_9 p3yb[13]_i_4 p3yb_reg[13]_i_1 edge/filterV/p3yb_reg[13] edge/filterV/p3yb_reg[12] edge/filterV/p3yb_reg[11] edge/filterV/p3yb_reg[10] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[9] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[7] wIndex[9]_i_3__9 wIndex[9]_i_1__10 wIndex[8]_i_1__9 wIndex[9]_i_2__9 wIndex[6]_i_1__9 wIndex[7]_i_1__9 edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[8] edge/CacheSystem2/nineLineBufferY/LineBuffer3/wIndex_reg[6] p7ya[11]_i_2 p7ya[11]_i_3 p7ya[11]_i_4 p7ya_reg[11]_i_1 edge/filterV/p7ya_reg[11] edge/filterV/p7ya_reg[10] edge/filterV/p7ya_reg[9] edge/filterV/p7ya_reg[8] p2yb[22]_i_6 p2yb[26]_i_5 p2yb[22]_i_7 p2yb[22]_i_2 p2yb[22]_i_8 p2yb[22]_i_3 p2yb[22]_i_9 p2yb[22]_i_4 p2yb_reg[22]_i_1 edge/filterV/p2yb_reg[22] edge/filterV/p2yb_reg[21] edge/filterV/p2yb_reg[20] edge/filterV/p2yb_reg[19] edge/CacheSystem2/pdata_out2y_reg[24] edge/CacheSystem2/pdata_out2y_reg[23] p2ya[26]_i_2 p2ya[26]_i_3 p2ya[26]_i_4 p2ya[26]_i_5 p2ya_reg[26]_i_1 edge/filterV/p2ya_reg[26] edge/filterV/p2ya_reg[25] edge/filterV/p2ya_reg[24] edge/filterV/p2ya_reg[23] edge/filterV/p2y[26]_i_2 edge/filterV/p2y[26]_i_3 edge/filterV/p2y[26]_i_4 edge/filterV/p2y[26]_i_5 edge/filterV/p2y_reg[26]_i_1 edge/filterV/p2y_reg[26] edge/filterV/p2y_reg[25] edge/filterV/p2y_reg[24] edge/filterV/p2y_reg[23] p3ya[23]_i_2 p3ya[23]_i_3 p3ya[23]_i_4 p3ya[23]_i_5 p3ya_reg[23]_i_1 edge/filterV/p3ya_reg[23] edge/filterV/p3ya_reg[22] edge/filterV/p3ya_reg[21] edge/filterV/p3ya_reg[20] edge/filterV/sY1a[27]_i_2 edge/filterV/sY1a[27]_i_3 edge/filterV/sY1a[27]_i_4 edge/filterV/sY1a[27]_i_5 edge/filterV/sY1a_reg[27]_i_1 edge/filterV/sY1a_reg[27] edge/filterV/sY1a_reg[26] edge/filterV/sY1a_reg[25] edge/filterV/sY1a_reg[24] edge/filterV/sY1[19]_i_8 edge/filterV/sY1[19]_i_9 edge/filterV/sY1[19]_i_10 edge/filterV/sY1[19]_i_11 edge/filterV/sY1_reg[19]_i_2 edge/filterV/sY1b[15]_i_2 edge/filterV/sY1b[15]_i_3 edge/filterV/sY1b[15]_i_4 edge/filterV/sY1b[15]_i_5 edge/filterV/sY1b_reg[15]_i_1 edge/filterV/sY1b_reg[15] edge/filterV/sY1b_reg[14] edge/filterV/sY1b_reg[13] edge/filterV/sY1b_reg[12] edge/filterV/p3y[14]_i_2 edge/filterV/p3y[14]_i_3 edge/filterV/p3y[14]_i_4 edge/filterV/p3y[14]_i_5 edge/filterV/p3y_reg[14]_i_1 edge/filterV/p3y_reg[14] edge/filterV/p3y_reg[13] edge/filterV/p3y_reg[12] edge/filterV/p3y_reg[11] p3yb[17]_i_6 p3yb[21]_i_5 p3yb[17]_i_7 p3yb[17]_i_2 p3yb[17]_i_8 p3yb[17]_i_3 p3yb[17]_i_9 p3yb[17]_i_4 p3yb_reg[17]_i_1 edge/filterV/p3yb_reg[17] edge/filterV/p3yb_reg[16] edge/filterV/p3yb_reg[15] edge/filterV/p3yb_reg[14] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[4] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[2] rIndex_rep[3]_i_1__12 rIndex_rep[4]_i_1__12 rIndex_rep[1]_i_1__12 rIndex_rep[2]_i_1__12 rIndex_rep[5]_i_1__12 edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[3] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[1] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[5] rIndex_rep[9]_i_3__12 edge/CacheSystem2/pdata_out7y_reg[7] edge/CacheSystem2/nineLineBufferY/LineBuffer3/ram_array_reg edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[9] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[7] rIndex_rep[9]_i_1__13 rIndex_rep[8]_i_1__12 rIndex_rep[9]_i_2__12 rIndex_rep[6]_i_1__12 rIndex_rep[7]_i_1__12 rIndex_rep[0]_i_1__12 edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[8] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[6] edge/CacheSystem2/nineLineBufferY/LineBuffer3/rIndex_reg_rep[0] p7ya[15]_i_2 p7ya[15]_i_3 p7ya[15]_i_4 p7ya[15]_i_5 p7ya_reg[15]_i_1 edge/filterV/p7ya_reg[15] edge/filterV/p7ya_reg[14] edge/filterV/p7ya_reg[13] edge/filterV/p7ya_reg[12] p2yb[26]_i_6 p2yb[30]_i_5 p2yb[26]_i_7 p2yb[26]_i_2 p2yb[26]_i_8 p2yb[26]_i_3 p2yb[26]_i_9 p2yb[26]_i_4 p2yb_reg[26]_i_1 edge/filterV/p2yb_reg[26] edge/filterV/p2yb_reg[25] edge/filterV/p2yb_reg[24] edge/filterV/p2yb_reg[23] edge/CacheSystem2/pdata_out2y_reg[31] edge/CacheSystem2/pdata_out2y_reg[25] edge/CacheSystem2/pdata_out2y_reg[22] edge/CacheSystem2/pdata_out2y_reg[21] p2ya[30]_i_2 p2ya[30]_i_3 p2ya[30]_i_4 p2ya[30]_i_5 p2ya_reg[30]_i_1 edge/filterV/p2ya_reg[30] edge/filterV/p2ya_reg[29] ...
set tiles [get_tiles -of $cr]
LIOB33_SING_X0Y49 LIOI3_SING_X0Y49 L_TERM_INT_X2Y51 IO_INT_INTERFACE_L_X0Y49 INT_L_X0Y49 INT_R_X1Y49 INT_INTERFACE_R_X1Y49 CMT_PMV_X7Y51 VBRK_X9Y51 CLBLL_L_X2Y49 INT_L_X2Y49 INT_R_X3Y49 CLBLM_R_X3Y49 CLBLL_L_X4Y49 INT_L_X4Y49 INT_R_X5Y49 CLBLM_R_X5Y49 VBRK_X18Y51 BRAM_INT_INTERFACE_L_X6Y49 INT_L_X6Y49 INT_R_X7Y49 CLBLM_R_X7Y49 CLBLM_L_X8Y49 INT_L_X8Y49 INT_R_X9Y49 INT_INTERFACE_R_X9Y49 VBRK_X29Y51 CLBLM_L_X10Y49 INT_L_X10Y49 INT_R_X11Y49 CLBLM_R_X11Y49 VBRK_X34Y51 CLBLL_L_X12Y49 INT_L_X12Y49 INT_R_X13Y49 CLBLL_R_X13Y49 CLBLL_L_X14Y49 INT_L_X14Y49 INT_R_X15Y49 CLBLL_R_X15Y49 CLBLL_L_X16Y49 INT_L_X16Y49 INT_R_X17Y49 CLBLL_R_X17Y49 VFRAME_X47Y51 INT_INTERFACE_L_X18Y49 INT_L_X18Y49 INT_R_X19Y49 CLBLL_R_X19Y49 CLBLM_L_X20Y49 INT_L_X20Y49 INT_R_X21Y49 CLBLL_R_X21Y49 CLBLM_L_X22Y49 INT_L_X22Y49 INT_R_X23Y49 CLBLL_R_X23Y49 VBRK_X60Y51 CLBLM_L_X24Y49 INT_L_X24Y49 INT_R_X25Y49 CLBLL_R_X25Y49 CLBLM_L_X26Y49 INT_L_X26Y49 INT_R_X27Y49 CLBLL_R_X27Y49 CLBLM_L_X28Y49 INT_L_X28Y49 INT_R_X29Y49 CLBLL_R_X29Y49 VBRK_X73Y51 CLBLM_L_X30Y49 INT_L_X30Y49 INT_R_X31Y49 L_TERM_INT_X2Y50 IO_INT_INTERFACE_L_X0Y48 INT_L_X0Y48 INT_R_X1Y48 INT_INTERFACE_R_X1Y48 VBRK_X9Y50 CLBLL_L_X2Y48 INT_L_X2Y48 INT_R_X3Y48 CLBLM_R_X3Y48 CLBLL_L_X4Y48 INT_L_X4Y48 INT_R_X5Y48 CLBLM_R_X5Y48 VBRK_X18Y50 BRAM_INT_INTERFACE_L_X6Y48 INT_L_X6Y48 INT_R_X7Y48 CLBLM_R_X7Y48 CLBLM_L_X8Y48 INT_L_X8Y48 INT_R_X9Y48 INT_INTERFACE_R_X9Y48 VBRK_X29Y50 CLBLM_L_X10Y48 INT_L_X10Y48 INT_R_X11Y48 CLBLM_R_X11Y48 VBRK_X34Y50 CLBLL_L_X12Y48 INT_L_X12Y48 INT_R_X13Y48 CLBLL_R_X13Y48 CLBLL_L_X14Y48 INT_L_X14Y48 INT_R_X15Y48 CLBLL_R_X15Y48 CLBLL_L_X16Y48 INT_L_X16Y48 INT_R_X17Y48 CLBLL_R_X17Y48 VFRAME_X47Y50 INT_INTERFACE_L_X18Y48 INT_L_X18Y48 INT_R_X19Y48 CLBLL_R_X19Y48 CLBLM_L_X20Y48 INT_L_X20Y48 INT_R_X21Y48 CLBLL_R_X21Y48 CLBLM_L_X22Y48 INT_L_X22Y48 INT_R_X23Y48 CLBLL_R_X23Y48 VBRK_X60Y50 CLBLM_L_X24Y48 INT_L_X24Y48 INT_R_X25Y48 CLBLL_R_X25Y48 CLBLM_L_X26Y48 INT_L_X26Y48 INT_R_X27Y48 CLBLL_R_X27Y48 CLBLM_L_X28Y48 INT_L_X28Y48 INT_R_X29Y48 CLBLL_R_X29Y48 VBRK_X73Y50 CLBLM_L_X30Y48 INT_L_X30Y48 INT_R_X31Y48 LIOB33_X0Y47 LIOI3_X0Y47 L_TERM_INT_X2Y49 IO_INT_INTERFACE_L_X0Y47 INT_L_X0Y47 INT_R_X1Y47 INT_INTERFACE_R_X1Y47 VBRK_X9Y49 CLBLL_L_X2Y47 INT_L_X2Y47 INT_R_X3Y47 CLBLM_R_X3Y47 CLBLL_L_X4Y47 INT_L_X4Y47 INT_R_X5Y47 CLBLM_R_X5Y47 VBRK_X18Y49 BRAM_INT_INTERFACE_L_X6Y47 INT_L_X6Y47 INT_R_X7Y47 CLBLM_R_X7Y47 CLBLM_L_X8Y47 INT_L_X8Y47 INT_R_X9Y47 INT_INTERFACE_R_X9Y47 VBRK_X29Y49 CLBLM_L_X10Y47 INT_L_X10Y47 INT_R_X11Y47 CLBLM_R_X11Y47 VBRK_X34Y49 CLBLL_L_X12Y47 INT_L_X12Y47 INT_R_X13Y47 CLBLL_R_X13Y47 CLBLL_L_X14Y47 INT_L_X14Y47 INT_R_X15Y47 CLBLL_R_X15Y47 CLBLL_L_X16Y47 INT_L_X16Y47 INT_R_X17Y47 CLBLL_R_X17Y47 VFRAME_X47Y49 INT_INTERFACE_L_X18Y47 INT_L_X18Y47 INT_R_X19Y47 CLBLL_R_X19Y47 CLBLM_L_X20Y47 INT_L_X20Y47 INT_R_X21Y47 CLBLL_R_X21Y47 CLBLM_L_X22Y47 INT_L_X22Y47 INT_R_X23Y47 CLBLL_R_X23Y47 VBRK_X60Y49 CLBLM_L_X24Y47 INT_L_X24Y47 INT_R_X25Y47 CLBLL_R_X25Y47 CLBLM_L_X26Y47 INT_L_X26Y47 INT_R_X27Y47 CLBLL_R_X27Y47 CLBLM_L_X28Y47 INT_L_X28Y47 INT_R_X29Y47 CLBLL_R_X29Y47 VBRK_X73Y49 CLBLM_L_X30Y47 INT_L_X30Y47 INT_R_X31Y47 L_TERM_INT_X2Y48 IO_INT_INTERFACE_L_X0Y46 INT_L_X0Y46 INT_R_X1Y46 INT_INTERFACE_R_X1Y46 VBRK_X9Y48 CLBLL_L_X2Y46 INT_L_X2Y46 INT_R_X3Y46 CLBLM_R_X3Y46 CLBLL_L_X4Y46 INT_L_X4Y46 INT_R_X5Y46 CLBLM_R_X5Y46 VBRK_X18Y48 BRAM_INT_INTERFACE_L_X6Y46 INT_L_X6Y46 INT_R_X7Y46 CLBLM_R_X7Y46 CLBLM_L_X8Y46 INT_L_X8Y46 INT_R_X9Y46 INT_INTERFACE_R_X9Y46 VBRK_X29Y48 CLBLM_L_X10Y46 INT_L_X10Y46 INT_R_X11Y46 CLBLM_R_X11Y46 VBRK_X34Y48 CLBLL_L_X12Y46 INT_L_X12Y46 INT_R_X13Y46 CLBLL_R_X13Y46 CLBLL_L_X14Y46 INT_L_X14Y46 INT_R_X15Y46 CLBLL_R_X15Y46 CLBLL_L_X16Y46 INT_L_X16Y46 INT_R_X17Y46 CLBLL_R_X17Y46 VFRAME_X47Y48 INT_INTERFACE_L_X18Y46 INT_L_X18Y46 INT_R_X19Y46 CLBLL_R_X19Y46 CLBLM_L_X20Y46 INT_L_X20Y46 INT_R_X21Y46 CLBLL_R_X21Y46 CLBLM_L_X22Y46 INT_L_X22Y46 INT_R_X23Y46 CLBLL_R_X23Y46 VBRK_X60Y48 CLBLM_L_X24Y46 INT_L_X24Y46 INT_R_X25Y46 CLBLL_R_X25Y46 CLBLM_L_X26Y46 INT_L_X26Y46 INT_R_X27Y46 CLBLL_R_X27Y46 CLBLM_L_X28Y46 INT_L_X28Y46 INT_R_X29Y46 CLBLL_R_X29Y46 VBRK_X73Y48 CLBLM_L_X30Y46 INT_L_X30Y46 INT_R_X31Y46 LIOB33_X0Y45 LIOI3_X0Y45 L_TERM_INT_X2Y47 IO_INT_INTERFACE_L_X0Y45 INT_L_X0Y45 INT_R_X1Y45 INT_INTERFACE_R_X1Y45 VBRK_X9Y47 CLBLL_L_X2Y45 INT_L_X2Y45 INT_R_X3Y45 CLBLM_R_X3Y45 CLBLL_L_X4Y45 INT_L_X4Y45 INT_R_X5Y45 CLBLM_R_X5Y45 VBRK_X18Y47 BRAM_L_X6Y45 BRAM_INT_INTERFACE_L_X6Y45 INT_L_X6Y45 INT_R_X7Y45 CLBLM_R_X7Y45 CLBLM_L_X8Y45 INT_L_X8Y45 INT_R_X9Y45 INT_INTERFACE_R_X9Y45 DSP_R_X9Y45 VBRK_X29Y47 CLBLM_L_X10Y45 INT_L_X10Y45 INT_R_X11Y45 CLBLM_R_X11Y45 VBRK_X34Y47 CLBLL_L_X12Y45 INT_L_X12Y45 INT_R_X13Y45 CLBLL_R_X13Y45 CLBLL_L_X14Y45 INT_L_X14Y45 INT_R_X15Y45 CLBLL_R_X15Y45 CLBLL_L_X16Y45 INT_L_X16Y45 INT_R_X17Y45 CLBLL_R_X17Y45 VFRAME_X47Y47 INT_INTERFACE_L_X18Y45 INT_L_X18Y45 INT_R_X19Y45 CLBLL_R_X19Y45 CLBLM_L_X20Y45 INT_L_X20Y45 INT_R_X21Y45 CLBLL_R_X21Y45 CLBLM_L_X22Y45 INT_L_X22Y45 INT_R_X23Y45 CLBLL_R_X23Y45 VBRK_X60Y47 CLBLM_L_X24Y45 INT_L_X24Y45 INT_R_X25Y45 CLBLL_R_X25Y45 CLBLM_L_X26Y45 INT_L_X26Y45 INT_R_X27Y45 CLBLL_R_X27Y45 CLBLM_L_X28Y45 INT_L_X28Y45 INT_R_X29Y45 CLBLL_R_X29Y45 VBRK_X73Y47 CLBLM_L_X30Y45 INT_L_X30Y45 INT_R_X31Y45 L_TERM_INT_X2Y46 IO_INT_INTERFACE_L_X0Y44 INT_L_X0Y44 INT_R_X1Y44 INT_INTERFACE_R_X1Y44 VBRK_X9Y46 CLBLL_L_X2Y44 INT_L_X2Y44 INT_R_X3Y44 CLBLM_R_X3Y44 CLBLL_L_X4Y44 INT_L_X4Y44 INT_R_X5Y44 CLBLM_R_X5Y44 VBRK_X18Y46 BRAM_INT_INTERFACE_L_X6Y44 INT_L_X6Y44 INT_R_X7Y44 CLBLM_R_X7Y44 CLBLM_L_X8Y44 INT_L_X8Y44 INT_R_X9Y44 INT_INTERFACE_R_X9Y44 VBRK_X29Y46 CLBLM_L_X10Y44 INT_L_X10Y44 INT_R_X11Y44 CLBLM_R_X11Y44 VBRK_X34Y46 CLBLL_L_X12Y44 INT_L_X12Y44 INT_R_X13Y44 CLBLL_R_X13Y44 CLBLL_L_X14Y44 INT_L_X14Y44 INT_R_X15Y44 CLBLL_R_X15Y44 CLBLL_L_X16Y44 INT_L_X16Y44 INT_R_X17Y44 CLBLL_R_X17Y44 VFRAME_X47Y46 INT_INTERFACE_L_X18Y44 INT_L_X18Y44 INT_R_X19Y44 CLBLL_R_X19Y44 CLBLM_L_X20Y44 INT_L_X20Y44 INT_R_X21Y44 CLBLL_R_X21Y44 CLBLM_L_X22Y44 INT_L_X22Y44 INT_R_X23Y44 CLBLL_R_X23Y44 VBRK_X60Y46 CLBLM_L_X24Y44 INT_L_X24Y44 INT_R_X25Y44 CLBLL_R_X25Y44 CLBLM_L_X26Y44 INT_L_X26Y44 INT_R_X27Y44 CLBLL_R_X27Y44 CLBLM_L_X28Y44 INT_L_X28Y44 INT_R_X29Y44 CLBLL_R_X29Y44 VBRK_X73Y46 CLBLM_L_X30Y44 INT_L_X30Y44 INT_R_X31Y44 LIOB33_X0Y43 LIOI3_TBYTESRC_X0Y43 L_TERM_INT_X2Y45 IO_INT_INTERFACE_L_X0Y43 INT_L_X0Y43 INT_R_X1Y43 INT_INTERFACE_R_X1Y43 CMT_FIFO_R_X7Y45 VBRK_X9Y45 CLBLL_L_X2Y43 INT_L_X2Y43 INT_R_X3Y43 CLBLM_R_X3Y43 CLBLL_L_X4Y43 INT_L_X4Y43 INT_R_X5Y43 CLBLM_R_X5Y43 VBRK_X18Y45 BRAM_INT_INTERFACE_L_X6Y43 INT_L_X6Y43 INT_R_X7Y43 CLBLM_R_X7Y43 CLBLM_L_X8Y43 INT_L_X8Y43 INT_R_X9Y43 INT_INTERFACE_R_X9Y43 VBRK_X29Y45 CLBLM_L_X10Y43 INT_L_X10Y43 INT_R_X11Y43 CLBLM_R_X11Y43 VBRK_X34Y45 CLBLL_L_X12Y43 INT_L_X12Y43 INT_R_X13Y43 CLBLL_R_X13Y43 CLBLL_L_X14Y43 INT_L_X14Y43 INT_R_X15Y43 CLBLL_R_X15Y43 CLBLL_L_X16Y43 INT_L_X16Y43 INT_R_X17Y43 CLBLL_R_X17Y43 VFRAME_X47Y45 INT_INTERFACE_L_X18Y43 INT_L_X18Y43 INT_R_X19Y43 CLBLL_R_X19Y43 CLBLM_L_X20Y43 INT_L_X20Y43 INT_R_X21Y43 CLBLL_R_X21Y43 CLBLM_L_X22Y43 INT_L_X22Y43 INT_R_X23Y43 CLBLL_R_X23Y43 VBRK_X60Y45 CLBLM_L_X24Y43 INT_L_X24Y43 INT_R_X25Y43 CLBLL_R_X25Y43 CLBLM_L_X26Y43 INT_L_X26Y43 INT_R_X27Y43 ...
resize_pblock -add "[lindex $tiles 0]:[lindex $tiles end]" $pblock
ERROR: [Place 30-342] pblock resize has invalid range LIOB33_SING_X0Y49:INT_R_X31Y0
get_selected
CLBLL_L_X2Y49 CLBLM_L_X30Y0
resize_pblock -add CLBLL_L_X2Y49:CLBLM_L_X30Y0 $pblock
ERROR: [Place 30-342] pblock resize has invalid range CLBLL_L_X2Y49:CLBLM_L_X30Y0
get_selected
SLICE_X1Y49 SLICE_X50Y0
resize_pblock -add SLICE_X1Y49:SLICE_X50Y0 $pblock
resize_pblock -remove SLICE_X1Y49:SLICE_X50Y0 $pblock
set ps1 [get_sites -of [lindex $tiles 0]]
IOB_X0Y49
set ps2 [get_sites -of [lindex $tiles end]]
TIEOFF_X32Y0
resize_pblock -remove IOB_X0Y49:TIEOFF_X32Y0 $pblock
WARNING: [Place 30-343] pblock resize has invalid removal range IOB_X0Y49:TIEOFF_X32Y0
resize_pblock -add IOB_X0Y49:TIEOFF_X32Y0 $pblock
ERROR: [Place 30-342] pblock resize has invalid range IOB_X0Y49:TIEOFF_X32Y0
set row [get_property ROW [get_selected]]
207
set row [get_property ROW [get_selected]]
207
set tiles_in_row [get_tiles -filter {ROW==$row}]
WARNING: [Common 17-346] No tiles matched '*'
set tiles_in_row [get_tiles -filter {ROW==207}]
LIOB33_SING_X0Y0 LIOI3_SING_X0Y0 L_TERM_INT_X2Y1 IO_INT_INTERFACE_L_X0Y0 INT_L_X0Y0 INT_R_X1Y0 INT_INTERFACE_R_X1Y0 CMT_PMV_X7Y1 NULL_X8Y1 VBRK_X9Y1 CLBLL_L_X2Y0 INT_L_X2Y0 INT_R_X3Y0 CLBLM_R_X3Y0 CLBLL_L_X4Y0 INT_L_X4Y0 INT_R_X5Y0 CLBLM_R_X5Y0 VBRK_X18Y1 BRAM_L_X6Y0 BRAM_INT_INTERFACE_L_X6Y0 INT_L_X6Y0 INT_R_X7Y0 CLBLM_R_X7Y0 CLBLM_L_X8Y0 INT_L_X8Y0 INT_R_X9Y0 INT_INTERFACE_R_X9Y0 DSP_R_X9Y0 VBRK_X29Y1 CLBLM_L_X10Y0 INT_L_X10Y0 INT_R_X11Y0 CLBLM_R_X11Y0 VBRK_X34Y1 CLBLL_L_X12Y0 INT_L_X12Y0 INT_R_X13Y0 CLBLL_R_X13Y0 CLBLL_L_X14Y0 INT_L_X14Y0 INT_R_X15Y0 CLBLL_R_X15Y0 CLBLL_L_X16Y0 INT_L_X16Y0 INT_R_X17Y0 CLBLL_R_X17Y0 VFRAME_X47Y1 INT_INTERFACE_L_X18Y0 INT_L_X18Y0 INT_R_X19Y0 CLBLL_R_X19Y0 CLBLM_L_X20Y0 INT_L_X20Y0 INT_R_X21Y0 CLBLL_R_X21Y0 CLBLM_L_X22Y0 INT_L_X22Y0 INT_R_X23Y0 CLBLL_R_X23Y0 VBRK_X60Y1 CLBLM_L_X24Y0 INT_L_X24Y0 INT_R_X25Y0 CLBLL_R_X25Y0 CLBLM_L_X26Y0 INT_L_X26Y0 INT_R_X27Y0 CLBLL_R_X27Y0 CLBLM_L_X28Y0 INT_L_X28Y0 INT_R_X29Y0 CLBLL_R_X29Y0 VBRK_X73Y1 CLBLM_L_X30Y0 INT_L_X30Y0 INT_R_X31Y0 INT_INTERFACE_R_X31Y0 CLK_FEED_X78Y1 VBRK_X79Y1 CLBLL_L_X32Y0 INT_L_X32Y0 INT_R_X33Y0 CLBLM_R_X33Y0 CLBLM_L_X34Y0 INT_L_X34Y0 INT_R_X35Y0 INT_INTERFACE_R_X35Y0 DSP_R_X35Y0 VBRK_X89Y1 CLBLM_L_X36Y0 INT_L_X36Y0 INT_R_X37Y0 CLBLM_R_X37Y0 BRAM_L_X38Y0 BRAM_INT_INTERFACE_L_X38Y0 INT_L_X38Y0 INT_R_X39Y0 CLBLM_R_X39Y0 VBRK_X99Y1 CLBLL_L_X40Y0 INT_L_X40Y0 INT_R_X41Y0 CLBLM_R_X41Y0 CLBLL_L_X42Y0 INT_L_X42Y0 INT_R_X43Y0 CLBLM_R_X43Y0 BRAM_L_X44Y0 BRAM_INT_INTERFACE_L_X44Y0 INT_L_X44Y0 INT_R_X45Y0 CLBLL_R_X45Y0 VBRK_X113Y1 CLBLM_L_X46Y0 INT_L_X46Y0 INT_R_X47Y0 CLBLM_R_X47Y0 VBRK_X118Y1 DSP_L_X48Y0 INT_INTERFACE_L_X48Y0 INT_L_X48Y0 INT_R_X49Y0 CLBLM_R_X49Y0 CLBLM_L_X50Y0 INT_L_X50Y0 INT_R_X51Y0 GTP_INT_INTERFACE_X51Y0 R_TERM_INT_GTX_X128Y1 VBRK_EXT_X129Y1 NULL_X130Y1 NULL_X131Y1 NULL_X132Y1 NULL_X133Y1 NULL_X134Y1 NULL_X135Y1 NULL_X136Y1 NULL_X137Y1 NULL_X138Y1 NULL_X139Y1 NULL_X140Y1 NULL_X141Y1 NULL_X142Y1 NULL_X143Y1 NULL_X144Y1 NULL_X145Y1 NULL_X146Y1 NULL_X147Y1
set tiles_in_row [get_tiles -filter ROW==207]
LIOB33_SING_X0Y0 LIOI3_SING_X0Y0 L_TERM_INT_X2Y1 IO_INT_INTERFACE_L_X0Y0 INT_L_X0Y0 INT_R_X1Y0 INT_INTERFACE_R_X1Y0 CMT_PMV_X7Y1 NULL_X8Y1 VBRK_X9Y1 CLBLL_L_X2Y0 INT_L_X2Y0 INT_R_X3Y0 CLBLM_R_X3Y0 CLBLL_L_X4Y0 INT_L_X4Y0 INT_R_X5Y0 CLBLM_R_X5Y0 VBRK_X18Y1 BRAM_L_X6Y0 BRAM_INT_INTERFACE_L_X6Y0 INT_L_X6Y0 INT_R_X7Y0 CLBLM_R_X7Y0 CLBLM_L_X8Y0 INT_L_X8Y0 INT_R_X9Y0 INT_INTERFACE_R_X9Y0 DSP_R_X9Y0 VBRK_X29Y1 CLBLM_L_X10Y0 INT_L_X10Y0 INT_R_X11Y0 CLBLM_R_X11Y0 VBRK_X34Y1 CLBLL_L_X12Y0 INT_L_X12Y0 INT_R_X13Y0 CLBLL_R_X13Y0 CLBLL_L_X14Y0 INT_L_X14Y0 INT_R_X15Y0 CLBLL_R_X15Y0 CLBLL_L_X16Y0 INT_L_X16Y0 INT_R_X17Y0 CLBLL_R_X17Y0 VFRAME_X47Y1 INT_INTERFACE_L_X18Y0 INT_L_X18Y0 INT_R_X19Y0 CLBLL_R_X19Y0 CLBLM_L_X20Y0 INT_L_X20Y0 INT_R_X21Y0 CLBLL_R_X21Y0 CLBLM_L_X22Y0 INT_L_X22Y0 INT_R_X23Y0 CLBLL_R_X23Y0 VBRK_X60Y1 CLBLM_L_X24Y0 INT_L_X24Y0 INT_R_X25Y0 CLBLL_R_X25Y0 CLBLM_L_X26Y0 INT_L_X26Y0 INT_R_X27Y0 CLBLL_R_X27Y0 CLBLM_L_X28Y0 INT_L_X28Y0 INT_R_X29Y0 CLBLL_R_X29Y0 VBRK_X73Y1 CLBLM_L_X30Y0 INT_L_X30Y0 INT_R_X31Y0 INT_INTERFACE_R_X31Y0 CLK_FEED_X78Y1 VBRK_X79Y1 CLBLL_L_X32Y0 INT_L_X32Y0 INT_R_X33Y0 CLBLM_R_X33Y0 CLBLM_L_X34Y0 INT_L_X34Y0 INT_R_X35Y0 INT_INTERFACE_R_X35Y0 DSP_R_X35Y0 VBRK_X89Y1 CLBLM_L_X36Y0 INT_L_X36Y0 INT_R_X37Y0 CLBLM_R_X37Y0 BRAM_L_X38Y0 BRAM_INT_INTERFACE_L_X38Y0 INT_L_X38Y0 INT_R_X39Y0 CLBLM_R_X39Y0 VBRK_X99Y1 CLBLL_L_X40Y0 INT_L_X40Y0 INT_R_X41Y0 CLBLM_R_X41Y0 CLBLL_L_X42Y0 INT_L_X42Y0 INT_R_X43Y0 CLBLM_R_X43Y0 BRAM_L_X44Y0 BRAM_INT_INTERFACE_L_X44Y0 INT_L_X44Y0 INT_R_X45Y0 CLBLL_R_X45Y0 VBRK_X113Y1 CLBLM_L_X46Y0 INT_L_X46Y0 INT_R_X47Y0 CLBLM_R_X47Y0 VBRK_X118Y1 DSP_L_X48Y0 INT_INTERFACE_L_X48Y0 INT_L_X48Y0 INT_R_X49Y0 CLBLM_R_X49Y0 CLBLM_L_X50Y0 INT_L_X50Y0 INT_R_X51Y0 GTP_INT_INTERFACE_X51Y0 R_TERM_INT_GTX_X128Y1 VBRK_EXT_X129Y1 NULL_X130Y1 NULL_X131Y1 NULL_X132Y1 NULL_X133Y1 NULL_X134Y1 NULL_X135Y1 NULL_X136Y1 NULL_X137Y1 NULL_X138Y1 NULL_X139Y1 NULL_X140Y1 NULL_X141Y1 NULL_X142Y1 NULL_X143Y1 NULL_X144Y1 NULL_X145Y1 NULL_X146Y1 NULL_X147Y1
set r 1
1
incr r
2
puts $r
2
incr r -1
1
report_property [get_designs]
Property            Type     Read-only  Value
CLASS               string   true       design
CONSTRSET           fileset  true       constrs_1
IS_BLOCK            bool     true       0
MLO_VERSION_NUMBER  string   false      2015.4_4
NAME                string   true       checkpoint_canny
NEEDS_REFRESH       bool     true       0
NEEDS_SAVE          bool     true       1
PART                part     true       xc7a100tcsg324-3
SRCSET              fileset  true       sources_1
TOP                 string   true       top
report_property [get_parts xc7a100tcsg324-3]
Property                   Type     Read-only  Value
ARCHITECTURE               string   true       artix7
ARCHITECTURE_FULL_NAME     string   true       Artix-7
AVAILABLE_CONFIG_MODES     string*  true       {Master SPI x1} {Master SPI x2} {Master SPI x4} {Master Serial} {Slave Serial} {Master BPI-Up x8} {Master BPI-Up x16} {Slave SelectMap x8} {Slave SelectMap x16} {Slave SelectMap x32} {JTAG/Boundary Scan} {Master SelectMap x8} {Master SelectMap x16}
AVAILABLE_IOBS             int      true       210
BLOCK_RAMS                 int      true       135
CLASS                      string   true       part
COLS                       int      true       45
COMPATIBLE_PARTS           string*  true       xc7a15tcsg324 xc7a35tcsg324 xc7a50tcsg324 xc7a75tcsg324
C_FAMILY                   string   true       artix7
DEVICE                     string   true       xc7a100t
DSP                        int      true       240
FAMILY                     string   true       artix7
FLIPFLOPS                  int      true       126800
GB_TRANSCEIVERS            int      true       0
IO_PIN_COUNT               int      true       324
IO_STANDARDS               string   true       LVTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 HSUL_12 HSTL_I HSTL_II HSTL_I_18 HSTL_II_18 SSTL18_I SSTL18_II SSTL15 SSTL15_R SSTL135 SSTL135_R DIFF_HSTL_I DIFF_HSTL_II DIFF_HSTL_I_18 DIFF_HSTL_II_18 DIFF_SSTL18_I DIFF_SSTL18_II DIFF_SSTL15 DIFF_SSTL15_R DIFF_SSTL135 DIFF_SSTL135_R DIFF_HSUL_12 PCI33_3 MOBILE_DDR DIFF_MOBILE_DDR BLVDS_25 LVDS_25 RSDS_25 TMDS_33 MINI_LVDS_25 PPDS_25
LUT_ELEMENTS               int      true       63400
MAX_OPERATING_TEMPERATURE  int      true       85
MAX_OPERATING_VOLTAGE      double   true       1.050
MCBS                       int      true       0
MIN_OPERATING_TEMPERATURE  int      true       0
MIN_OPERATING_VOLTAGE      double   true       0.950
MMCM                       int      true       6
NAME                       string   true       xc7a100tcsg324-3
PACKAGE                    string   true       csg324
PCI_BUSES                  int      true       1
REF_OPERATING_TEMPERATURE  int      true       85
REF_OPERATING_VOLTAGE      double   true       0.950
ROWS                       int      true       200
SLICES                     int      true       15850
SLRS                       int      true       1
SPEED                      string   true       -3
SPEED_LABEL                string   true       PRODUCTION
SPEED_LEVEL_ID             string   true       1.14
SPEED_LEVEL_ID_DATE        string   true       2014-09-11
SSN_REPORT                 bool     true       1
TEMAC_NETWORK_CONTROLLERS  int      true       0
TEMPERATURE_GRADE_LETTER   string   true       C
source -notrace C:/Users/ecestudent/Documents/Research/Tincr/Scripts/pblock.tcl
select [get_closest_clb_tile [get_selected]]
INFO: [Coretcl 2-12] 'CLBLL_L_X2Y49' selected.
select [get_closest_clb_tile [get_selected] 1]
INFO: [Coretcl 2-12] 'CLBLM_L_X30Y0' selected.
get_sites -of [get_selected]
ERROR: [Common 17-679] Invalid object type, 'site', used with '-of_objects' switch. Supported types are: 'slrs, tiles, bels, pins, package_pins, ports, pblocks, nets, site_types, io_banks, cells, clock_regions or drc_violation'.
ERROR: [Common 17-39] 'get_sites' failed due to earlier errors.
get_sites -of [get_selected]
SLICE_X51Y0 SLICE_X50Y0
get_sites -of [get_selected]
SLICE_X1Y49 SLICE_X0Y49
resize_pblock -remove SLICE_X0Y49:SLICE_X51Y0 $pblock
resize_pblock -add SLICE_X0Y49:SLICE_X51Y0 $pblock
resize_pblock -remove SLICE_X0Y49:SLICE_X51Y0 $pblock
resize_pblock -add ILOGIC_X0Y49:SLICE_X51Y0 $pblock
ERROR: [Place 30-342] pblock resize has invalid range ILOGIC_X0Y49:SLICE_X51Y0
get_clock_regions
X0Y0 X1Y0 X0Y1 X1Y1 X0Y2 X1Y2 X0Y3 X1Y3
set pblocks
can't read "pblocks": no such variable
delete_pblocks *
source -notrace C:/Users/ecestudent/Documents/Research/Tincr/Scripts/pblock.tcl
set pblocks [group_cells_by_clock_domain]
ERROR: [Vivado 12-614] Cannot specify '-hierarchical' with '-of_objects'.
set pblocks [group_cells_by_clock_domain]
ERROR: [Vivado 12-614] Cannot specify '-hierarchical' with '-of_objects'.
source -notrace C:/Users/ecestudent/Documents/Research/Tincr/Scripts/pblock.tcl
set pblocks [group_cells_by_clock_domain]
ERROR: [Common 17-163] Missing value for option 'pblock', please type 'resize_pblock -help' for usage info.
source -notrace C:/Users/ecestudent/Documents/Research/Tincr/Scripts/pblock.tcl
set pblocks [group_cells_by_clock_domain]
ERROR: [Vivado 12-795] Pblock 'p0' already exists.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 17 18:23:36 2016...
