Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jul 24 13:53:25 2017
| Host         : ACOZMA-L03 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx
| Design       : system_top
| Device       : 7z035i-fbg676
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 95 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 98 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.566        0.000                      0                57445        0.034        0.000                      0                57351        0.264        0.000                       0                 25561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
ad9361_clk         {0.000 2.000}        4.000           250.000         
clk_fpga_0         {0.000 5.000}        10.000          100.000         
clk_fpga_1         {0.000 2.500}        5.000           200.000         
clk_fpga_2         {0.000 2.500}        5.000           200.000         
ref_clk            {0.000 2.000}        4.000           250.000         
rx_clk             {0.000 2.000}        4.000           250.000         
  clk_div_sel_0_s  {0.000 8.000}        16.000          62.500          
  clk_div_sel_1_s  {0.000 4.000}        8.000           125.000         
xcvr_clk_0         {0.000 4.000}        8.000           125.000         
xcvr_clk_1         {0.000 4.000}        8.000           125.000         
xcvr_clk_2         {0.000 4.000}        8.000           125.000         
xcvr_clk_3         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               1.283        0.000                      0                15867        0.061        0.000                      0                15867        4.232        0.000                       0                  8450  
clk_fpga_1               4.359        0.000                      0                    2        0.207        0.000                      0                    2        0.264        0.000                       0                     5  
ref_clk                                                                                                                                                              2.462        0.000                       0                     5  
rx_clk                   0.566        0.000                      0                12965        0.034        0.000                      0                12965        1.358        0.000                       0                  9092  
  clk_div_sel_0_s        9.446        0.000                      0                14129        0.069        0.000                      0                14129        7.232        0.000                       0                  7356  
  clk_div_sel_1_s        1.446        0.000                      0                14129        0.069        0.000                      0                14129        3.232        0.000                       0                  7356  
xcvr_clk_0               4.872        0.000                      0                  306        0.129        0.000                      0                  306        3.600        0.000                       0                   163  
xcvr_clk_1               4.754        0.000                      0                  306        0.115        0.000                      0                  306        3.600        0.000                       0                   163  
xcvr_clk_2               4.787        0.000                      0                  306        0.128        0.000                      0                  306        3.600        0.000                       0                   163  
xcvr_clk_3               4.645        0.000                      0                  306        0.106        0.000                      0                  306        3.600        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_sel_0_s  clk_fpga_0             7.227        0.000                      0                   44                                                                        
clk_div_sel_1_s  clk_fpga_0             7.227        0.000                      0                   44                                                                        
clk_fpga_0       clk_div_sel_0_s        5.666        0.000                      0                   85                                                                        
clk_fpga_0       clk_div_sel_1_s        5.666        0.000                      0                   85                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_div_sel_0_s    clk_div_sel_0_s         10.480        0.000                      0                 5270        0.280        0.000                      0                 5270  
**async_default**  clk_div_sel_1_s    clk_div_sel_1_s          2.480        0.000                      0                 5270        0.280        0.000                      0                 5270  
**async_default**  clk_fpga_0         clk_fpga_0               2.243        0.000                      0                 6145        0.318        0.000                      0                 6145  
**async_default**  rx_clk             rx_clk                   1.086        0.000                      0                 1749        0.282        0.000                      0                 1749  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 0.236ns (2.708%)  route 8.477ns (97.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X38Y247        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y247        FDCE (Prop_fdce_C_Q)         0.236     3.076 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/Q
                         net (fo=89, routed)          8.477    11.553    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[4]
    SLICE_X171Y345       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.615    12.939    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X171Y345       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]/C
                         clock pessimism              0.151    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X171Y345       FDCE (Setup_fdce_C_D)       -0.100    12.836    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 0.236ns (2.704%)  route 8.493ns (97.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X38Y247        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y247        FDCE (Prop_fdce_C_Q)         0.236     3.076 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/Q
                         net (fo=89, routed)          8.493    11.569    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[4]
    SLICE_X170Y344       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.615    12.939    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y344       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]/C
                         clock pessimism              0.151    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X170Y344       FDCE (Setup_fdce_C_D)       -0.081    12.855    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 0.223ns (2.556%)  route 8.502ns (97.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X39Y244        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y244        FDCE (Prop_fdce_C_Q)         0.223     3.063 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/Q
                         net (fo=93, routed)          8.502    11.565    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[3]
    SLICE_X170Y346       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.615    12.939    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y346       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[3]/C
                         clock pessimism              0.151    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X170Y346       FDCE (Setup_fdce_C_D)        0.000    12.936    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 0.236ns (2.733%)  route 8.398ns (97.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 12.938 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X38Y247        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y247        FDCE (Prop_fdce_C_Q)         0.236     3.076 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/Q
                         net (fo=89, routed)          8.398    11.474    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[4]
    SLICE_X170Y342       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.614    12.938    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y342       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[19]/C
                         clock pessimism              0.151    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X170Y342       FDCE (Setup_fdce_C_D)       -0.081    12.854    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[19]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 0.236ns (2.765%)  route 8.299ns (97.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X38Y247        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y247        FDCE (Prop_fdce_C_Q)         0.236     3.076 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/Q
                         net (fo=89, routed)          8.299    11.375    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[4]
    SLICE_X170Y340       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.613    12.937    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y340       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[24]/C
                         clock pessimism              0.151    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X170Y340       FDCE (Setup_fdce_C_D)       -0.081    12.853    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 0.236ns (2.775%)  route 8.268ns (97.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X38Y247        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y247        FDCE (Prop_fdce_C_Q)         0.236     3.076 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/Q
                         net (fo=89, routed)          8.268    11.344    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[4]
    SLICE_X170Y346       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.615    12.939    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y346       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[4]/C
                         clock pessimism              0.151    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X170Y346       FDCE (Setup_fdce_C_D)       -0.070    12.866    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 0.223ns (2.610%)  route 8.323ns (97.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X39Y244        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y244        FDCE (Prop_fdce_C_Q)         0.223     3.063 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/Q
                         net (fo=93, routed)          8.323    11.386    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[3]
    SLICE_X171Y345       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.615    12.939    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X171Y345       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[8]/C
                         clock pessimism              0.151    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X171Y345       FDCE (Setup_fdce_C_D)       -0.019    12.917    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.236ns (2.792%)  route 8.217ns (97.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 12.935 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X38Y247        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y247        FDCE (Prop_fdce_C_Q)         0.236     3.076 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[4]/Q
                         net (fo=89, routed)          8.217    11.293    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[4]
    SLICE_X170Y336       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.611    12.935    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y336       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[34]/C
                         clock pessimism              0.151    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X170Y336       FDCE (Setup_fdce_C_D)       -0.081    12.851    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[34]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.223ns (2.613%)  route 8.310ns (97.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.408     2.840    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X39Y244        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y244        FDCE (Prop_fdce_C_Q)         0.223     3.063 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[3]/Q
                         net (fo=93, routed)          8.310    11.373    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[3]
    SLICE_X170Y344       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.615    12.939    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y344       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[13]/C
                         clock pessimism              0.151    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X170Y344       FDCE (Setup_fdce_C_D)        0.000    12.936    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 0.259ns (3.042%)  route 8.255ns (96.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.398     2.830    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X42Y233        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        FDCE (Prop_fdce_C_Q)         0.259     3.089 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_reg[0]/Q
                         net (fo=112, routed)         8.255    11.344    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/Q[0]
    SLICE_X170Y346       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.615    12.939    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y346       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[0]/C
                         clock pessimism              0.151    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X170Y346       FDCE (Setup_fdce_C_D)        0.021    12.957    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  1.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/up_adc_iqcor_coeff_tc_2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.533%)  route 0.102ns (46.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.710     1.461    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/s_axi_aclk
    SLICE_X114Y250       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/up_adc_iqcor_coeff_tc_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y250       FDCE (Prop_fdce_C_Q)         0.118     1.579 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/up_adc_iqcor_coeff_tc_2_reg[11]/Q
                         net (fo=1, routed)           0.102     1.681    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_enb_reg[19]
    SLICE_X113Y249       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.854     1.653    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X113Y249       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[19]/C
                         clock pessimism             -0.076     1.577    
    SLICE_X113Y249       FDCE (Hold_fdce_C_D)         0.043     1.620    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_scratch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.630%)  route 0.147ns (53.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.702     1.453    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/s_axi_aclk
    SLICE_X99Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_scratch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y250        FDCE (Prop_fdce_C_Q)         0.100     1.553 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_scratch_reg[4]/Q
                         net (fo=1, routed)           0.147     1.700    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_scratch_reg[31]_1[2]
    SLICE_X102Y249       LUT6 (Prop_lut6_I4_O)        0.028     1.728 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int[4]_i_1__10/O
                         net (fo=1, routed)           0.000     1.728    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_d_count_reg[31][4]
    SLICE_X102Y249       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.850     1.649    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/s_axi_aclk
    SLICE_X102Y249       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_rdata_int_reg[4]/C
                         clock pessimism             -0.076     1.573    
    SLICE_X102Y249       FDCE (Hold_fdce_C_D)         0.087     1.660    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.155ns (47.737%)  route 0.170ns (52.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.603     1.354    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X91Y235        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y235        FDCE (Prop_fdce_C_Q)         0.091     1.445 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[23]/Q
                         net (fo=1, routed)           0.170     1.615    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[31]_3[23]
    SLICE_X88Y236        LUT6 (Prop_lut6_I3_O)        0.064     1.679 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int[23]_i_1/O
                         net (fo=1, routed)           0.000     1.679    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1_n_130
    SLICE_X88Y236        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.827     1.626    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/s_axi_aclk
    SLICE_X88Y236        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[23]/C
                         clock pessimism             -0.076     1.550    
    SLICE_X88Y236        FDCE (Hold_fdce_C_D)         0.060     1.610    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_data_reg[387]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.240%)  route 0.112ns (48.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.709     1.460    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X46Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y250        FDCE (Prop_fdce_C_Q)         0.118     1.578 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_1_reg[3]/Q
                         net (fo=2, routed)           0.112     1.690    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/D[387]
    SLICE_X48Y249        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_data_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.855     1.654    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/s_axi_aclk
    SLICE_X48Y249        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_data_reg[387]/C
                         clock pessimism             -0.076     1.578    
    SLICE_X48Y249        FDCE (Hold_fdce_C_D)         0.042     1.620    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_data_reg[387]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_scratch_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_rdata_int_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.939%)  route 0.128ns (50.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.706     1.457    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/s_axi_aclk
    SLICE_X107Y250       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_scratch_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y250       FDCE (Prop_fdce_C_Q)         0.100     1.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_scratch_reg[11]/Q
                         net (fo=1, routed)           0.128     1.685    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_scratch_reg[31]_1[9]
    SLICE_X105Y249       LUT6 (Prop_lut6_I4_O)        0.028     1.713 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int[11]_i_1__8/O
                         net (fo=1, routed)           0.000     1.713    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_d_count_reg[31][11]
    SLICE_X105Y249       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_rdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.850     1.649    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/s_axi_aclk
    SLICE_X105Y249       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_rdata_int_reg[11]/C
                         clock pessimism             -0.076     1.573    
    SLICE_X105Y249       FDCE (Hold_fdce_C_D)         0.060     1.633    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_rdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_iqcor_coeff_tc_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[140]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.184%)  route 0.183ns (66.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.606     1.357    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X88Y244        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_iqcor_coeff_tc_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDCE (Prop_fdce_C_Q)         0.091     1.448 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_iqcor_coeff_tc_2_reg[8]/Q
                         net (fo=1, routed)           0.183     1.631    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_dac_iqcor_enb_reg[132]
    SLICE_X90Y246        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.833     1.632    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X90Y246        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[140]/C
                         clock pessimism             -0.076     1.556    
    SLICE_X90Y246        FDCE (Hold_fdce_C_D)        -0.006     1.550    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.670%)  route 0.188ns (67.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.598     1.349    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X87Y221        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y221        FDCE (Prop_fdce_C_Q)         0.091     1.440 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[8]/Q
                         net (fo=1, routed)           0.188     1.628    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_dac_iqcor_enb_reg[116]
    SLICE_X91Y220        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.822     1.621    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X91Y220        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]/C
                         clock pessimism             -0.076     1.545    
    SLICE_X91Y220        FDCE (Hold_fdce_C_D)         0.000     1.545    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.656     1.407    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X27Y232        FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y232        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[2]/Q
                         net (fo=1, routed)           0.095     1.602    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][2]
    SLICE_X26Y233        SRL16E                                       r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.882     1.681    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X26Y233        SRL16E                                       r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
                         clock pessimism             -0.261     1.420    
    SLICE_X26Y233        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.519    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_rdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.662     1.413    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aclk
    SLICE_X17Y233        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y233        FDCE (Prop_fdce_C_Q)         0.100     1.513 r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_out_reg[9]/Q
                         net (fo=1, routed)           0.054     1.567    i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_gp_out_3[9]
    SLICE_X16Y233        LUT4 (Prop_lut4_I3_O)        0.028     1.595 r  i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_rdata[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.595    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/D[9]
    SLICE_X16Y233        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.887     1.686    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aclk
    SLICE_X16Y233        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_rdata_reg[9]/C
                         clock pessimism             -0.262     1.424    
    SLICE_X16Y233        FDCE (Hold_fdce_C_D)         0.087     1.511    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.708     1.459    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y289        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y289        FDRE (Prop_fdre_C_Q)         0.100     1.559 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.055     1.614    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[8]
    SLICE_X36Y289        LUT5 (Prop_lut5_I2_O)        0.028     1.642 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0_n_0
    SLICE_X36Y289        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.954     1.753    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y289        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.283     1.470    
    SLICE_X36Y289        FDRE (Hold_fdre_C_D)         0.087     1.557    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/DRPCLK
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y348        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y346        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y344        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y342        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y340        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y338        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/C
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X42Y261        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X42Y261        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y262        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X42Y261        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X42Y261        i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.223ns (42.280%)  route 0.304ns (57.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 7.924 - 5.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.829     3.261    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDRE (Prop_fdre_C_Q)         0.223     3.484 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/Q
                         net (fo=1, routed)           0.304     3.788    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.600     7.924    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                         clock pessimism              0.337     8.261    
                         clock uncertainty           -0.083     8.178    
    SLICE_X168Y325       FDRE (Setup_fdre_C_D)       -0.031     8.147    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.438%)  route 0.302ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 7.924 - 5.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.829     3.261    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDRE (Prop_fdre_C_Q)         0.223     3.484 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/Q
                         net (fo=1, routed)           0.302     3.786    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.600     7.924    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.337     8.261    
                         clock uncertainty           -0.083     8.178    
    SLICE_X168Y325       FDRE (Setup_fdre_C_D)       -0.019     8.159    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  4.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.246%)  route 0.148ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           0.848     1.599    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDRE (Prop_fdre_C_Q)         0.100     1.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/Q
                         net (fo=1, routed)           0.148     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.113     1.912    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.313     1.599    
    SLICE_X168Y325       FDRE (Hold_fdre_C_D)         0.041     1.640    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.930%)  route 0.150ns (60.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           0.848     1.599    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDRE (Prop_fdre_C_Q)         0.100     1.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/Q
                         net (fo=1, routed)           0.150     1.849    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.113     1.912    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X168Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                         clock pessimism             -0.313     1.599    
    SLICE_X168Y325       FDRE (Hold_fdre_C_D)         0.038     1.637    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y6  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y22   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y6  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { gt_ref_clk_p }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         4.000       2.462      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         4.000       2.462      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         4.000       2.462      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         4.000       2.462      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I            n/a            1.408         4.000       2.592      IBUFDS_GTE2_X0Y6     i_ibufds_gt_ref_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_n_int_reg/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.223ns (17.212%)  route 1.073ns (82.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 6.447 - 2.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.529     4.903    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/rx_clk_in_n_0
    SLICE_X85Y271        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y271        FDRE (Prop_fdre_C_Q)         0.223     5.126 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_int_reg/Q
                         net (fo=1, routed)           1.073     6.199    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_int
    SLICE_X119Y291       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_n_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.368     6.447    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/rx_clk_in_n_0
    SLICE_X119Y291       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.368     6.815    
                         clock uncertainty           -0.035     6.780    
    SLICE_X119Y291       FDRE (Setup_fdre_C_D)       -0.015     6.765    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_n_int_reg
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_valid_reg/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.259ns (24.027%)  route 0.819ns (75.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 6.445 - 2.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.739     5.113    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X136Y306       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y306       FDRE (Prop_fdre_C_Q)         0.259     5.372 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_valid_reg/Q
                         net (fo=1, routed)           0.819     6.191    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_valid
    SLICE_X122Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.366     6.445    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X122Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.368     6.813    
                         clock uncertainty           -0.035     6.778    
    SLICE_X122Y284       FDRE (Setup_fdre_C_D)        0.001     6.779    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_valid_reg
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.223ns (21.799%)  route 0.800ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 6.447 - 2.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.740     5.114    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X139Y302       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y302       FDRE (Prop_fdre_C_Q)         0.223     5.337 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[12]/Q
                         net (fo=1, routed)           0.800     6.137    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data[12]
    SLICE_X121Y291       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.368     6.447    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X121Y291       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.368     6.815    
                         clock uncertainty           -0.035     6.780    
    SLICE_X121Y291       FDRE (Setup_fdre_C_D)       -0.027     6.753    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.753    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.259ns (26.380%)  route 0.723ns (73.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 6.449 - 2.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.740     5.114    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X138Y305       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y305       FDRE (Prop_fdre_C_Q)         0.259     5.373 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[1]/Q
                         net (fo=1, routed)           0.723     6.096    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data[1]
    SLICE_X136Y281       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.370     6.449    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X136Y281       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.368     6.817    
                         clock uncertainty           -0.035     6.782    
    SLICE_X136Y281       FDRE (Setup_fdre_C_D)       -0.007     6.775    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.259ns (26.650%)  route 0.713ns (73.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 6.452 - 2.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.740     5.114    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X138Y305       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y305       FDRE (Prop_fdre_C_Q)         0.259     5.373 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[5]/Q
                         net (fo=1, routed)           0.713     6.086    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data[5]
    SLICE_X137Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.373     6.452    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X137Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.368     6.820    
                         clock uncertainty           -0.035     6.785    
    SLICE_X137Y284       FDRE (Setup_fdre_C_D)       -0.015     6.770    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.770    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.259ns (26.592%)  route 0.715ns (73.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 6.452 - 2.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.740     5.114    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X136Y300       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y300       FDRE (Prop_fdre_C_Q)         0.259     5.373 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[4]/Q
                         net (fo=1, routed)           0.715     6.088    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data[4]
    SLICE_X137Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.373     6.452    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X137Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.368     6.820    
                         clock uncertainty           -0.035     6.785    
    SLICE_X137Y284       FDRE (Setup_fdre_C_D)       -0.006     6.779    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.259ns (26.557%)  route 0.716ns (73.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 6.449 - 2.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.740     5.114    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X138Y300       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y300       FDRE (Prop_fdre_C_Q)         0.259     5.373 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[0]/Q
                         net (fo=1, routed)           0.716     6.090    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data[0]
    SLICE_X136Y281       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.370     6.449    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X136Y281       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.368     6.817    
                         clock uncertainty           -0.035     6.782    
    SLICE_X136Y281       FDRE (Setup_fdre_C_D)        0.001     6.783    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.259ns (26.859%)  route 0.705ns (73.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 6.452 - 2.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.740     5.114    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X138Y300       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y300       FDRE (Prop_fdre_C_Q)         0.259     5.373 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[23]/Q
                         net (fo=1, routed)           0.705     6.079    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data[23]
    SLICE_X137Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.373     6.452    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X137Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.368     6.820    
                         clock uncertainty           -0.035     6.785    
    SLICE_X137Y284       FDRE (Setup_fdre_C_D)       -0.006     6.779    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[23]
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.259ns (27.262%)  route 0.691ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 6.455 - 2.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.741     5.115    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X140Y305       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y305       FDRE (Prop_fdre_C_Q)         0.259     5.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[2]/Q
                         net (fo=1, routed)           0.691     6.065    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data[2]
    SLICE_X137Y289       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.376     6.455    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X137Y289       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.368     6.823    
                         clock uncertainty           -0.035     6.788    
    SLICE_X137Y289       FDRE (Setup_fdre_C_D)       -0.005     6.783    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk fall@2.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.259ns (27.367%)  route 0.687ns (72.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 6.455 - 2.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.741     5.115    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X140Y305       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y305       FDRE (Prop_fdre_C_Q)         0.259     5.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data_reg[16]/Q
                         net (fo=1, routed)           0.687     6.062    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_p_data[16]
    SLICE_X137Y289       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    J14                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     2.825 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     4.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.079 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.376     6.455    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X137Y289       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.368     6.823    
                         clock uncertainty           -0.035     6.788    
    SLICE_X137Y289       FDRE (Setup_fdre_C_D)       -0.006     6.782    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_n_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.107ns (49.577%)  route 0.109ns (50.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.622     2.367    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/clk
    SLICE_X100Y200       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y200       FDRE (Prop_fdre_C_Q)         0.107     2.474 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[5]/Q
                         net (fo=2, routed)           0.109     2.583    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2_n_42
    SLICE_X100Y199       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.748     2.660    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/clk
    SLICE_X100Y199       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2/CLK
                         clock pessimism             -0.175     2.485    
    SLICE_X100Y199       SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.549    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[447]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_off_1_comp/out_d2_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.604%)  route 0.096ns (51.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.700     2.445    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X56Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[447]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDCE (Prop_fdce_C_Q)         0.091     2.536 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[447]/Q
                         net (fo=1, routed)           0.096     2.632    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_off_1_comp/Q[15]
    SLICE_X58Y257        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_off_1_comp/out_d2_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.946     2.858    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_off_1_comp/clk
    SLICE_X58Y257        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_off_1_comp/out_d2_reg[15]_srl3/CLK
                         clock pessimism             -0.399     2.459    
    SLICE_X58Y257        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.577    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_off_1_comp/out_d2_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.926%)  route 0.157ns (57.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.622     2.367    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/clk
    SLICE_X100Y200       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y200       FDRE (Prop_fdre_C_Q)         0.118     2.485 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[2]/Q
                         net (fo=2, routed)           0.157     2.642    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2_n_45
    SLICE_X100Y199       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.748     2.660    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/clk
    SLICE_X100Y199       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2/CLK
                         clock pessimism             -0.175     2.485    
    SLICE_X100Y199       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.583    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.652%)  route 0.128ns (46.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.697     2.442    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/clk
    SLICE_X94Y250        FDSE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y250        FDSE (Prop_fdse_C_Q)         0.118     2.560 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[21]/Q
                         net (fo=1, routed)           0.128     2.688    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg_n_0_[21]
    SLICE_X94Y249        LUT3 (Prop_lut3_I2_O)        0.030     2.718 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_data[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.718    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_data[9]_i_1__2_n_0
    SLICE_X94Y249        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.843     2.755    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/clk
    SLICE_X94Y249        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_data_reg[9]/C
                         clock pessimism             -0.195     2.560    
    SLICE_X94Y249        FDRE (Hold_fdre_C_D)         0.096     2.656    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_valid_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.126ns (27.363%)  route 0.334ns (72.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.609     2.354    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/clk
    SLICE_X84Y248        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_valid_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y248        FDRE (Prop_fdre_C_Q)         0.100     2.454 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_valid_sel_reg/Q
                         net (fo=26, routed)          0.334     2.789    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_valid_sel
    SLICE_X90Y252        LUT3 (Prop_lut3_I2_O)        0.026     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.815    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_data[8]_i_1_n_0
    SLICE_X90Y252        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.934     2.846    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/clk
    SLICE_X90Y252        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_data_reg[8]/C
                         clock pessimism             -0.195     2.651    
    SLICE_X90Y252        FDRE (Hold_fdre_C_D)         0.096     2.747    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[215]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_d2_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.986%)  route 0.138ns (58.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.698     2.443    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X60Y260        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y260        FDCE (Prop_fdce_C_Q)         0.100     2.543 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[215]/Q
                         net (fo=1, routed)           0.138     2.681    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/Q[23]
    SLICE_X62Y259        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_d2_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.945     2.857    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/clk
    SLICE_X62Y259        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_d2_reg[23]_srl3/CLK
                         clock pessimism             -0.399     2.458    
    SLICE_X62Y259        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.612    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_d2_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.159%)  route 0.162ns (57.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.622     2.367    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/clk
    SLICE_X100Y200       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y200       FDRE (Prop_fdre_C_Q)         0.118     2.485 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[1]/Q
                         net (fo=2, routed)           0.162     2.647    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2_n_46
    SLICE_X100Y199       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.748     2.660    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/clk
    SLICE_X100Y199       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2/CLK
                         clock pessimism             -0.175     2.485    
    SLICE_X100Y199       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.577    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[231]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_d2_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.971%)  route 0.138ns (58.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.701     2.446    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X56Y256        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDCE (Prop_fdce_C_Q)         0.100     2.546 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[231]/Q
                         net (fo=1, routed)           0.138     2.684    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/Q[15]
    SLICE_X58Y255        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_d2_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.947     2.859    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/clk
    SLICE_X58Y255        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_d2_reg[15]_srl3/CLK
                         clock pessimism             -0.399     2.460    
    SLICE_X58Y255        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.614    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_d2_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[471]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_1_comp/out_d2_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.911%)  route 0.139ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.707     2.452    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X49Y257        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[471]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y257        FDCE (Prop_fdce_C_Q)         0.100     2.552 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[471]/Q
                         net (fo=1, routed)           0.139     2.691    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_1_comp/Q[15]
    SLICE_X50Y257        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_1_comp/out_d2_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.953     2.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_1_comp/clk
    SLICE_X50Y257        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_1_comp/out_d2_reg[15]_srl3/CLK
                         clock pessimism             -0.399     2.466    
    SLICE_X50Y257        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.620    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_1_comp/out_d2_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.076%)  route 0.141ns (56.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.622     2.367    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/clk
    SLICE_X100Y200       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y200       FDRE (Prop_fdre_C_Q)         0.107     2.474 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[4]/Q
                         net (fo=2, routed)           0.141     2.615    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2_n_43
    SLICE_X100Y199       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.748     2.660    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/clk
    SLICE_X100Y199       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2/CLK
                         clock pessimism             -0.175     2.485    
    SLICE_X100Y199       SRL16E (Hold_srl16e_CLK_D)
                                                      0.059     2.544    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rx_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X4Y48    i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X4Y54    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X5Y101    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X4Y74     i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X4Y80     i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X4Y91     i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X4Y88     i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X5Y106    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X6Y93     i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X6Y87     i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X122Y221  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X122Y221  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X122Y221  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X122Y221  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X122Y221  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X122Y221  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X122Y221  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X74Y226   i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X74Y226   i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X74Y226   i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y216  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y217  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y217  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y217  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y217  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y217  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y216  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y216  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y216  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X138Y216  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        9.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 24.176 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    24.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[10]/C
                         clock pessimism              0.815    24.991    
                         clock uncertainty           -0.035    24.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    24.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[10]
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 24.176 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    24.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[12]/C
                         clock pessimism              0.815    24.991    
                         clock uncertainty           -0.035    24.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    24.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[12]
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 24.176 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    24.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[1]/C
                         clock pessimism              0.815    24.991    
                         clock uncertainty           -0.035    24.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    24.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[1]
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 24.176 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    24.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[2]/C
                         clock pessimism              0.815    24.991    
                         clock uncertainty           -0.035    24.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    24.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[2]
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 24.176 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    24.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[4]/C
                         clock pessimism              0.815    24.991    
                         clock uncertainty           -0.035    24.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    24.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[4]
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 24.176 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    24.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[5]/C
                         clock pessimism              0.815    24.991    
                         clock uncertainty           -0.035    24.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    24.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[5]
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 24.176 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    24.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[6]/C
                         clock pessimism              0.815    24.991    
                         clock uncertainty           -0.035    24.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    24.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[6]
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 24.176 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    24.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[7]/C
                         clock pessimism              0.815    24.991    
                         clock uncertainty           -0.035    24.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    24.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[7]
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 3.696ns (60.633%)  route 2.400ns (39.367%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 24.177 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.403    15.227    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y284        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.335    24.177    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y284        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[0]/C
                         clock pessimism              0.815    24.992    
                         clock uncertainty           -0.035    24.957    
    SLICE_X89Y284        FDCE (Setup_fdce_C_CE)      -0.201    24.756    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[0]
  -------------------------------------------------------------------
                         required time                         24.756    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  9.529    

Slack (MET) :             9.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 3.696ns (60.633%)  route 2.400ns (39.367%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 24.177 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.403    15.227    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y284        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.335    24.177    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y284        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[11]/C
                         clock pessimism              0.815    24.992    
                         clock uncertainty           -0.035    24.957    
    SLICE_X89Y284        FDCE (Setup_fdce_C_CE)      -0.201    24.756    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[11]
  -------------------------------------------------------------------
                         required time                         24.756    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  9.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.308ns (70.354%)  route 0.130ns (29.646%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.696     4.535    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X72Y297        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y297        FDCE (Prop_fdce_C_Q)         0.100     4.635 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/Q
                         net (fo=2, routed)           0.129     4.764    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41]_33[0]
    SLICE_X72Y298        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.906 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[17]_i_1_n_0
    SLICE_X72Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.931 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.932    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[21]_i_1_n_0
    SLICE_X72Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.973 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.973    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43[22]
    SLICE_X72Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.042     5.415    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X72Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[22]/C
                         clock pessimism             -0.582     4.833    
    SLICE_X72Y300        FDCE (Hold_fdce_C_D)         0.071     4.904    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           4.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.271ns (61.750%)  route 0.168ns (38.250%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.693     4.532    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X78Y296        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y296        FDCE (Prop_fdce_C_Q)         0.118     4.650 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/Q
                         net (fo=1, routed)           0.167     4.817    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1[25]
    SLICE_X77Y299        LUT2 (Prop_lut2_I1_O)        0.028     4.845 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[25]_i_2/O
                         net (fo=1, routed)           0.000     4.845    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[25]_i_2_n_0
    SLICE_X77Y299        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.929 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.930    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[25]_i_1_n_0
    SLICE_X77Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.971 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.971    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10[26]
    SLICE_X77Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.040     5.413    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X77Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[26]/C
                         clock pessimism             -0.582     4.831    
    SLICE_X77Y300        FDCE (Hold_fdce_C_D)         0.071     4.902    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           4.971    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product40_out_pipe_1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.175ns (62.188%)  route 0.106ns (37.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.772     4.611    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X80Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product40_out_pipe_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y300        FDCE (Prop_fdce_C_Q)         0.100     4.711 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product40_out_pipe_1_reg[15]/Q
                         net (fo=1, routed)           0.106     4.817    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product40_out_pipe_1[15]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.028     4.845 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1[17]_i_4/O
                         net (fo=1, routed)           0.000     4.845    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1[17]_i_4_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     4.892 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.892    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18[15]
    SLICE_X78Y299        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.940     5.313    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X78Y299        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[15]/C
                         clock pessimism             -0.582     4.731    
    SLICE_X78Y299        FDCE (Hold_fdce_C_D)         0.092     4.823    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.326ns (73.860%)  route 0.115ns (26.140%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.411ns
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.692     4.531    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X82Y298        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y298        FDCE (Prop_fdce_C_Q)         0.118     4.649 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/Q
                         net (fo=1, routed)           0.115     4.764    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1[19]
    SLICE_X81Y298        LUT2 (Prop_lut2_I1_O)        0.028     4.792 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1[21]_i_4/O
                         net (fo=1, routed)           0.000     4.792    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1[21]_i_4_n_0
    SLICE_X81Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     4.906 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[21]_i_1_n_0
    SLICE_X81Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.931 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.931    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[25]_i_1_n_0
    SLICE_X81Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.972 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.972    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19[26]
    SLICE_X81Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.038     5.411    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X81Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[26]/C
                         clock pessimism             -0.582     4.829    
    SLICE_X81Y300        FDCE (Hold_fdce_C_D)         0.071     4.900    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.900    
                         arrival time                           4.972    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.319ns (71.080%)  route 0.130ns (28.919%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.696     4.535    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X72Y297        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y297        FDCE (Prop_fdce_C_Q)         0.100     4.635 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/Q
                         net (fo=2, routed)           0.129     4.764    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41]_33[0]
    SLICE_X72Y298        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.906 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[17]_i_1_n_0
    SLICE_X72Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.931 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.932    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[21]_i_1_n_0
    SLICE_X72Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.984 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.984    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43[24]
    SLICE_X72Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.042     5.415    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X72Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[24]/C
                         clock pessimism             -0.582     4.833    
    SLICE_X72Y300        FDCE (Hold_fdce_C_D)         0.071     4.904    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           4.984    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.282ns (62.685%)  route 0.168ns (37.315%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.693     4.532    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X78Y296        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y296        FDCE (Prop_fdce_C_Q)         0.118     4.650 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/Q
                         net (fo=1, routed)           0.167     4.817    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1[25]
    SLICE_X77Y299        LUT2 (Prop_lut2_I1_O)        0.028     4.845 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[25]_i_2/O
                         net (fo=1, routed)           0.000     4.845    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[25]_i_2_n_0
    SLICE_X77Y299        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.929 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.930    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[25]_i_1_n_0
    SLICE_X77Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.982 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.982    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10[28]
    SLICE_X77Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.040     5.413    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X77Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[28]/C
                         clock pessimism             -0.582     4.831    
    SLICE_X77Y300        FDCE (Hold_fdce_C_D)         0.071     4.902    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data_int_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.711     4.550    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/fifo_rd_clk
    SLICE_X39Y250        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y250        FDRE (Prop_fdre_C_Q)         0.100     4.650 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[2]/Q
                         net (fo=9, routed)           0.147     4.797    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data[2]
    SLICE_X39Y247        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data_int_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.857     5.230    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_clk
    SLICE_X39Y247        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data_int_reg[66]/C
                         clock pessimism             -0.562     4.668    
    SLICE_X39Y247        FDRE (Hold_fdre_C_D)         0.047     4.715    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data_int_reg[66]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.797    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.283ns (62.426%)  route 0.170ns (37.574%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.694     4.533    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X77Y297        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y297        FDCE (Prop_fdce_C_Q)         0.100     4.633 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[15]/Q
                         net (fo=1, routed)           0.170     4.802    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[15]
    SLICE_X75Y299        LUT2 (Prop_lut2_I1_O)        0.028     4.830 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1[17]_i_4/O
                         net (fo=1, routed)           0.000     4.830    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1[17]_i_4_n_0
    SLICE_X75Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     4.944 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.945    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[17]_i_1_n_0
    SLICE_X75Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.986 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.986    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5[18]
    SLICE_X75Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.042     5.415    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X75Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[18]/C
                         clock pessimism             -0.582     4.833    
    SLICE_X75Y300        FDCE (Hold_fdce_C_D)         0.071     4.904    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product1_out_buff_out_pipe_reg_reg[1][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.195ns (55.446%)  route 0.157ns (44.554%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.675     4.514    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X90Y276        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product1_out_buff_out_pipe_reg_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y276        FDCE (Prop_fdce_C_Q)         0.118     4.632 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product1_out_buff_out_pipe_reg_reg[1][19]/Q
                         net (fo=1, routed)           0.157     4.789    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product1_out_buff_out_pipe_reg_reg[1]_9[19]
    SLICE_X84Y277        LUT2 (Prop_lut2_I1_O)        0.028     4.817 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg[0][21]_i_4/O
                         net (fo=1, routed)           0.000     4.817    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg[0][21]_i_4_n_0
    SLICE_X84Y277        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     4.866 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][21]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.866    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_19[19]
    SLICE_X84Y277        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.921     5.294    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X84Y277        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][19]/C
                         clock pessimism             -0.582     4.712    
    SLICE_X84Y277        FDCE (Hold_fdce_C_D)         0.071     4.783    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -4.783    
                         arrival time                           4.866    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.337ns (74.495%)  route 0.115ns (25.505%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.411ns
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.692     4.531    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X82Y298        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y298        FDCE (Prop_fdce_C_Q)         0.118     4.649 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/Q
                         net (fo=1, routed)           0.115     4.764    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1[19]
    SLICE_X81Y298        LUT2 (Prop_lut2_I1_O)        0.028     4.792 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1[21]_i_4/O
                         net (fo=1, routed)           0.000     4.792    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1[21]_i_4_n_0
    SLICE_X81Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     4.906 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[21]_i_1_n_0
    SLICE_X81Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.931 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.931    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[25]_i_1_n_0
    SLICE_X81Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.983 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.983    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19[28]
    SLICE_X81Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.038     5.411    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X81Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[28]/C
                         clock pessimism             -0.582     4.829    
    SLICE_X81Y300        FDCE (Hold_fdce_C_D)         0.071     4.900    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.900    
                         arrival time                           4.983    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         16.000      14.161     RAMB36_X2Y52    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         16.000      14.161     RAMB36_X2Y53    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         16.000      14.161     RAMB36_X4Y48    i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         16.000      14.161     RAMB36_X4Y54    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         16.000      14.462     DSP48_X5Y110    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         16.000      14.462     DSP48_X5Y111    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/CLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         16.000      14.592     BUFGCTRL_X0Y23  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/I0
Min Period        n/a     FDCE/C              n/a            0.750         16.000      15.250     SLICE_X75Y284   i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.750         16.000      15.250     SLICE_X75Y284   i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         16.000      15.250     SLICE_X75Y282   i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y243   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y243   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y243   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X26Y243   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        1.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 16.176 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    16.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[10]/C
                         clock pessimism              0.815    16.991    
                         clock uncertainty           -0.035    16.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    16.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[10]
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 16.176 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    16.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[12]/C
                         clock pessimism              0.815    16.991    
                         clock uncertainty           -0.035    16.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    16.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[12]
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 16.176 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    16.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[1]/C
                         clock pessimism              0.815    16.991    
                         clock uncertainty           -0.035    16.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    16.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[1]
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 16.176 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    16.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[2]/C
                         clock pessimism              0.815    16.991    
                         clock uncertainty           -0.035    16.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    16.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[2]
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 16.176 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    16.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[4]/C
                         clock pessimism              0.815    16.991    
                         clock uncertainty           -0.035    16.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    16.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[4]
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 16.176 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    16.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[5]/C
                         clock pessimism              0.815    16.991    
                         clock uncertainty           -0.035    16.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    16.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[5]
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 16.176 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    16.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[6]/C
                         clock pessimism              0.815    16.991    
                         clock uncertainty           -0.035    16.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    16.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[6]
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.696ns (59.826%)  route 2.482ns (40.174%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 16.176 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.485    15.309    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.334    16.176    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y283        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[7]/C
                         clock pessimism              0.815    16.991    
                         clock uncertainty           -0.035    16.956    
    SLICE_X89Y283        FDCE (Setup_fdce_C_CE)      -0.201    16.755    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[7]
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 3.696ns (60.633%)  route 2.400ns (39.367%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 16.177 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.403    15.227    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y284        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.335    16.177    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y284        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[0]/C
                         clock pessimism              0.815    16.992    
                         clock uncertainty           -0.035    16.957    
    SLICE_X89Y284        FDCE (Setup_fdce_C_CE)      -0.201    16.756    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[0]
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 3.696ns (60.633%)  route 2.400ns (39.367%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 16.177 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X96Y281        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDCE (Prop_fdce_C_Q)         0.236     9.367 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15]/Q
                         net (fo=15, routed)          0.453     9.820    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/A[15]
    DSP48_X4Y112         DSP48E1 (Prop_dsp48e1_A[17]_P[21])
                                                      2.817    12.637 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[21]
                         net (fo=2, routed)           0.586    13.223    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1_n_84
    SLICE_X97Y284        LUT3 (Prop_lut3_I0_O)        0.043    13.266 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.266    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_i_8_n_0
    SLICE_X97Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.525 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.525    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__1_n_0
    SLICE_X97Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.602 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2/CO[1]
                         net (fo=6, routed)           0.720    14.322    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next0_carry__2_n_2
    SLICE_X76Y283        LUT4 (Prop_lut4_I0_O)        0.128    14.450 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3/O
                         net (fo=1, routed)           0.239    14.688    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_3_n_0
    SLICE_X76Y283        LUT6 (Prop_lut6_I4_O)        0.136    14.824 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync[13]_i_1/O
                         net (fo=14, routed)          0.403    15.227    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync
    SLICE_X89Y284        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.335    16.177    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/IPCORE_CLK
    SLICE_X89Y284        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[11]/C
                         clock pessimism              0.815    16.992    
                         clock uncertainty           -0.035    16.957    
    SLICE_X89Y284        FDCE (Setup_fdce_C_CE)      -0.201    16.756    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/maxSync_reg[11]
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.308ns (70.354%)  route 0.130ns (29.646%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.696     4.535    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X72Y297        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y297        FDCE (Prop_fdce_C_Q)         0.100     4.635 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/Q
                         net (fo=2, routed)           0.129     4.764    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41]_33[0]
    SLICE_X72Y298        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.906 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[17]_i_1_n_0
    SLICE_X72Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.931 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.932    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[21]_i_1_n_0
    SLICE_X72Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.973 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.973    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43[22]
    SLICE_X72Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.042     5.415    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X72Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[22]/C
                         clock pessimism             -0.582     4.833    
    SLICE_X72Y300        FDCE (Hold_fdce_C_D)         0.071     4.904    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           4.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.271ns (61.750%)  route 0.168ns (38.250%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.693     4.532    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X78Y296        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y296        FDCE (Prop_fdce_C_Q)         0.118     4.650 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/Q
                         net (fo=1, routed)           0.167     4.817    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1[25]
    SLICE_X77Y299        LUT2 (Prop_lut2_I1_O)        0.028     4.845 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[25]_i_2/O
                         net (fo=1, routed)           0.000     4.845    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[25]_i_2_n_0
    SLICE_X77Y299        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.929 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.930    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[25]_i_1_n_0
    SLICE_X77Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.971 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.971    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10[26]
    SLICE_X77Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.040     5.413    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X77Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[26]/C
                         clock pessimism             -0.582     4.831    
    SLICE_X77Y300        FDCE (Hold_fdce_C_D)         0.071     4.902    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           4.971    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product40_out_pipe_1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.175ns (62.188%)  route 0.106ns (37.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.772     4.611    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X80Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product40_out_pipe_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y300        FDCE (Prop_fdce_C_Q)         0.100     4.711 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product40_out_pipe_1_reg[15]/Q
                         net (fo=1, routed)           0.106     4.817    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product40_out_pipe_1[15]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.028     4.845 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1[17]_i_4/O
                         net (fo=1, routed)           0.000     4.845    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1[17]_i_4_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     4.892 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.892    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18[15]
    SLICE_X78Y299        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.940     5.313    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X78Y299        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[15]/C
                         clock pessimism             -0.582     4.731    
    SLICE_X78Y299        FDCE (Hold_fdce_C_D)         0.092     4.823    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_18_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.326ns (73.860%)  route 0.115ns (26.140%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.411ns
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.692     4.531    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X82Y298        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y298        FDCE (Prop_fdce_C_Q)         0.118     4.649 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/Q
                         net (fo=1, routed)           0.115     4.764    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1[19]
    SLICE_X81Y298        LUT2 (Prop_lut2_I1_O)        0.028     4.792 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1[21]_i_4/O
                         net (fo=1, routed)           0.000     4.792    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1[21]_i_4_n_0
    SLICE_X81Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     4.906 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[21]_i_1_n_0
    SLICE_X81Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.931 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.931    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[25]_i_1_n_0
    SLICE_X81Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.972 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.972    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19[26]
    SLICE_X81Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.038     5.411    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X81Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[26]/C
                         clock pessimism             -0.582     4.829    
    SLICE_X81Y300        FDCE (Hold_fdce_C_D)         0.071     4.900    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.900    
                         arrival time                           4.972    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.319ns (71.080%)  route 0.130ns (28.919%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.696     4.535    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X72Y297        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y297        FDCE (Prop_fdce_C_Q)         0.100     4.635 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41][0]/Q
                         net (fo=2, routed)           0.129     4.764    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[41]_33[0]
    SLICE_X72Y298        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.906 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[17]_i_1_n_0
    SLICE_X72Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.931 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.932    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[21]_i_1_n_0
    SLICE_X72Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.984 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.984    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43[24]
    SLICE_X72Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.042     5.415    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X72Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[24]/C
                         clock pessimism             -0.582     4.833    
    SLICE_X72Y300        FDCE (Hold_fdce_C_D)         0.071     4.904    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product43_out_pipe_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           4.984    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.282ns (62.685%)  route 0.168ns (37.315%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.693     4.532    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X78Y296        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y296        FDCE (Prop_fdce_C_Q)         0.118     4.650 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1_reg[25]/Q
                         net (fo=1, routed)           0.167     4.817    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_20_1[25]
    SLICE_X77Y299        LUT2 (Prop_lut2_I1_O)        0.028     4.845 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[25]_i_2/O
                         net (fo=1, routed)           0.000     4.845    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[25]_i_2_n_0
    SLICE_X77Y299        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.929 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.930    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[25]_i_1_n_0
    SLICE_X77Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.982 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.982    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10[28]
    SLICE_X77Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.040     5.413    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X77Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[28]/C
                         clock pessimism             -0.582     4.831    
    SLICE_X77Y300        FDCE (Hold_fdce_C_D)         0.071     4.902    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data_int_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.711     4.550    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/fifo_rd_clk
    SLICE_X39Y250        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y250        FDRE (Prop_fdre_C_Q)         0.100     4.650 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/fwd_data_reg[2]/Q
                         net (fo=9, routed)           0.147     4.797    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data[2]
    SLICE_X39Y247        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data_int_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.857     5.230    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_clk
    SLICE_X39Y247        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data_int_reg[66]/C
                         clock pessimism             -0.562     4.668    
    SLICE_X39Y247        FDRE (Hold_fdre_C_D)         0.047     4.715    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_data_int_reg[66]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.797    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.283ns (62.426%)  route 0.170ns (37.574%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.694     4.533    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X77Y297        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y297        FDCE (Prop_fdce_C_Q)         0.100     4.633 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1_reg[15]/Q
                         net (fo=1, routed)           0.170     4.802    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_10_1[15]
    SLICE_X75Y299        LUT2 (Prop_lut2_I1_O)        0.028     4.830 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1[17]_i_4/O
                         net (fo=1, routed)           0.000     4.830    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1[17]_i_4_n_0
    SLICE_X75Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     4.944 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.945    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[17]_i_1_n_0
    SLICE_X75Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.986 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.986    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5[18]
    SLICE_X75Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.042     5.415    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X75Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[18]/C
                         clock pessimism             -0.582     4.833    
    SLICE_X75Y300        FDCE (Hold_fdce_C_D)         0.071     4.904    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum3_5_1_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product1_out_buff_out_pipe_reg_reg[1][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.195ns (55.446%)  route 0.157ns (44.554%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.675     4.514    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X90Y276        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product1_out_buff_out_pipe_reg_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y276        FDCE (Prop_fdce_C_Q)         0.118     4.632 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product1_out_buff_out_pipe_reg_reg[1][19]/Q
                         net (fo=1, routed)           0.157     4.789    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product1_out_buff_out_pipe_reg_reg[1]_9[19]
    SLICE_X84Y277        LUT2 (Prop_lut2_I1_O)        0.028     4.817 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg[0][21]_i_4/O
                         net (fo=1, routed)           0.000     4.817    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg[0][21]_i_4_n_0
    SLICE_X84Y277        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     4.866 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][21]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.866    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum2_19[19]
    SLICE_X84Y277        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.921     5.294    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X84Y277        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][19]/C
                         clock pessimism             -0.582     4.712    
    SLICE_X84Y277        FDCE (Hold_fdce_C_D)         0.071     4.783    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/dtc_out_buff_out_buff_out_pipe_reg_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -4.783    
                         arrival time                           4.866    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.337ns (74.495%)  route 0.115ns (25.505%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.411ns
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.692     4.531    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X82Y298        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y298        FDCE (Prop_fdce_C_Q)         0.118     4.649 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1_reg[19]/Q
                         net (fo=1, routed)           0.115     4.764    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/product38_out_pipe_1[19]
    SLICE_X81Y298        LUT2 (Prop_lut2_I1_O)        0.028     4.792 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1[21]_i_4/O
                         net (fo=1, routed)           0.000     4.792    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1[21]_i_4_n_0
    SLICE_X81Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     4.906 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[21]_i_1_n_0
    SLICE_X81Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.931 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.931    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[25]_i_1_n_0
    SLICE_X81Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.983 r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.983    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19[28]
    SLICE_X81Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.038     5.411    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/IPCORE_CLK
    SLICE_X81Y300        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[28]/C
                         clock pessimism             -0.582     4.829    
    SLICE_X81Y300        FDCE (Hold_fdce_C_D)         0.071     4.900    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcSyncCorr/u_SyncCorr/sum1_19_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.900    
                         arrival time                           4.983    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y52    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y53    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y48    i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y54    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X5Y110    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X5Y111    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/CLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y23  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/I1
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X75Y284   i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X75Y284   i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X75Y282   i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X22Y243   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X22Y243   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X26Y244   i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_clk_0
  To Clock:  xcvr_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 1.095ns (42.664%)  route 1.472ns (57.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 10.099 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.720     4.209    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y157       LUT4 (Prop_lut4_I1_O)        0.043     4.252 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.232     4.484    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_0
    SLICE_X163Y157       LUT5 (Prop_lut5_I4_O)        0.043     4.527 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.520     5.047    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y158       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.168    10.099    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y158       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[30]/C
                         clock pessimism              0.159    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X161Y158       FDSE (Setup_fdse_C_S)       -0.304     9.919    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[30]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 1.095ns (40.907%)  route 1.582ns (59.093%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[30])
                                                      1.009     3.489 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[30]
                         net (fo=2, routed)           0.923     4.413    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/RXDATA[30]
    SLICE_X162Y158       LUT4 (Prop_lut4_I1_O)        0.043     4.456 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_3/O
                         net (fo=2, routed)           0.469     4.925    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_3_n_0
    SLICE_X162Y158       LUT5 (Prop_lut5_I0_O)        0.043     4.968 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1/O
                         net (fo=4, routed)           0.190     5.157    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount0__51
    SLICE_X162Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/C
                         clock pessimism              0.184    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X162Y157       FDRE (Setup_fdre_C_CE)      -0.201    10.048    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 1.095ns (40.907%)  route 1.582ns (59.093%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[30])
                                                      1.009     3.489 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[30]
                         net (fo=2, routed)           0.923     4.413    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/RXDATA[30]
    SLICE_X162Y158       LUT4 (Prop_lut4_I1_O)        0.043     4.456 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_3/O
                         net (fo=2, routed)           0.469     4.925    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_3_n_0
    SLICE_X162Y158       LUT5 (Prop_lut5_I0_O)        0.043     4.968 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1/O
                         net (fo=4, routed)           0.190     5.157    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount0__51
    SLICE_X162Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/C
                         clock pessimism              0.184    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X162Y157       FDRE (Setup_fdre_C_CE)      -0.201    10.048    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 1.095ns (40.907%)  route 1.582ns (59.093%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[30])
                                                      1.009     3.489 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[30]
                         net (fo=2, routed)           0.923     4.413    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/RXDATA[30]
    SLICE_X162Y158       LUT4 (Prop_lut4_I1_O)        0.043     4.456 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_3/O
                         net (fo=2, routed)           0.469     4.925    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_3_n_0
    SLICE_X162Y158       LUT5 (Prop_lut5_I0_O)        0.043     4.968 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1/O
                         net (fo=4, routed)           0.190     5.157    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount0__51
    SLICE_X162Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/C
                         clock pessimism              0.184    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X162Y157       FDRE (Setup_fdre_C_CE)      -0.201    10.048    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 1.095ns (40.907%)  route 1.582ns (59.093%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[30])
                                                      1.009     3.489 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[30]
                         net (fo=2, routed)           0.923     4.413    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/RXDATA[30]
    SLICE_X162Y158       LUT4 (Prop_lut4_I1_O)        0.043     4.456 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_3/O
                         net (fo=2, routed)           0.469     4.925    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_3_n_0
    SLICE_X162Y158       LUT5 (Prop_lut5_I0_O)        0.043     4.968 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1/O
                         net (fo=4, routed)           0.190     5.157    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount0__51
    SLICE_X162Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/C
                         clock pessimism              0.184    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X162Y157       FDRE (Setup_fdre_C_CE)      -0.201    10.048    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.095ns (43.750%)  route 1.408ns (56.250%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.720     4.209    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y157       LUT4 (Prop_lut4_I1_O)        0.043     4.252 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.232     4.484    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_0
    SLICE_X163Y157       LUT5 (Prop_lut5_I4_O)        0.043     4.527 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.456     4.983    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]/C
                         clock pessimism              0.159    10.259    
                         clock uncertainty           -0.035    10.224    
    SLICE_X161Y156       FDSE (Setup_fdse_C_S)       -0.304     9.920    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.095ns (43.750%)  route 1.408ns (56.250%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.720     4.209    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y157       LUT4 (Prop_lut4_I1_O)        0.043     4.252 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.232     4.484    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_0
    SLICE_X163Y157       LUT5 (Prop_lut5_I4_O)        0.043     4.527 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.456     4.983    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[11]/C
                         clock pessimism              0.159    10.259    
                         clock uncertainty           -0.035    10.224    
    SLICE_X161Y156       FDSE (Setup_fdse_C_S)       -0.304     9.920    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.095ns (43.750%)  route 1.408ns (56.250%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.720     4.209    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y157       LUT4 (Prop_lut4_I1_O)        0.043     4.252 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.232     4.484    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_0
    SLICE_X163Y157       LUT5 (Prop_lut5_I4_O)        0.043     4.527 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.456     4.983    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[12]/C
                         clock pessimism              0.159    10.259    
                         clock uncertainty           -0.035    10.224    
    SLICE_X161Y156       FDSE (Setup_fdse_C_S)       -0.304     9.920    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[12]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.095ns (43.750%)  route 1.408ns (56.250%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.720     4.209    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y157       LUT4 (Prop_lut4_I1_O)        0.043     4.252 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.232     4.484    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_0
    SLICE_X163Y157       LUT5 (Prop_lut5_I4_O)        0.043     4.527 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.456     4.983    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X160Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X160Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[6]/C
                         clock pessimism              0.159    10.259    
                         clock uncertainty           -0.035    10.224    
    SLICE_X160Y156       FDSE (Setup_fdse_C_S)       -0.281     9.943    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.095ns (43.750%)  route 1.408ns (56.250%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.720     4.209    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y157       LUT4 (Prop_lut4_I1_O)        0.043     4.252 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.232     4.484    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_0
    SLICE_X163Y157       LUT5 (Prop_lut5_I4_O)        0.043     4.527 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.456     4.983    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X160Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X160Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[7]/C
                         clock pessimism              0.159    10.259    
                         clock uncertainty           -0.035    10.224    
    SLICE_X160Y156       FDSE (Setup_fdse_C_S)       -0.281     9.943    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  4.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.120%)  route 0.122ns (48.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.588     0.968    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y158       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDSE (Prop_fdse_C_Q)         0.100     1.068 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[26]/Q
                         net (fo=5, routed)           0.122     1.190    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/rx_data[26]
    SLICE_X158Y158       LUT5 (Prop_lut5_I4_O)        0.028     1.218 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/rx_pn_data[29]_i_1/O
                         net (fo=1, routed)           0.000     1.218    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/pn31_return[29]
    SLICE_X158Y158       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.795     1.219    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X158Y158       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[29]/C
                         clock pessimism             -0.217     1.002    
    SLICE_X158Y158       FDRE (Hold_fdre_C_D)         0.087     1.089    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.100ns (57.082%)  route 0.075ns (42.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[27]/Q
                         net (fo=4, routed)           0.075     1.144    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_7_in
    SLICE_X162Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[3]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X162Y156       FDSE (Hold_fdse_C_D)         0.044     1.013    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.091ns (59.098%)  route 0.063ns (40.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y153       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y153       FDSE (Prop_fdse_C_Q)         0.091     1.060 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[14]/Q
                         net (fo=3, routed)           0.063     1.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_20_in
    SLICE_X162Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[22]/C
                         clock pessimism             -0.240     0.980    
    SLICE_X162Y153       FDRE (Hold_fdre_C_D)         0.009     0.989    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.146ns (67.757%)  route 0.069ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.639     1.019    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X136Y202       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y202       FDRE (Prop_fdre_C_Q)         0.118     1.137 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/Q
                         net (fo=5, routed)           0.069     1.206    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg__0[2]
    SLICE_X137Y202       LUT6 (Prop_lut6_I3_O)        0.028     1.234 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/p_0_in__0__1[5]
    SLICE_X137Y202       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.865     1.289    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X137Y202       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.259     1.030    
    SLICE_X137Y202       FDRE (Hold_fdre_C_D)         0.061     1.091    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.091ns (55.672%)  route 0.072ns (44.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.590     0.970    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y151       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y151       FDSE (Prop_fdse_C_Q)         0.091     1.061 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[6]/Q
                         net (fo=3, routed)           0.072     1.133    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_12_in
    SLICE_X162Y151       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.797     1.221    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y151       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[30]/C
                         clock pessimism             -0.240     0.981    
    SLICE_X162Y151       FDRE (Hold_fdre_C_D)         0.007     0.988    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.615%)  route 0.120ns (48.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.588     0.968    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X159Y158       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y158       FDRE (Prop_fdre_C_Q)         0.100     1.068 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[2]/Q
                         net (fo=3, routed)           0.120     1.188    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/Q[2]
    SLICE_X158Y156       LUT5 (Prop_lut5_I3_O)        0.028     1.216 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/rx_pn_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.216    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/pn31_return[5]
    SLICE_X158Y156       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X158Y156       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[5]/C
                         clock pessimism             -0.237     0.983    
    SLICE_X158Y156       FDRE (Hold_fdre_C_D)         0.087     1.070    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.729%)  route 0.107ns (42.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X160Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y156       FDSE (Prop_fdse_C_Q)         0.118     1.087 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[7]/Q
                         net (fo=4, routed)           0.107     1.194    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/rx_data[7]
    SLICE_X158Y156       LUT5 (Prop_lut5_I1_O)        0.028     1.222 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/rx_pn_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.222    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/pn31_return[10]
    SLICE_X158Y156       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X158Y156       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[10]/C
                         clock pessimism             -0.237     0.983    
    SLICE_X158Y156       FDRE (Hold_fdre_C_D)         0.087     1.070    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.420%)  route 0.108ns (42.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.588     0.968    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X156Y158       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y158       FDRE (Prop_fdre_C_Q)         0.118     1.086 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[1]/Q
                         net (fo=3, routed)           0.108     1.194    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/Q[1]
    SLICE_X156Y157       LUT5 (Prop_lut5_I3_O)        0.028     1.222 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/rx_pn_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.222    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/pn31_return[4]
    SLICE_X156Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.795     1.219    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X156Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[4]/C
                         clock pessimism             -0.237     0.982    
    SLICE_X156Y157       FDRE (Hold_fdre_C_D)         0.087     1.069    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.477%)  route 0.113ns (43.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.588     0.968    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X158Y157       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y157       FDRE (Prop_fdre_C_Q)         0.118     1.086 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[22]/Q
                         net (fo=3, routed)           0.113     1.199    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/Q[22]
    SLICE_X158Y158       LUT5 (Prop_lut5_I3_O)        0.028     1.227 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/rx_pn_data[25]_i_1/O
                         net (fo=1, routed)           0.000     1.227    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/pn31_return[25]
    SLICE_X158Y158       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.795     1.219    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X158Y158       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[25]/C
                         clock pessimism             -0.237     0.982    
    SLICE_X158Y158       FDRE (Hold_fdre_C_D)         0.087     1.069    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_pn_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.841%)  route 0.109ns (52.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y153       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[17]/Q
                         net (fo=3, routed)           0.109     1.178    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_23_in
    SLICE_X162Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[9]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X162Y153       FDRE (Hold_fdre_C_D)         0.049     1.018    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_clk_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y18       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X159Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X137Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X138Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X159Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X159Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X137Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X138Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X138Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X138Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X138Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X138Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X138Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_acc_data_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X138Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_acc_data_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X138Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X138Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X138Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X138Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X138Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X138Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_toggle_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y158       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_calign_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X163Y158       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_clk_1
  To Clock:  xcvr_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 1.138ns (40.766%)  route 1.654ns (59.234%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[27])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[27]
                         net (fo=2, routed)           0.703     4.183    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[27]
    SLICE_X162Y170       LUT4 (Prop_lut4_I0_O)        0.043     4.226 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0/O
                         net (fo=2, routed)           0.325     4.551    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0_n_0
    SLICE_X162Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.594 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0/O
                         net (fo=1, routed)           0.348     4.942    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0_n_0
    SLICE_X162Y168       LUT5 (Prop_lut5_I1_O)        0.043     4.985 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__0/O
                         net (fo=4, routed)           0.277     5.262    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount0__51
    SLICE_X161Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[0]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X161Y167       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 1.138ns (40.766%)  route 1.654ns (59.234%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[27])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[27]
                         net (fo=2, routed)           0.703     4.183    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[27]
    SLICE_X162Y170       LUT4 (Prop_lut4_I0_O)        0.043     4.226 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0/O
                         net (fo=2, routed)           0.325     4.551    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0_n_0
    SLICE_X162Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.594 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0/O
                         net (fo=1, routed)           0.348     4.942    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0_n_0
    SLICE_X162Y168       LUT5 (Prop_lut5_I1_O)        0.043     4.985 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__0/O
                         net (fo=4, routed)           0.277     5.262    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount0__51
    SLICE_X161Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[1]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X161Y167       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 1.138ns (40.766%)  route 1.654ns (59.234%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[27])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[27]
                         net (fo=2, routed)           0.703     4.183    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[27]
    SLICE_X162Y170       LUT4 (Prop_lut4_I0_O)        0.043     4.226 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0/O
                         net (fo=2, routed)           0.325     4.551    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0_n_0
    SLICE_X162Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.594 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0/O
                         net (fo=1, routed)           0.348     4.942    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0_n_0
    SLICE_X162Y168       LUT5 (Prop_lut5_I1_O)        0.043     4.985 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__0/O
                         net (fo=4, routed)           0.277     5.262    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount0__51
    SLICE_X161Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[2]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X161Y167       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 1.138ns (40.766%)  route 1.654ns (59.234%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[27])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[27]
                         net (fo=2, routed)           0.703     4.183    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[27]
    SLICE_X162Y170       LUT4 (Prop_lut4_I0_O)        0.043     4.226 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0/O
                         net (fo=2, routed)           0.325     4.551    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0_n_0
    SLICE_X162Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.594 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0/O
                         net (fo=1, routed)           0.348     4.942    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0_n_0
    SLICE_X162Y168       LUT5 (Prop_lut5_I1_O)        0.043     4.985 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__0/O
                         net (fo=4, routed)           0.277     5.262    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount0__51
    SLICE_X161Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[3]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X161Y167       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_calign_reg/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.237ns (48.039%)  route 1.338ns (51.961%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 10.092 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[26])
                                                      1.009     3.479 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[26]
                         net (fo=3, routed)           0.914     4.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[26]
    SLICE_X162Y169       LUT4 (Prop_lut4_I2_O)        0.049     4.443 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_calign_i_4__0/O
                         net (fo=1, routed)           0.239     4.681    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_calign_i_4__0_n_0
    SLICE_X162Y169       LUT4 (Prop_lut4_I1_O)        0.136     4.817 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_calign_i_3__0/O
                         net (fo=1, routed)           0.185     5.002    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_calign_i_3__0_n_0
    SLICE_X162Y168       LUT6 (Prop_lut6_I3_O)        0.043     5.045 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_calign_i_1__0/O
                         net (fo=1, routed)           0.000     5.045    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch_n_41
    SLICE_X162Y168       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_calign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.161    10.092    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y168       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_calign_reg/C
                         clock pessimism              0.184    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X162Y168       FDSE (Setup_fdse_C_D)        0.034    10.275    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_calign_reg
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.095ns (49.061%)  route 1.137ns (50.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 10.092 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[2])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[2]
                         net (fo=1, routed)           0.629     4.108    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[6]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.043     4.151 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.099     4.250    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_0
    SLICE_X163Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.293 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.409     4.702    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.161    10.092    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[16]/C
                         clock pessimism              0.184    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X162Y169       FDSE (Setup_fdse_C_S)       -0.304     9.937    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[16]
  -------------------------------------------------------------------
                         required time                          9.937    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.095ns (49.061%)  route 1.137ns (50.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 10.092 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[2])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[2]
                         net (fo=1, routed)           0.629     4.108    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[6]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.043     4.151 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.099     4.250    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_0
    SLICE_X163Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.293 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.409     4.702    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.161    10.092    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[17]/C
                         clock pessimism              0.184    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X162Y169       FDSE (Setup_fdse_C_S)       -0.304     9.937    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[17]
  -------------------------------------------------------------------
                         required time                          9.937    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.095ns (49.061%)  route 1.137ns (50.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 10.092 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[2])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[2]
                         net (fo=1, routed)           0.629     4.108    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[6]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.043     4.151 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.099     4.250    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_0
    SLICE_X163Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.293 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.409     4.702    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.161    10.092    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[18]/C
                         clock pessimism              0.184    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X162Y169       FDSE (Setup_fdse_C_S)       -0.304     9.937    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.937    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.095ns (49.061%)  route 1.137ns (50.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 10.092 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[2])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[2]
                         net (fo=1, routed)           0.629     4.108    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[6]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.043     4.151 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.099     4.250    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_0
    SLICE_X163Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.293 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.409     4.702    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.161    10.092    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[19]/C
                         clock pessimism              0.184    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X162Y169       FDSE (Setup_fdse_C_S)       -0.304     9.937    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.937    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.095ns (49.061%)  route 1.137ns (50.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 10.092 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[2])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[2]
                         net (fo=1, routed)           0.629     4.108    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[6]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.043     4.151 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.099     4.250    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_0
    SLICE_X163Y169       LUT5 (Prop_lut5_I4_O)        0.043     4.293 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.409     4.702    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.161    10.092    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[20]/C
                         clock pessimism              0.184    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X162Y169       FDSE (Setup_fdse_C_S)       -0.304     9.937    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[20]
  -------------------------------------------------------------------
                         required time                          9.937    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  5.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.584     0.964    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.100     1.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[27]/Q
                         net (fo=4, routed)           0.062     1.126    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_7_in
    SLICE_X163Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.789     1.213    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[3]/C
                         clock pessimism             -0.249     0.964    
    SLICE_X163Y166       FDSE (Hold_fdse_C_D)         0.047     1.011    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.811%)  route 0.110ns (46.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.583     0.963    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y167       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y167       FDSE (Prop_fdse_C_Q)         0.100     1.063 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[11]/Q
                         net (fo=4, routed)           0.110     1.173    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_data[11]
    SLICE_X160Y167       LUT5 (Prop_lut5_I4_O)        0.028     1.201 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_pn_data[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.201    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/pn31_return[14]
    SLICE_X160Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.788     1.212    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X160Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[14]/C
                         clock pessimism             -0.217     0.995    
    SLICE_X160Y167       FDRE (Hold_fdre_C_D)         0.087     1.082    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[18]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.100ns (25.832%)  route 0.287ns (74.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.586     0.966    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y162       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDSE (Prop_fdse_C_Q)         0.100     1.066 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[18]/Q
                         net (fo=1, routed)           0.287     1.353    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/tx_data_reg[31][18]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.960     1.384    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
                         clock pessimism             -0.237     1.147    
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[18])
                                                      0.078     1.225    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.895%)  route 0.076ns (37.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.668     1.048    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X147Y202       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y202       FDRE (Prop_fdre_C_Q)         0.100     1.148 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/Q
                         net (fo=5, routed)           0.076     1.224    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]
    SLICE_X146Y202       LUT6 (Prop_lut6_I3_O)        0.028     1.252 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.252    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/p_0_in__0__2[5]
    SLICE_X146Y202       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.895     1.319    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X146Y202       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.260     1.059    
    SLICE_X146Y202       FDRE (Hold_fdre_C_D)         0.061     1.120    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.653%)  route 0.111ns (46.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.581     0.961    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y169       FDSE (Prop_fdse_C_Q)         0.100     1.061 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[16]/Q
                         net (fo=4, routed)           0.111     1.172    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_data[16]
    SLICE_X159Y169       LUT5 (Prop_lut5_I1_O)        0.028     1.200 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_pn_data[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.200    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/pn31_return[19]
    SLICE_X159Y169       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.786     1.210    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X159Y169       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[19]/C
                         clock pessimism             -0.217     0.993    
    SLICE_X159Y169       FDRE (Hold_fdre_C_D)         0.061     1.054    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.954%)  route 0.118ns (48.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.582     0.962    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y168       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y168       FDSE (Prop_fdse_C_Q)         0.100     1.062 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[4]/Q
                         net (fo=4, routed)           0.118     1.180    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_data[4]
    SLICE_X161Y168       LUT5 (Prop_lut5_I1_O)        0.028     1.208 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_pn_data[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.208    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/pn31_return[7]
    SLICE_X161Y168       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.787     1.211    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y168       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[7]/C
                         clock pessimism             -0.217     0.994    
    SLICE_X161Y168       FDRE (Hold_fdre_C_D)         0.061     1.055    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.394%)  route 0.121ns (48.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.581     0.961    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y169       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y169       FDSE (Prop_fdse_C_Q)         0.100     1.061 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[18]/Q
                         net (fo=4, routed)           0.121     1.182    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_data[18]
    SLICE_X161Y169       LUT5 (Prop_lut5_I1_O)        0.028     1.210 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_pn_data[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.210    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/pn31_return[21]
    SLICE_X161Y169       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.786     1.210    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y169       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[21]/C
                         clock pessimism             -0.217     0.993    
    SLICE_X161Y169       FDRE (Hold_fdre_C_D)         0.061     1.054    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.555%)  route 0.125ns (49.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.580     0.960    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y170       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDSE (Prop_fdse_C_Q)         0.100     1.060 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[27]/Q
                         net (fo=5, routed)           0.125     1.185    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_data[27]
    SLICE_X161Y171       LUT5 (Prop_lut5_I4_O)        0.028     1.213 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_pn_data[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.213    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/pn31_return[30]
    SLICE_X161Y171       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.784     1.208    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y171       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[30]/C
                         clock pessimism             -0.217     0.991    
    SLICE_X161Y171       FDRE (Hold_fdre_C_D)         0.060     1.051    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.067%)  route 0.109ns (45.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.582     0.962    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y168       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[10]/Q
                         net (fo=3, routed)           0.109     1.171    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/Q[10]
    SLICE_X159Y168       LUT5 (Prop_lut5_I0_O)        0.028     1.199 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/rx_pn_data[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.199    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/pn31_return[13]
    SLICE_X159Y168       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.787     1.211    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X159Y168       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[13]/C
                         clock pessimism             -0.237     0.974    
    SLICE_X159Y168       FDRE (Hold_fdre_C_D)         0.060     1.034    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_pn_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.091ns (23.326%)  route 0.299ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y164       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y164       FDSE (Prop_fdse_C_Q)         0.091     1.056 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.299     1.355    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/tx_data_reg[31][2]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.960     1.384    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
                         clock pessimism             -0.237     1.147    
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[2])
                                                      0.042     1.189    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y174       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y173       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X146Y202       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X146Y201       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y174       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y173       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y166       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y164       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[22]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y164       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[22]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y163       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[23]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y163       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[28]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[29]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y164       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y164       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y173       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_err_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y174       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y174       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y174       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y174       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y173       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y173       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y168       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_calign_reg/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y168       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_calign_reg/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y167       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_clk_2
  To Clock:  xcvr_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        4.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.138ns (40.885%)  route 1.645ns (59.115%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 10.097 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[21]
                         net (fo=2, routed)           0.653     4.137    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/RXDATA[21]
    SLICE_X163Y184       LUT4 (Prop_lut4_I0_O)        0.043     4.180 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11__1/O
                         net (fo=1, routed)           0.258     4.438    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11__1_n_0
    SLICE_X163Y184       LUT5 (Prop_lut5_I4_O)        0.043     4.481 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_7__1/O
                         net (fo=2, routed)           0.540     5.021    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_7__1_n_0
    SLICE_X162Y186       LUT5 (Prop_lut5_I4_O)        0.043     5.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__1/O
                         net (fo=4, routed)           0.194     5.258    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount0__51
    SLICE_X162Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.166    10.097    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]/C
                         clock pessimism              0.184    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X162Y187       FDRE (Setup_fdre_C_CE)      -0.201    10.045    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.138ns (40.885%)  route 1.645ns (59.115%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 10.097 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[21]
                         net (fo=2, routed)           0.653     4.137    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/RXDATA[21]
    SLICE_X163Y184       LUT4 (Prop_lut4_I0_O)        0.043     4.180 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11__1/O
                         net (fo=1, routed)           0.258     4.438    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11__1_n_0
    SLICE_X163Y184       LUT5 (Prop_lut5_I4_O)        0.043     4.481 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_7__1/O
                         net (fo=2, routed)           0.540     5.021    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_7__1_n_0
    SLICE_X162Y186       LUT5 (Prop_lut5_I4_O)        0.043     5.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__1/O
                         net (fo=4, routed)           0.194     5.258    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount0__51
    SLICE_X162Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.166    10.097    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]/C
                         clock pessimism              0.184    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X162Y187       FDRE (Setup_fdre_C_CE)      -0.201    10.045    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.138ns (40.885%)  route 1.645ns (59.115%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 10.097 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[21]
                         net (fo=2, routed)           0.653     4.137    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/RXDATA[21]
    SLICE_X163Y184       LUT4 (Prop_lut4_I0_O)        0.043     4.180 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11__1/O
                         net (fo=1, routed)           0.258     4.438    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11__1_n_0
    SLICE_X163Y184       LUT5 (Prop_lut5_I4_O)        0.043     4.481 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_7__1/O
                         net (fo=2, routed)           0.540     5.021    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_7__1_n_0
    SLICE_X162Y186       LUT5 (Prop_lut5_I4_O)        0.043     5.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__1/O
                         net (fo=4, routed)           0.194     5.258    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount0__51
    SLICE_X162Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.166    10.097    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[2]/C
                         clock pessimism              0.184    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X162Y187       FDRE (Setup_fdre_C_CE)      -0.201    10.045    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.138ns (40.885%)  route 1.645ns (59.115%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 10.097 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[21]
                         net (fo=2, routed)           0.653     4.137    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/RXDATA[21]
    SLICE_X163Y184       LUT4 (Prop_lut4_I0_O)        0.043     4.180 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11__1/O
                         net (fo=1, routed)           0.258     4.438    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11__1_n_0
    SLICE_X163Y184       LUT5 (Prop_lut5_I4_O)        0.043     4.481 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_7__1/O
                         net (fo=2, routed)           0.540     5.021    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_7__1_n_0
    SLICE_X162Y186       LUT5 (Prop_lut5_I4_O)        0.043     5.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__1/O
                         net (fo=4, routed)           0.194     5.258    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount0__51
    SLICE_X162Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.166    10.097    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[3]/C
                         clock pessimism              0.184    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X162Y187       FDRE (Setup_fdre_C_CE)      -0.201    10.045    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_calign_reg/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.237ns (44.185%)  route 1.563ns (55.815%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 10.097 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[26])
                                                      1.009     3.483 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[26]
                         net (fo=3, routed)           0.902     4.385    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/RXDATA[26]
    SLICE_X163Y185       LUT4 (Prop_lut4_I2_O)        0.049     4.434 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_calign_i_4__1/O
                         net (fo=1, routed)           0.313     4.747    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_calign_i_4__1_n_0
    SLICE_X163Y186       LUT4 (Prop_lut4_I1_O)        0.136     4.883 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_calign_i_3__1/O
                         net (fo=1, routed)           0.348     5.231    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_calign_i_3__1_n_0
    SLICE_X162Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.274 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_calign_i_1__1/O
                         net (fo=1, routed)           0.000     5.274    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch_n_41
    SLICE_X162Y186       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_calign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.166    10.097    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y186       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_calign_reg/C
                         clock pessimism              0.184    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X162Y186       FDSE (Setup_fdse_C_D)        0.034    10.280    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_calign_reg
  -------------------------------------------------------------------
                         required time                         10.280    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.095ns (46.733%)  route 1.248ns (53.267%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[0]
                         net (fo=1, routed)           0.641     4.124    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[4]
    SLICE_X163Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.167 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.101     4.268    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_0
    SLICE_X163Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.311 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.507     4.818    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[0]/C
                         clock pessimism              0.184    10.278    
                         clock uncertainty           -0.035    10.243    
    SLICE_X162Y183       FDSE (Setup_fdse_C_S)       -0.304     9.939    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.095ns (46.733%)  route 1.248ns (53.267%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[0]
                         net (fo=1, routed)           0.641     4.124    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[4]
    SLICE_X163Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.167 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.101     4.268    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_0
    SLICE_X163Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.311 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.507     4.818    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[1]/C
                         clock pessimism              0.184    10.278    
                         clock uncertainty           -0.035    10.243    
    SLICE_X162Y183       FDSE (Setup_fdse_C_S)       -0.304     9.939    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.095ns (46.733%)  route 1.248ns (53.267%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[0]
                         net (fo=1, routed)           0.641     4.124    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[4]
    SLICE_X163Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.167 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.101     4.268    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_0
    SLICE_X163Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.311 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.507     4.818    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[3]/C
                         clock pessimism              0.184    10.278    
                         clock uncertainty           -0.035    10.243    
    SLICE_X162Y183       FDSE (Setup_fdse_C_S)       -0.304     9.939    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.095ns (46.733%)  route 1.248ns (53.267%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[0]
                         net (fo=1, routed)           0.641     4.124    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[4]
    SLICE_X163Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.167 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.101     4.268    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_0
    SLICE_X163Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.311 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.507     4.818    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[4]/C
                         clock pessimism              0.184    10.278    
                         clock uncertainty           -0.035    10.243    
    SLICE_X162Y183       FDSE (Setup_fdse_C_S)       -0.304     9.939    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.095ns (46.733%)  route 1.248ns (53.267%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[0]
                         net (fo=1, routed)           0.641     4.124    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[4]
    SLICE_X163Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.167 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.101     4.268    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_0
    SLICE_X163Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.311 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.507     4.818    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[5]/C
                         clock pessimism              0.184    10.278    
                         clock uncertainty           -0.035    10.243    
    SLICE_X162Y183       FDSE (Setup_fdse_C_S)       -0.304     9.939    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  5.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.864%)  route 0.119ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y184       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y184       FDRE (Prop_fdre_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[6]/Q
                         net (fo=3, routed)           0.119     1.184    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/Q[6]
    SLICE_X160Y184       LUT5 (Prop_lut5_I3_O)        0.028     1.212 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_pn_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.212    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/pn31_return[9]
    SLICE_X160Y184       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.790     1.214    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X160Y184       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[9]/C
                         clock pessimism             -0.217     0.997    
    SLICE_X160Y184       FDRE (Hold_fdre_C_D)         0.087     1.084    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.626%)  route 0.120ns (48.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.584     0.964    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y183       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y183       FDSE (Prop_fdse_C_Q)         0.100     1.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.120     1.184    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_data[1]
    SLICE_X160Y183       LUT5 (Prop_lut5_I4_O)        0.028     1.212 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_pn_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.212    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/pn31_return[4]
    SLICE_X160Y183       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.789     1.213    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X160Y183       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[4]/C
                         clock pessimism             -0.217     0.996    
    SLICE_X160Y183       FDRE (Hold_fdre_C_D)         0.087     1.083    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.052%)  route 0.123ns (48.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y186       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y186       FDSE (Prop_fdse_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[27]/Q
                         net (fo=5, routed)           0.123     1.188    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_data[27]
    SLICE_X160Y186       LUT5 (Prop_lut5_I4_O)        0.028     1.216 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_pn_data[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.216    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/pn31_return[30]
    SLICE_X160Y186       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.791     1.215    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X160Y186       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[30]/C
                         clock pessimism             -0.217     0.998    
    SLICE_X160Y186       FDRE (Hold_fdre_C_D)         0.087     1.085    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.100ns (57.082%)  route 0.075ns (42.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.583     0.963    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y182       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y182       FDSE (Prop_fdse_C_Q)         0.100     1.063 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[27]/Q
                         net (fo=4, routed)           0.075     1.138    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_7_in
    SLICE_X162Y182       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.788     1.212    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y182       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[3]/C
                         clock pessimism             -0.249     0.963    
    SLICE_X162Y182       FDSE (Hold_fdse_C_D)         0.044     1.007    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.343%)  route 0.108ns (45.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.639     1.019    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X141Y204       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y204       FDRE (Prop_fdre_C_Q)         0.100     1.119 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/Q
                         net (fo=7, routed)           0.108     1.227    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]
    SLICE_X140Y204       LUT2 (Prop_lut2_I0_O)        0.028     1.255 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.255    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/p_0_in__0__3[1]
    SLICE_X140Y204       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.865     1.289    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X140Y204       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.259     1.030    
    SLICE_X140Y204       FDRE (Hold_fdre_C_D)         0.087     1.117    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_m2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.639     1.019    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X140Y204       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_m2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y204       FDRE (Prop_fdre_C_Q)         0.107     1.126 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_m2_reg/Q
                         net (fo=1, routed)           0.054     1.180    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_m2
    SLICE_X141Y204       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.865     1.289    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X141Y204       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.259     1.030    
    SLICE_X141Y204       FDRE (Hold_fdre_C_D)         0.011     1.041    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.091ns (56.270%)  route 0.071ns (43.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.582     0.962    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDSE (Prop_fdse_C_Q)         0.091     1.053 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[26]/Q
                         net (fo=4, routed)           0.071     1.124    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_6_in
    SLICE_X162Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.787     1.211    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[2]/C
                         clock pessimism             -0.238     0.973    
    SLICE_X162Y181       FDSE (Hold_fdse_C_D)         0.007     0.980    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.157ns (58.208%)  route 0.113ns (41.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y186       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y186       FDSE (Prop_fdse_C_Q)         0.091     1.056 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[24]/Q
                         net (fo=4, routed)           0.113     1.169    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_data[24]
    SLICE_X160Y187       LUT5 (Prop_lut5_I1_O)        0.066     1.235 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_pn_data[24]_i_1__1/O
                         net (fo=1, routed)           0.000     1.235    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/pn31_return[24]
    SLICE_X160Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.792     1.216    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X160Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[24]/C
                         clock pessimism             -0.217     0.999    
    SLICE_X160Y187       FDRE (Hold_fdre_C_D)         0.087     1.086    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.726%)  route 0.146ns (53.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y185       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y185       FDSE (Prop_fdse_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[18]/Q
                         net (fo=4, routed)           0.146     1.211    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_data[18]
    SLICE_X160Y185       LUT5 (Prop_lut5_I1_O)        0.028     1.239 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/rx_pn_data[21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.239    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/pn31_return[21]
    SLICE_X160Y185       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.791     1.215    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X160Y185       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[21]/C
                         clock pessimism             -0.217     0.998    
    SLICE_X160Y185       FDRE (Hold_fdre_C_D)         0.087     1.085    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_pn_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.581     0.961    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y180       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y180       FDSE (Prop_fdse_C_Q)         0.100     1.061 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[15]/Q
                         net (fo=3, routed)           0.104     1.165    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_21_in
    SLICE_X163Y180       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.786     1.210    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y180       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[23]/C
                         clock pessimism             -0.249     0.961    
    SLICE_X163Y180       FDSE (Hold_fdse_C_D)         0.049     1.010    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_clk_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y20       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X159Y191       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y191       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X141Y204       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X141Y203       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y184       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[15]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y184       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[15]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y185       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[21]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y185       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[21]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y186       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[24]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y185       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y185       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y186       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[31]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[5]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y203       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_acc_data_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y203       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_acc_data_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y204       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X140Y204       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y204       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y204       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y204       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y204       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y203       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X141Y203       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_clk_3
  To Clock:  xcvr_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.138ns (38.944%)  route 1.784ns (61.056%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[5]
                         net (fo=2, routed)           0.737     4.228    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/RXDATA[5]
    SLICE_X162Y197       LUT4 (Prop_lut4_I3_O)        0.043     4.271 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__2/O
                         net (fo=2, routed)           0.445     4.716    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__2_n_0
    SLICE_X162Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.759 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__2/O
                         net (fo=1, routed)           0.318     5.076    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__2_n_0
    SLICE_X163Y195       LUT5 (Prop_lut5_I1_O)        0.043     5.119 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__2/O
                         net (fo=4, routed)           0.284     5.404    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount0__51
    SLICE_X163Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[0]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X163Y198       FDRE (Setup_fdre_C_CE)      -0.201    10.049    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.138ns (38.944%)  route 1.784ns (61.056%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[5]
                         net (fo=2, routed)           0.737     4.228    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/RXDATA[5]
    SLICE_X162Y197       LUT4 (Prop_lut4_I3_O)        0.043     4.271 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__2/O
                         net (fo=2, routed)           0.445     4.716    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__2_n_0
    SLICE_X162Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.759 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__2/O
                         net (fo=1, routed)           0.318     5.076    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__2_n_0
    SLICE_X163Y195       LUT5 (Prop_lut5_I1_O)        0.043     5.119 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__2/O
                         net (fo=4, routed)           0.284     5.404    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount0__51
    SLICE_X163Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[1]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X163Y198       FDRE (Setup_fdre_C_CE)      -0.201    10.049    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.138ns (38.944%)  route 1.784ns (61.056%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[5]
                         net (fo=2, routed)           0.737     4.228    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/RXDATA[5]
    SLICE_X162Y197       LUT4 (Prop_lut4_I3_O)        0.043     4.271 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__2/O
                         net (fo=2, routed)           0.445     4.716    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__2_n_0
    SLICE_X162Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.759 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__2/O
                         net (fo=1, routed)           0.318     5.076    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__2_n_0
    SLICE_X163Y195       LUT5 (Prop_lut5_I1_O)        0.043     5.119 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__2/O
                         net (fo=4, routed)           0.284     5.404    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount0__51
    SLICE_X163Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[2]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X163Y198       FDRE (Setup_fdre_C_CE)      -0.201    10.049    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.138ns (38.944%)  route 1.784ns (61.056%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[5]
                         net (fo=2, routed)           0.737     4.228    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/RXDATA[5]
    SLICE_X162Y197       LUT4 (Prop_lut4_I3_O)        0.043     4.271 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__2/O
                         net (fo=2, routed)           0.445     4.716    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__2_n_0
    SLICE_X162Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.759 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__2/O
                         net (fo=1, routed)           0.318     5.076    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__2_n_0
    SLICE_X163Y195       LUT5 (Prop_lut5_I1_O)        0.043     5.119 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__2/O
                         net (fo=4, routed)           0.284     5.404    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount0__51
    SLICE_X163Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[3]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X163Y198       FDRE (Setup_fdre_C_CE)      -0.201    10.049    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_kcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.095ns (44.752%)  route 1.352ns (55.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.671     4.161    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y197       LUT4 (Prop_lut4_I1_O)        0.043     4.204 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_0
    SLICE_X163Y197       LUT5 (Prop_lut5_I4_O)        0.043     4.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.449     4.928    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[0]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X162Y195       FDSE (Setup_fdse_C_S)       -0.304     9.946    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.095ns (44.752%)  route 1.352ns (55.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.671     4.161    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y197       LUT4 (Prop_lut4_I1_O)        0.043     4.204 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_0
    SLICE_X163Y197       LUT5 (Prop_lut5_I4_O)        0.043     4.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.449     4.928    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[15]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X162Y195       FDSE (Setup_fdse_C_S)       -0.304     9.946    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.095ns (44.752%)  route 1.352ns (55.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.671     4.161    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y197       LUT4 (Prop_lut4_I1_O)        0.043     4.204 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_0
    SLICE_X163Y197       LUT5 (Prop_lut5_I4_O)        0.043     4.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.449     4.928    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[1]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X162Y195       FDSE (Setup_fdse_C_S)       -0.304     9.946    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.095ns (44.752%)  route 1.352ns (55.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.671     4.161    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y197       LUT4 (Prop_lut4_I1_O)        0.043     4.204 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_0
    SLICE_X163Y197       LUT5 (Prop_lut5_I4_O)        0.043     4.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.449     4.928    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[2]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X162Y195       FDSE (Setup_fdse_C_S)       -0.304     9.946    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.095ns (44.752%)  route 1.352ns (55.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.671     4.161    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y197       LUT4 (Prop_lut4_I1_O)        0.043     4.204 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_0
    SLICE_X163Y197       LUT5 (Prop_lut5_I4_O)        0.043     4.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.449     4.928    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[3]/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X162Y195       FDSE (Setup_fdse_C_S)       -0.304     9.946    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.790%)  route 1.350ns (55.210%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXNOTINTABLE[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXNOTINTABLE[3]
                         net (fo=1, routed)           0.671     4.161    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[7]
    SLICE_X163Y197       LUT4 (Prop_lut4_I1_O)        0.043     4.204 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_0
    SLICE_X163Y197       LUT5 (Prop_lut5_I4_O)        0.043     4.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.447     4.926    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X163Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/C
                         clock pessimism              0.184    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X163Y195       FDSE (Setup_fdse_C_S)       -0.304     9.946    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  5.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_match_d_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_err_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.146ns (29.582%)  route 0.348ns (70.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.590     0.970    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/clk
    SLICE_X160Y198       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_match_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y198       FDRE (Prop_fdre_C_Q)         0.118     1.088 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_match_d_reg/Q
                         net (fo=3, routed)           0.348     1.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_match_d
    SLICE_X158Y200       LUT5 (Prop_lut5_I2_O)        0.028     1.464 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_err_i_1__2/O
                         net (fo=1, routed)           0.000     1.464    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_err_i_1__2_n_0
    SLICE_X158Y200       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.899     1.323    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/clk
    SLICE_X158Y200       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_err_reg/C
                         clock pessimism             -0.052     1.271    
    SLICE_X158Y200       FDRE (Hold_fdre_C_D)         0.087     1.358    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_err_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.091ns (59.098%)  route 0.063ns (40.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.588     0.968    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y192       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y192       FDSE (Prop_fdse_C_Q)         0.091     1.059 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[29]/Q
                         net (fo=3, routed)           0.063     1.122    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg_n_0_[29]
    SLICE_X162Y192       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.795     1.219    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y192       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[5]/C
                         clock pessimism             -0.240     0.979    
    SLICE_X162Y192       FDSE (Hold_fdse_C_D)         0.003     0.982    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[6]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.091ns (24.482%)  route 0.281ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y194       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y194       FDRE (Prop_fdre_C_Q)         0.091     1.060 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.281     1.341    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/tx_data_reg[31][6]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.967     1.391    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
                         clock pessimism             -0.237     1.154    
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.042     1.196    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.744%)  route 0.090ns (41.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.558     0.938    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X132Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y199       FDRE (Prop_fdre_C_Q)         0.100     1.038 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/Q
                         net (fo=7, routed)           0.090     1.128    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]
    SLICE_X133Y199       LUT6 (Prop_lut6_I2_O)        0.028     1.156 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.156    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/p_0_in__0__4[5]
    SLICE_X133Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.764     1.188    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X133Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.239     0.949    
    SLICE_X133Y199       FDRE (Hold_fdre_C_D)         0.061     1.010    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.209%)  route 0.092ns (41.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.558     0.938    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X132Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y199       FDRE (Prop_fdre_C_Q)         0.100     1.038 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/Q
                         net (fo=7, routed)           0.092     1.130    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]
    SLICE_X133Y199       LUT2 (Prop_lut2_I0_O)        0.028     1.158 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.158    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/p_0_in__0__4[1]
    SLICE_X133Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.764     1.188    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/clk
    SLICE_X133Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.239     0.949    
    SLICE_X133Y199       FDRE (Hold_fdre_C_D)         0.061     1.010    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.165%)  route 0.117ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y193       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[27]/Q
                         net (fo=4, routed)           0.117     1.186    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/p_7_in
    SLICE_X162Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[3]/C
                         clock pessimism             -0.237     0.983    
    SLICE_X162Y194       FDSE (Hold_fdse_C_D)         0.044     1.027    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.146ns (39.771%)  route 0.221ns (60.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.672     1.052    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/clk
    SLICE_X158Y200       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y200       FDRE (Prop_fdre_C_Q)         0.118     1.170 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_reg/Q
                         net (fo=40, routed)          0.221     1.391    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/rx_pn_oos_s
    SLICE_X158Y197       LUT5 (Prop_lut5_I2_O)        0.028     1.419 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/rx_pn_data[23]_i_1__2/O
                         net (fo=1, routed)           0.000     1.419    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/pn31_return[23]
    SLICE_X158Y197       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.797     1.221    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X158Y197       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[23]/C
                         clock pessimism             -0.052     1.169    
    SLICE_X158Y197       FDRE (Hold_fdre_C_D)         0.087     1.256    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.272%)  route 0.137ns (51.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y195       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDRE (Prop_fdre_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[9]/Q
                         net (fo=3, routed)           0.137     1.206    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/Q[9]
    SLICE_X158Y196       LUT5 (Prop_lut5_I0_O)        0.028     1.234 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/rx_pn_data[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/pn31_return[12]
    SLICE_X158Y196       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X158Y196       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[12]/C
                         clock pessimism             -0.237     0.983    
    SLICE_X158Y196       FDRE (Hold_fdre_C_D)         0.087     1.070    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[8]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.091ns (23.156%)  route 0.302ns (76.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.588     0.968    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X162Y190       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y190       FDRE (Prop_fdre_C_Q)         0.091     1.059 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[8]/Q
                         net (fo=1, routed)           0.302     1.361    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/tx_data_reg[31][8]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.967     1.391    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
                         clock pessimism             -0.237     1.154    
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.042     1.196    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_charisk_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.612%)  route 0.119ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y195       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/Q
                         net (fo=68, routed)          0.119     1.188    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg_n_0
    SLICE_X163Y196       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_charisk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y196       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_charisk_reg/C
                         clock pessimism             -0.237     0.983    
    SLICE_X163Y196       FDRE (Hold_fdre_C_D)         0.040     1.023    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_charisk_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_clk_3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y21       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y201       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y200       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X132Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X143Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y201       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y200       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X132Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X143Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X143Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X136Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y195       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[18]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[21]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[22]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y198       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_match_d_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y197       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_match_z_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X143Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_acc_data_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X143Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_acc_data_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X132Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X133Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X132Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X132Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X132Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X133Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.227ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.764ns  (logic 0.259ns (33.903%)  route 0.505ns (66.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y245                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
    SLICE_X8Y245         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/Q
                         net (fo=7, routed)           0.505     0.764    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/id_reg[2][2]
    SLICE_X15Y248        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y248        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.745ns  (logic 0.259ns (34.754%)  route 0.486ns (65.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y245                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
    SLICE_X8Y245         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=7, routed)           0.486     0.745    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/id_reg[2][1]
    SLICE_X13Y247        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y247        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.675ns  (logic 0.204ns (30.244%)  route 0.471ns (69.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y246                                     0.000     0.000 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X31Y246        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.471     0.675    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y246        FDCE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y246        FDCE (Setup_fdce_C_D)       -0.060     7.940    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.946%)  route 0.462ns (64.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y244                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
    SLICE_X6Y244         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/Q
                         net (fo=1, routed)           0.462     0.721    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[4]
    SLICE_X7Y241         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y241         FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.659ns  (logic 0.204ns (30.956%)  route 0.455ns (69.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y259                                     0.000     0.000 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X39Y259        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.455     0.659    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X38Y259        FDCE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y259        FDCE (Setup_fdce_C_D)       -0.061     7.939    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.652ns  (logic 0.236ns (36.210%)  route 0.416ns (63.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y244                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/C
    SLICE_X6Y244         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/Q
                         net (fo=1, routed)           0.416     0.652    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[5]
    SLICE_X6Y240         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y240         FDRE (Setup_fdre_C_D)       -0.059     7.941    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.594ns  (logic 0.236ns (39.761%)  route 0.358ns (60.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y242                                     0.000     0.000 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X20Y242        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.594    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X21Y242        FDCE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y242        FDCE (Setup_fdce_C_D)       -0.094     7.906    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (38.985%)  route 0.369ns (61.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
    SLICE_X10Y244        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/Q
                         net (fo=1, routed)           0.369     0.605    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[3]
    SLICE_X10Y241        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y241        FDRE (Setup_fdre_C_D)       -0.082     7.918    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.565ns  (logic 0.236ns (41.743%)  route 0.329ns (58.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242                                     0.000     0.000 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X22Y242        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.329     0.565    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X24Y243        FDCE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y243        FDCE (Setup_fdce_C_D)       -0.094     7.906    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.624ns  (logic 0.223ns (35.753%)  route 0.401ns (64.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y274                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/C
    SLICE_X35Y274        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/Q
                         net (fo=8, routed)           0.401     0.624    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/response_id_reg[2][0]
    SLICE_X35Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y276        FDRE (Setup_fdre_C_D)       -0.031     7.969    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  7.345    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.227ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.764ns  (logic 0.259ns (33.903%)  route 0.505ns (66.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y245                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
    SLICE_X8Y245         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/Q
                         net (fo=7, routed)           0.505     0.764    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/id_reg[2][2]
    SLICE_X15Y248        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y248        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.745ns  (logic 0.259ns (34.754%)  route 0.486ns (65.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y245                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
    SLICE_X8Y245         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=7, routed)           0.486     0.745    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/id_reg[2][1]
    SLICE_X13Y247        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y247        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.675ns  (logic 0.204ns (30.244%)  route 0.471ns (69.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y246                                     0.000     0.000 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X31Y246        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.471     0.675    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y246        FDCE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y246        FDCE (Setup_fdce_C_D)       -0.060     7.940    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.946%)  route 0.462ns (64.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y244                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
    SLICE_X6Y244         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/Q
                         net (fo=1, routed)           0.462     0.721    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[4]
    SLICE_X7Y241         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y241         FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.659ns  (logic 0.204ns (30.956%)  route 0.455ns (69.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y259                                     0.000     0.000 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X39Y259        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.455     0.659    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X38Y259        FDCE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y259        FDCE (Setup_fdce_C_D)       -0.061     7.939    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.652ns  (logic 0.236ns (36.210%)  route 0.416ns (63.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y244                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/C
    SLICE_X6Y244         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/Q
                         net (fo=1, routed)           0.416     0.652    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[5]
    SLICE_X6Y240         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y240         FDRE (Setup_fdre_C_D)       -0.059     7.941    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.594ns  (logic 0.236ns (39.761%)  route 0.358ns (60.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y242                                     0.000     0.000 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X20Y242        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.594    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X21Y242        FDCE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y242        FDCE (Setup_fdce_C_D)       -0.094     7.906    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (38.985%)  route 0.369ns (61.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
    SLICE_X10Y244        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/Q
                         net (fo=1, routed)           0.369     0.605    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[3]
    SLICE_X10Y241        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y241        FDRE (Setup_fdre_C_D)       -0.082     7.918    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.565ns  (logic 0.236ns (41.743%)  route 0.329ns (58.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242                                     0.000     0.000 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X22Y242        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.329     0.565    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X24Y243        FDCE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y243        FDCE (Setup_fdce_C_D)       -0.094     7.906    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.624ns  (logic 0.223ns (35.753%)  route 0.401ns (64.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y274                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/C
    SLICE_X35Y274        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/Q
                         net (fo=8, routed)           0.401     0.624    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/response_id_reg[2][0]
    SLICE_X35Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y276        FDRE (Setup_fdre_C_D)       -0.031     7.969    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  7.345    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.030ns  (logic 0.498ns (24.526%)  route 1.532ns (75.474%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.326     2.030    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]
    SLICE_X5Y245         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y245         FDSE (Setup_fdse_C_S)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.978ns  (logic 0.534ns (26.997%)  route 1.444ns (73.003%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.541     1.978    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X40Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y276        FDRE (Setup_fdre_C_R)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.978ns  (logic 0.534ns (26.997%)  route 1.444ns (73.003%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.541     1.978    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X40Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y276        FDRE (Setup_fdre_C_R)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.978ns  (logic 0.534ns (26.997%)  route 1.444ns (73.003%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.541     1.978    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X40Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y276        FDRE (Setup_fdre_C_R)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_non_eot_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.978ns  (logic 0.534ns (26.997%)  route 1.444ns (73.003%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.541     1.978    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X40Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_non_eot_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y276        FDRE (Setup_fdre_C_R)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_non_eot_reg
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.976ns  (logic 0.534ns (27.026%)  route 1.442ns (72.974%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.539     1.976    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X41Y276        FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y276        FDSE (Setup_fdse_C_S)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.171ns  (logic 0.548ns (25.247%)  route 1.623ns (74.753%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.307     2.011    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/src_req_ready
    SLICE_X9Y245         LUT3 (Prop_lut3_I1_O)        0.050     2.061 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/m_axis_raddr_i_1__0/O
                         net (fo=1, routed)           0.109     2.171    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync_n_2
    SLICE_X8Y245         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y245         FDRE (Setup_fdre_C_D)       -0.088     7.912    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.254     1.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]
    SLICE_X6Y245         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y245         FDRE (Setup_fdre_C_R)       -0.281     7.719    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.254     1.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]
    SLICE_X6Y245         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y245         FDRE (Setup_fdre_C_R)       -0.281     7.719    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.254     1.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]
    SLICE_X6Y245         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y245         FDRE (Setup_fdre_C_R)       -0.281     7.719    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  5.761    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.030ns  (logic 0.498ns (24.526%)  route 1.532ns (75.474%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.326     2.030    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]
    SLICE_X5Y245         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y245         FDSE (Setup_fdse_C_S)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.978ns  (logic 0.534ns (26.997%)  route 1.444ns (73.003%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.541     1.978    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X40Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y276        FDRE (Setup_fdre_C_R)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.978ns  (logic 0.534ns (26.997%)  route 1.444ns (73.003%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.541     1.978    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X40Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y276        FDRE (Setup_fdre_C_R)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.978ns  (logic 0.534ns (26.997%)  route 1.444ns (73.003%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.541     1.978    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X40Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y276        FDRE (Setup_fdre_C_R)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_non_eot_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.978ns  (logic 0.534ns (26.997%)  route 1.444ns (73.003%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.541     1.978    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X40Y276        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_non_eot_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y276        FDRE (Setup_fdre_C_R)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_non_eot_reg
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.976ns  (logic 0.534ns (27.026%)  route 1.442ns (72.974%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y276                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X36Y276        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.565     0.824    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X37Y275        LUT6 (Prop_lut6_I0_O)        0.043     0.867 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4/O
                         net (fo=2, routed)           0.000     0.867    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/id[1]_i_4_n_0
    SLICE_X37Y275        MUXF7 (Prop_muxf7_I1_O)      0.108     0.975 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2/O
                         net (fo=3, routed)           0.338     1.313    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_2_n_0
    SLICE_X37Y274        LUT6 (Prop_lut6_I1_O)        0.124     1.437 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=11, routed)          0.539     1.976    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]
    SLICE_X41Y276        FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y276        FDSE (Setup_fdse_C_S)       -0.304     7.696    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.171ns  (logic 0.548ns (25.247%)  route 1.623ns (74.753%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.307     2.011    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/src_req_ready
    SLICE_X9Y245         LUT3 (Prop_lut3_I1_O)        0.050     2.061 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/m_axis_raddr_i_1__0/O
                         net (fo=1, routed)           0.109     2.171    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync_n_2
    SLICE_X8Y245         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y245         FDRE (Setup_fdre_C_D)       -0.088     7.912    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.254     1.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]
    SLICE_X6Y245         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y245         FDRE (Setup_fdre_C_R)       -0.281     7.719    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.254     1.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]
    SLICE_X6Y245         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y245         FDRE (Setup_fdre_C_R)       -0.281     7.719    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y244                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/C
    SLICE_X11Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, routed)           0.714     0.937    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
    SLICE_X9Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.980 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0/O
                         net (fo=2, routed)           0.000     0.980    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_4__0_n_0
    SLICE_X9Y246         MUXF7 (Prop_muxf7_I1_O)      0.108     1.088 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3/O
                         net (fo=2, routed)           0.492     1.580    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length_reg[3]_i_3_n_0
    SLICE_X7Y245         LUT4 (Prop_lut4_I2_O)        0.124     1.704 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1/O
                         net (fo=12, routed)          0.254     1.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]
    SLICE_X6Y245         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y245         FDRE (Setup_fdre_C_R)       -0.281     7.719    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  5.761    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       10.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 24.208 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    24.208    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[12]/C
                         clock pessimism              0.815    25.023    
                         clock uncertainty           -0.035    24.988    
    SLICE_X139Y277       FDCE (Recov_fdce_C_CLR)     -0.212    24.776    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         24.776    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                 10.480    

Slack (MET) :             10.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[13]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 24.208 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    24.208    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[13]/C
                         clock pessimism              0.815    25.023    
                         clock uncertainty           -0.035    24.988    
    SLICE_X139Y277       FDCE (Recov_fdce_C_CLR)     -0.212    24.776    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[13]
  -------------------------------------------------------------------
                         required time                         24.776    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                 10.480    

Slack (MET) :             10.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[14]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 24.208 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    24.208    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[14]/C
                         clock pessimism              0.815    25.023    
                         clock uncertainty           -0.035    24.988    
    SLICE_X139Y277       FDCE (Recov_fdce_C_CLR)     -0.212    24.776    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[14]
  -------------------------------------------------------------------
                         required time                         24.776    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                 10.480    

Slack (MET) :             10.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[15]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 24.208 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    24.208    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[15]/C
                         clock pessimism              0.815    25.023    
                         clock uncertainty           -0.035    24.988    
    SLICE_X139Y277       FDCE (Recov_fdce_C_CLR)     -0.212    24.776    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[15]
  -------------------------------------------------------------------
                         required time                         24.776    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                 10.480    

Slack (MET) :             10.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.266ns (5.154%)  route 4.895ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 24.206 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.406    14.292    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y274       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.364    24.206    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y274       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[0]/C
                         clock pessimism              0.815    25.021    
                         clock uncertainty           -0.035    24.986    
    SLICE_X139Y274       FDCE (Recov_fdce_C_CLR)     -0.212    24.774    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                 10.481    

Slack (MET) :             10.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.266ns (5.154%)  route 4.895ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 24.206 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.406    14.292    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y274       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.364    24.206    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y274       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[1]/C
                         clock pessimism              0.815    25.021    
                         clock uncertainty           -0.035    24.986    
    SLICE_X139Y274       FDCE (Recov_fdce_C_CLR)     -0.212    24.774    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                 10.481    

Slack (MET) :             10.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.266ns (5.154%)  route 4.895ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 24.206 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.406    14.292    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y274       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.364    24.206    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y274       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[2]/C
                         clock pessimism              0.815    25.021    
                         clock uncertainty           -0.035    24.986    
    SLICE_X139Y274       FDCE (Recov_fdce_C_CLR)     -0.212    24.774    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                 10.481    

Slack (MET) :             10.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.266ns (5.154%)  route 4.895ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 24.206 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.406    14.292    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y274       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.364    24.206    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y274       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[3]/C
                         clock pessimism              0.815    25.021    
                         clock uncertainty           -0.035    24.986    
    SLICE_X139Y274       FDCE (Recov_fdce_C_CLR)     -0.212    24.774    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                 10.481    

Slack (MET) :             10.530ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay17_out1_reg[14]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.266ns (5.141%)  route 4.908ns (94.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.209ns = ( 24.209 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.419    14.305    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X138Y278       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay17_out1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.367    24.209    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X138Y278       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay17_out1_reg[14]/C
                         clock pessimism              0.815    25.024    
                         clock uncertainty           -0.035    24.989    
    SLICE_X138Y278       FDCE (Recov_fdce_C_CLR)     -0.154    24.835    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay17_out1_reg[14]
  -------------------------------------------------------------------
                         required time                         24.835    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                 10.530    

Slack (MET) :             10.538ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/Delay_out1_reg[15]_i_10/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 24.208 - 16.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/reset
    SLICE_X138Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/Delay_out1_reg[15]_i_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    20.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    24.208    i_system_wrapper/system_i/Detector_ip_0/IPCORE_CLK
    SLICE_X138Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/Delay_out1_reg[15]_i_10/C
                         clock pessimism              0.815    25.023    
                         clock uncertainty           -0.035    24.988    
    SLICE_X138Y277       FDCE (Recov_fdce_C_CLR)     -0.154    24.834    i_system_wrapper/system_i/Detector_ip_0/Delay_out1_reg[15]_i_10
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                 10.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.710     4.549    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X39Y256        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y256        FDPE (Prop_fdpe_C_Q)         0.091     4.640 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     4.732    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X39Y257        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.955     5.328    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X39Y257        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.766     4.562    
    SLICE_X39Y257        FDPE (Remov_fdpe_C_PRE)     -0.110     4.452    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.452    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.662     4.501    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X25Y246        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y246        FDPE (Prop_fdpe_C_Q)         0.091     4.592 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     4.693    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X25Y247        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.890     5.263    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X25Y247        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.747     4.516    
    SLICE_X25Y247        FDPE (Remov_fdpe_C_PRE)     -0.110     4.406    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.693    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.662     4.501    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X25Y246        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y246        FDPE (Prop_fdpe_C_Q)         0.091     4.592 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     4.693    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X25Y247        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.890     5.263    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X25Y247        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.747     4.516    
    SLICE_X25Y247        FDPE (Remov_fdpe_C_PRE)     -0.110     4.406    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.693    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.661     4.500    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y245        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y245        FDPE (Prop_fdpe_C_Q)         0.091     4.591 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     4.731    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y244        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.888     5.261    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y244        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.747     4.514    
    SLICE_X29Y244        FDPE (Remov_fdpe_C_PRE)     -0.110     4.404    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.404    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.088%)  route 0.193ns (67.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.631     4.470    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X33Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y248        FDPE (Prop_fdpe_C_Q)         0.091     4.561 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.193     4.753    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X34Y247        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.857     5.230    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X34Y247        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.727     4.503    
    SLICE_X34Y247        FDPE (Remov_fdpe_C_PRE)     -0.090     4.413    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.413    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.088%)  route 0.193ns (67.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.631     4.470    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X33Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y248        FDPE (Prop_fdpe_C_Q)         0.091     4.561 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.193     4.753    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X34Y247        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.857     5.230    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X34Y247        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.727     4.503    
    SLICE_X34Y247        FDPE (Remov_fdpe_C_PRE)     -0.090     4.413    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.413    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.697     4.536    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X46Y272        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y272        FDPE (Prop_fdpe_C_Q)         0.107     4.643 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.153     4.796    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y272        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.942     5.315    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X47Y272        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.768     4.547    
    SLICE_X47Y272        FDPE (Remov_fdpe_C_PRE)     -0.108     4.439    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.796    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.699     4.538    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X46Y279        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y279        FDPE (Prop_fdpe_C_Q)         0.107     4.645 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.153     4.798    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y279        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.944     5.317    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X47Y279        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.768     4.549    
    SLICE_X47Y279        FDPE (Remov_fdpe_C_PRE)     -0.108     4.441    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.441    
                         arrival time                           4.798    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.091ns (34.294%)  route 0.174ns (65.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.661     4.500    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y245        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y245        FDPE (Prop_fdpe_C_Q)         0.091     4.591 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.174     4.765    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y244        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.888     5.261    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X31Y244        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.747     4.514    
    SLICE_X31Y244        FDPE (Remov_fdpe_C_PRE)     -0.108     4.406    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.055%)  route 0.192ns (59.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.699     4.538    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X45Y270        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y270        FDCE (Prop_fdce_C_Q)         0.100     4.638 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.094     4.732    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/soft_reset
    SLICE_X46Y270        LUT2 (Prop_lut2_I1_O)        0.028     4.760 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        0.098     4.857    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/AR[0]
    SLICE_X44Y270        FDPE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.944     5.317    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X44Y270        FDPE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                         clock pessimism             -0.768     4.549    
    SLICE_X44Y270        FDPE (Remov_fdpe_C_PRE)     -0.072     4.477    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/write_reg_axi_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.477    
                         arrival time                           4.857    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        2.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 16.208 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    16.208    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[12]/C
                         clock pessimism              0.815    17.023    
                         clock uncertainty           -0.035    16.988    
    SLICE_X139Y277       FDCE (Recov_fdce_C_CLR)     -0.212    16.776    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         16.776    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[13]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 16.208 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    16.208    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[13]/C
                         clock pessimism              0.815    17.023    
                         clock uncertainty           -0.035    16.988    
    SLICE_X139Y277       FDCE (Recov_fdce_C_CLR)     -0.212    16.776    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[13]
  -------------------------------------------------------------------
                         required time                         16.776    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[14]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 16.208 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    16.208    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[14]/C
                         clock pessimism              0.815    17.023    
                         clock uncertainty           -0.035    16.988    
    SLICE_X139Y277       FDCE (Recov_fdce_C_CLR)     -0.212    16.776    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[14]
  -------------------------------------------------------------------
                         required time                         16.776    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[15]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 16.208 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    16.208    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[15]/C
                         clock pessimism              0.815    17.023    
                         clock uncertainty           -0.035    16.988    
    SLICE_X139Y277       FDCE (Recov_fdce_C_CLR)     -0.212    16.776    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[15]
  -------------------------------------------------------------------
                         required time                         16.776    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.266ns (5.154%)  route 4.895ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.406    14.292    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y274       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.364    16.206    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y274       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[0]/C
                         clock pessimism              0.815    17.021    
                         clock uncertainty           -0.035    16.986    
    SLICE_X139Y274       FDCE (Recov_fdce_C_CLR)     -0.212    16.774    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.266ns (5.154%)  route 4.895ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.406    14.292    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y274       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.364    16.206    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y274       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[1]/C
                         clock pessimism              0.815    17.021    
                         clock uncertainty           -0.035    16.986    
    SLICE_X139Y274       FDCE (Recov_fdce_C_CLR)     -0.212    16.774    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.266ns (5.154%)  route 4.895ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.406    14.292    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y274       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.364    16.206    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y274       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[2]/C
                         clock pessimism              0.815    17.021    
                         clock uncertainty           -0.035    16.986    
    SLICE_X139Y274       FDCE (Recov_fdce_C_CLR)     -0.212    16.774    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.266ns (5.154%)  route 4.895ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.406    14.292    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X139Y274       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.364    16.206    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X139Y274       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[3]/C
                         clock pessimism              0.815    17.021    
                         clock uncertainty           -0.035    16.986    
    SLICE_X139Y274       FDCE (Recov_fdce_C_CLR)     -0.212    16.774    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay17_out1_reg[14]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.266ns (5.141%)  route 4.908ns (94.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.209ns = ( 16.209 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.419    14.305    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/AR[0]
    SLICE_X138Y278       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay17_out1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.367    16.209    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/IPCORE_CLK
    SLICE_X138Y278       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay17_out1_reg[14]/C
                         clock pessimism              0.815    17.024    
                         clock uncertainty           -0.035    16.989    
    SLICE_X138Y278       FDCE (Recov_fdce_C_CLR)     -0.154    16.835    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay17_out1_reg[14]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/Delay_out1_reg[15]_i_10/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.266ns (5.150%)  route 4.899ns (94.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 16.208 - 8.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.938     5.312    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.547     9.131    i_system_wrapper/system_i/clkdiv_reset/U0/slowest_sync_clk
    SLICE_X53Y273        FDRE                                         r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y273        FDRE (Prop_fdre_C_Q)         0.223     9.354 r  i_system_wrapper/system_i/clkdiv_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.489     9.843    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X46Y270        LUT2 (Prop_lut2_I0_O)        0.043     9.886 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        4.410    14.296    i_system_wrapper/system_i/Detector_ip_0/reset
    SLICE_X138Y277       FDCE                                         f  i_system_wrapper/system_i/Detector_ip_0/Delay_out1_reg[15]_i_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.692    12.771    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        1.366    16.208    i_system_wrapper/system_i/Detector_ip_0/IPCORE_CLK
    SLICE_X138Y277       FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/Delay_out1_reg[15]_i_10/C
                         clock pessimism              0.815    17.023    
                         clock uncertainty           -0.035    16.988    
    SLICE_X138Y277       FDCE (Recov_fdce_C_CLR)     -0.154    16.834    i_system_wrapper/system_i/Detector_ip_0/Delay_out1_reg[15]_i_10
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  2.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.710     4.549    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X39Y256        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y256        FDPE (Prop_fdpe_C_Q)         0.091     4.640 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     4.732    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X39Y257        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.955     5.328    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X39Y257        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.766     4.562    
    SLICE_X39Y257        FDPE (Remov_fdpe_C_PRE)     -0.110     4.452    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.452    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.662     4.501    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X25Y246        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y246        FDPE (Prop_fdpe_C_Q)         0.091     4.592 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     4.693    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X25Y247        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.890     5.263    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X25Y247        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.747     4.516    
    SLICE_X25Y247        FDPE (Remov_fdpe_C_PRE)     -0.110     4.406    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.693    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.662     4.501    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X25Y246        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y246        FDPE (Prop_fdpe_C_Q)         0.091     4.592 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     4.693    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X25Y247        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.890     5.263    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X25Y247        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.747     4.516    
    SLICE_X25Y247        FDPE (Remov_fdpe_C_PRE)     -0.110     4.406    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.693    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.661     4.500    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y245        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y245        FDPE (Prop_fdpe_C_Q)         0.091     4.591 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     4.731    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y244        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.888     5.261    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y244        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.747     4.514    
    SLICE_X29Y244        FDPE (Remov_fdpe_C_PRE)     -0.110     4.404    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.404    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.088%)  route 0.193ns (67.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.631     4.470    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X33Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y248        FDPE (Prop_fdpe_C_Q)         0.091     4.561 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.193     4.753    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X34Y247        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.857     5.230    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X34Y247        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.727     4.503    
    SLICE_X34Y247        FDPE (Remov_fdpe_C_PRE)     -0.090     4.413    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.413    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.088%)  route 0.193ns (67.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.631     4.470    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X33Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y248        FDPE (Prop_fdpe_C_Q)         0.091     4.561 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.193     4.753    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X34Y247        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.857     5.230    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X34Y247        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.727     4.503    
    SLICE_X34Y247        FDPE (Remov_fdpe_C_PRE)     -0.090     4.413    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.413    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.697     4.536    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X46Y272        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y272        FDPE (Prop_fdpe_C_Q)         0.107     4.643 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.153     4.796    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y272        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.942     5.315    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X47Y272        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.768     4.547    
    SLICE_X47Y272        FDPE (Remov_fdpe_C_PRE)     -0.108     4.439    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.796    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.699     4.538    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X46Y279        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y279        FDPE (Prop_fdpe_C_Q)         0.107     4.645 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.153     4.798    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y279        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.944     5.317    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X47Y279        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.768     4.549    
    SLICE_X47Y279        FDPE (Remov_fdpe_C_PRE)     -0.108     4.441    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.441    
                         arrival time                           4.798    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.091ns (34.294%)  route 0.174ns (65.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.661     4.500    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y245        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y245        FDPE (Prop_fdpe_C_Q)         0.091     4.591 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.174     4.765    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y244        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.888     5.261    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X31Y244        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.747     4.514    
    SLICE_X31Y244        FDPE (Remov_fdpe_C_PRE)     -0.108     4.406    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.055%)  route 0.192ns (59.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.903     2.648    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.699     4.538    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X45Y270        FDCE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y270        FDCE (Prop_fdce_C_Q)         0.100     4.638 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.094     4.732    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/soft_reset
    SLICE_X46Y270        LUT2 (Prop_lut2_I1_O)        0.028     4.760 f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/Logical_Operator_out1_hold_i_3/O
                         net (fo=5179, routed)        0.098     4.857    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/AR[0]
    SLICE_X44Y270        FDPE                                         f  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.177     3.089    i_system_wrapper/system_i/clkdiv/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/clkdiv/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/clkdiv/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/clkdiv/inst/i_div_clk_gbuf/O
                         net (fo=7355, routed)        0.944     5.317    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X44Y270        FDPE                                         r  i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                         clock pessimism             -0.768     4.549    
    SLICE_X44Y270        FDPE (Remov_fdpe_C_PRE)     -0.072     4.477    i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_axi_lite_inst/u_Detector_ip_addr_decoder_inst/write_reg_axi_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.477    
                         arrival time                           4.857    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.266ns (3.605%)  route 7.112ns (96.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 12.935 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          0.387     3.769    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X43Y297        LUT1 (Prop_lut1_I0_O)        0.043     3.812 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_i_2/O
                         net (fo=124, routed)         6.725    10.537    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X169Y337       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.611    12.935    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X169Y337       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/C
                         clock pessimism              0.211    13.146    
                         clock uncertainty           -0.154    12.992    
    SLICE_X169Y337       FDCE (Recov_fdce_C_CLR)     -0.212    12.780    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.266ns (3.699%)  route 6.925ns (96.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 12.935 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          0.387     3.769    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X43Y297        LUT1 (Prop_lut1_I0_O)        0.043     3.812 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_i_2/O
                         net (fo=124, routed)         6.538    10.350    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X170Y337       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.611    12.935    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y337       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/C
                         clock pessimism              0.211    13.146    
                         clock uncertainty           -0.154    12.992    
    SLICE_X170Y337       FDCE (Recov_fdce_C_CLR)     -0.154    12.838    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.266ns (3.699%)  route 6.925ns (96.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 12.935 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          0.387     3.769    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X43Y297        LUT1 (Prop_lut1_I0_O)        0.043     3.812 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_i_2/O
                         net (fo=124, routed)         6.538    10.350    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X170Y337       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.611    12.935    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y337       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/C
                         clock pessimism              0.211    13.146    
                         clock uncertainty           -0.154    12.992    
    SLICE_X170Y337       FDCE (Recov_fdce_C_CLR)     -0.154    12.838    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.266ns (3.699%)  route 6.925ns (96.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 12.935 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          0.387     3.769    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X43Y297        LUT1 (Prop_lut1_I0_O)        0.043     3.812 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_i_2/O
                         net (fo=124, routed)         6.538    10.350    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X170Y337       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.611    12.935    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y337       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[3]/C
                         clock pessimism              0.211    13.146    
                         clock uncertainty           -0.154    12.992    
    SLICE_X170Y337       FDCE (Recov_fdce_C_CLR)     -0.154    12.838    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.266ns (3.699%)  route 6.925ns (96.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 12.935 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          0.387     3.769    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X43Y297        LUT1 (Prop_lut1_I0_O)        0.043     3.812 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_i_2/O
                         net (fo=124, routed)         6.538    10.350    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X170Y337       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.611    12.935    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X170Y337       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/C
                         clock pessimism              0.211    13.146    
                         clock uncertainty           -0.154    12.992    
    SLICE_X170Y337       FDCE (Recov_fdce_C_CLR)     -0.154    12.838    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 0.266ns (4.080%)  route 6.253ns (95.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 12.558 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          3.742     7.124    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aresetn
    SLICE_X71Y233        LUT1 (Prop_lut1_I0_O)        0.043     7.167 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_gpio_out_int[10]_i_1/O
                         net (fo=124, routed)         2.512     9.678    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_6
    SLICE_X117Y235       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.234    12.558    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X117Y235       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[8]/C
                         clock pessimism              0.151    12.709    
                         clock uncertainty           -0.154    12.555    
    SLICE_X117Y235       FDCE (Recov_fdce_C_CLR)     -0.212    12.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 0.266ns (4.080%)  route 6.253ns (95.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 12.558 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          3.742     7.124    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aresetn
    SLICE_X71Y233        LUT1 (Prop_lut1_I0_O)        0.043     7.167 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_gpio_out_int[10]_i_1/O
                         net (fo=124, routed)         2.512     9.678    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_6
    SLICE_X117Y235       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.234    12.558    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X117Y235       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[9]/C
                         clock pessimism              0.151    12.709    
                         clock uncertainty           -0.154    12.555    
    SLICE_X117Y235       FDCE (Recov_fdce_C_CLR)     -0.212    12.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.266ns (4.097%)  route 6.226ns (95.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 12.558 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          3.742     7.124    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aresetn
    SLICE_X71Y233        LUT1 (Prop_lut1_I0_O)        0.043     7.167 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_gpio_out_int[10]_i_1/O
                         net (fo=124, routed)         2.485     9.651    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_6
    SLICE_X115Y235       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.234    12.558    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X115Y235       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[10]/C
                         clock pessimism              0.151    12.709    
                         clock uncertainty           -0.154    12.555    
    SLICE_X115Y235       FDCE (Recov_fdce_C_CLR)     -0.212    12.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.266ns (4.097%)  route 6.226ns (95.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 12.558 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          3.742     7.124    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aresetn
    SLICE_X71Y233        LUT1 (Prop_lut1_I0_O)        0.043     7.167 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_gpio_out_int[10]_i_1/O
                         net (fo=124, routed)         2.485     9.651    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_6
    SLICE_X115Y235       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.234    12.558    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X115Y235       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[7]/C
                         clock pessimism              0.151    12.709    
                         clock uncertainty           -0.154    12.555    
    SLICE_X115Y235       FDCE (Recov_fdce_C_CLR)     -0.212    12.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.266ns (4.097%)  route 6.226ns (95.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 12.558 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.727     3.159    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y302        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDRE (Prop_fdre_C_Q)         0.223     3.382 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=94, routed)          3.742     7.124    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aresetn
    SLICE_X71Y233        LUT1 (Prop_lut1_I0_O)        0.043     7.167 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_gpio_out_int[10]_i_1/O
                         net (fo=124, routed)         2.485     9.651    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_6
    SLICE_X115Y235       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        1.234    12.558    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X115Y235       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[8]/C
                         clock pessimism              0.151    12.709    
                         clock uncertainty           -0.154    12.555    
    SLICE_X115Y235       FDCE (Recov_fdce_C_CLR)     -0.212    12.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  2.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.939%)  route 0.149ns (62.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.705     1.456    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y265        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y265        FDPE (Prop_fdpe_C_Q)         0.091     1.547 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     1.696    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X39Y265        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.950     1.749    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X39Y265        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.261     1.488    
    SLICE_X39Y265        FDPE (Remov_fdpe_C_PRE)     -0.110     1.378    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.939%)  route 0.149ns (62.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.705     1.456    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y265        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y265        FDPE (Prop_fdpe_C_Q)         0.091     1.547 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     1.696    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X39Y265        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.950     1.749    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X39Y265        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.261     1.488    
    SLICE_X39Y265        FDPE (Remov_fdpe_C_PRE)     -0.110     1.378    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.705     1.456    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y264        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y264        FDPE (Prop_fdpe_C_Q)         0.091     1.547 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.134     1.681    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y264        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.950     1.749    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X43Y264        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.280     1.469    
    SLICE_X43Y264        FDPE (Remov_fdpe_C_PRE)     -0.110     1.359    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.946%)  route 0.136ns (56.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.703     1.454    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X42Y282        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y282        FDPE (Prop_fdpe_C_Q)         0.107     1.561 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.136     1.697    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y282        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.947     1.746    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y282        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.280     1.466    
    SLICE_X40Y282        FDPE (Remov_fdpe_C_PRE)     -0.108     1.358    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.990%)  route 0.185ns (67.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.663     1.414    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X25Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDPE (Prop_fdpe_C_Q)         0.091     1.505 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.185     1.690    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y248        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.890     1.689    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.261     1.428    
    SLICE_X26Y248        FDPE (Remov_fdpe_C_PRE)     -0.088     1.340    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.708     1.459    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X37Y261        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.091     1.550 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.742    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X36Y261        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.954     1.753    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X36Y261        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     1.470    
    SLICE_X36Y261        FDPE (Remov_fdpe_C_PRE)     -0.090     1.380    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.708     1.459    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X37Y261        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y261        FDPE (Prop_fdpe_C_Q)         0.091     1.550 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.742    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X36Y261        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.954     1.753    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X36Y261        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     1.470    
    SLICE_X36Y261        FDPE (Remov_fdpe_C_PRE)     -0.090     1.380    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.091ns (30.327%)  route 0.209ns (69.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.710     1.461    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X37Y255        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y255        FDPE (Prop_fdpe_C_Q)         0.091     1.552 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.209     1.761    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y255        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.956     1.755    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y255        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.283     1.472    
    SLICE_X36Y255        FDPE (Remov_fdpe_C_PRE)     -0.090     1.382    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.565%)  route 0.197ns (57.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.663     1.414    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDPE (Prop_fdpe_C_Q)         0.118     1.532 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     1.629    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X27Y248        LUT2 (Prop_lut2_I0_O)        0.028     1.657 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.100     1.757    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0
    SLICE_X28Y248        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.889     1.688    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X28Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.241     1.447    
    SLICE_X28Y248        FDPE (Remov_fdpe_C_PRE)     -0.072     1.375    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.565%)  route 0.197ns (57.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.663     1.414    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDPE (Prop_fdpe_C_Q)         0.118     1.532 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     1.629    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X27Y248        LUT2 (Prop_lut2_I0_O)        0.028     1.657 f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.100     1.757    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0
    SLICE_X28Y248        FDPE                                         f  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8452, routed)        0.889     1.688    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X28Y248        FDPE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.241     1.447    
    SLICE_X28Y248        FDPE (Remov_fdpe_C_PRE)     -0.072     1.375    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[163]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.259ns (9.689%)  route 2.414ns (90.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 8.432 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.414     7.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X67Y258        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.353     8.432    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X67Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[163]/C
                         clock pessimism              0.338     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X67Y258        FDCE (Recov_fdce_C_CLR)     -0.212     8.523    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[163]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[16]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.259ns (9.689%)  route 2.414ns (90.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 8.432 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.414     7.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X67Y258        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.353     8.432    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X67Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[16]/C
                         clock pessimism              0.338     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X67Y258        FDCE (Recov_fdce_C_CLR)     -0.212     8.523    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[16]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[211]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.259ns (9.689%)  route 2.414ns (90.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 8.432 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.414     7.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X67Y258        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[211]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.353     8.432    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X67Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[211]/C
                         clock pessimism              0.338     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X67Y258        FDCE (Recov_fdce_C_CLR)     -0.212     8.523    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[211]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[499]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.259ns (9.689%)  route 2.414ns (90.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 8.432 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.414     7.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X67Y258        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[499]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.353     8.432    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X67Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[499]/C
                         clock pessimism              0.338     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X67Y258        FDCE (Recov_fdce_C_CLR)     -0.212     8.523    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[499]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[545]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.259ns (9.689%)  route 2.414ns (90.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 8.432 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.414     7.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X67Y258        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[545]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.353     8.432    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X67Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[545]/C
                         clock pessimism              0.338     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X67Y258        FDCE (Recov_fdce_C_CLR)     -0.212     8.523    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[545]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[571]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.259ns (9.689%)  route 2.414ns (90.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 8.432 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.414     7.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X67Y258        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[571]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.353     8.432    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X67Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[571]/C
                         clock pessimism              0.338     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X67Y258        FDCE (Recov_fdce_C_CLR)     -0.212     8.523    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[571]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[69]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.259ns (9.689%)  route 2.414ns (90.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 8.432 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.414     7.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X67Y258        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.353     8.432    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X67Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[69]/C
                         clock pessimism              0.338     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X67Y258        FDCE (Recov_fdce_C_CLR)     -0.212     8.523    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[69]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[88]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.259ns (9.689%)  route 2.414ns (90.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 8.432 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.414     7.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X67Y258        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.353     8.432    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X67Y258        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[88]/C
                         clock pessimism              0.338     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X67Y258        FDCE (Recov_fdce_C_CLR)     -0.212     8.523    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[88]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.259ns (9.726%)  route 2.404ns (90.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 8.307 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.404     7.426    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/rst
    SLICE_X58Y245        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.228     8.307    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/clk
    SLICE_X58Y245        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.418     8.725    
                         clock uncertainty           -0.035     8.690    
    SLICE_X58Y245        FDCE (Recov_fdce_C_CLR)     -0.154     8.536    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.259ns (9.726%)  route 2.404ns (90.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 8.307 - 4.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.389     4.763    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.259     5.022 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        2.404     7.426    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/rst
    SLICE_X58Y245        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        1.228     8.307    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/clk
    SLICE_X58Y245        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.418     8.725    
                         clock uncertainty           -0.035     8.690    
    SLICE_X58Y245        FDCE (Recov_fdce_C_CLR)     -0.154     8.536    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[297]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.954%)  route 0.396ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.613     2.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.118     2.476 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        0.396     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X72Y250        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[297]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.942     2.854    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X72Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[297]/C
                         clock pessimism             -0.195     2.659    
    SLICE_X72Y250        FDCE (Remov_fdce_C_CLR)     -0.069     2.590    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[297]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[298]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.954%)  route 0.396ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.613     2.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.118     2.476 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        0.396     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X72Y250        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[298]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.942     2.854    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X72Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[298]/C
                         clock pessimism             -0.195     2.659    
    SLICE_X72Y250        FDCE (Remov_fdce_C_CLR)     -0.069     2.590    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[298]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[299]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.954%)  route 0.396ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.613     2.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.118     2.476 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        0.396     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X72Y250        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[299]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.942     2.854    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X72Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[299]/C
                         clock pessimism             -0.195     2.659    
    SLICE_X72Y250        FDCE (Remov_fdce_C_CLR)     -0.069     2.590    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[299]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[300]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.954%)  route 0.396ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.613     2.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.118     2.476 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        0.396     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X72Y250        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[300]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.942     2.854    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X72Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[300]/C
                         clock pessimism             -0.195     2.659    
    SLICE_X72Y250        FDCE (Remov_fdce_C_CLR)     -0.069     2.590    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[300]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[302]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.954%)  route 0.396ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.613     2.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.118     2.476 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        0.396     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X72Y250        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[302]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.942     2.854    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X72Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[302]/C
                         clock pessimism             -0.195     2.659    
    SLICE_X72Y250        FDCE (Remov_fdce_C_CLR)     -0.069     2.590    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[302]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[337]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.954%)  route 0.396ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.613     2.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.118     2.476 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        0.396     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X72Y250        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[337]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.942     2.854    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X72Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[337]/C
                         clock pessimism             -0.195     2.659    
    SLICE_X72Y250        FDCE (Remov_fdce_C_CLR)     -0.069     2.590    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[337]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[344]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.954%)  route 0.396ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.613     2.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.118     2.476 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        0.396     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X72Y250        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[344]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.942     2.854    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X72Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[344]/C
                         clock pessimism             -0.195     2.659    
    SLICE_X72Y250        FDCE (Remov_fdce_C_CLR)     -0.069     2.590    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[344]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[346]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.954%)  route 0.396ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.613     2.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X78Y245        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y245        FDRE (Prop_fdre_C_Q)         0.118     2.476 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=1210, routed)        0.396     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/rst
    SLICE_X72Y250        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[346]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.942     2.854    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clk
    SLICE_X72Y250        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[346]/C
                         clock pessimism             -0.195     2.659    
    SLICE_X72Y250        FDCE (Remov_fdce_C_CLR)     -0.069     2.590    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_reg[346]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[7]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.587%)  route 0.151ns (62.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.608     2.353    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X84Y243        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y243        FDRE (Prop_fdre_C_Q)         0.091     2.444 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=105, routed)         0.151     2.595    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/rst_reg_rep__0
    SLICE_X82Y244        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.837     2.749    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X82Y244        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[7]/C
                         clock pessimism             -0.360     2.389    
    SLICE_X82Y244        FDCE (Remov_fdce_C_CLR)     -0.088     2.301    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[8]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.587%)  route 0.151ns (62.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.608     2.353    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X84Y243        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y243        FDRE (Prop_fdre_C_Q)         0.091     2.444 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=105, routed)         0.151     2.595    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/rst_reg_rep__0
    SLICE_X82Y244        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFGDS (Prop_ibufgds_I_O)
                                                      0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=9091, routed)        0.837     2.749    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X82Y244        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[8]/C
                         clock pessimism             -0.360     2.389    
    SLICE_X82Y244        FDCE (Remov_fdce_C_CLR)     -0.088     2.301    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.294    





