// Seed: 2260561736
module module_0 (
    output wand id_0,
    output wire id_1
    , id_9,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output uwire id_6,
    output wire id_7
);
  logic id_10, id_11;
  assign module_2.id_7 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    inout tri id_7,
    output tri1 id_8
);
  logic id_10 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_7,
      id_1,
      id_4,
      id_0,
      id_2,
      id_5
  );
endmodule
