# Synopsys Constraint Checker(syntax only), version maplat, Build 1368R, built Jan  8 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Nov 30 15:28:08 2018


##### DESIGN INFO #######################################################

Top View:                "scramble_ulx3s"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                            Requested     Requested     Clock        Clock                
Clock                                            Frequency     Period        Type         Group                
---------------------------------------------------------------------------------------------------------------
System                                           1.0 MHz       1000.000      system       system_clkgroup      
clk_25M_125Mpn_25M_7M5|CLKOP_inferred_clock      994.4 MHz     1.006         inferred     Autoconstr_clkgroup_1
clk_25M_125Mpn_25M_7M5|CLKOS2_inferred_clock     107.3 MHz     9.317         inferred     Autoconstr_clkgroup_0
===============================================================================================================
