[2025-09-16 17:36:00] START suite=gap trace=605.mcf_s-665B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-665B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2902814 heartbeat IPC: 3.445 cumulative IPC: 3.445 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5724129 cumulative IPC: 3.494 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5724129 cumulative IPC: 3.494 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5724130 heartbeat IPC: 3.544 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 33471544 heartbeat IPC: 0.3604 cumulative IPC: 0.3604 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 62118448 heartbeat IPC: 0.3491 cumulative IPC: 0.3546 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 89830059 heartbeat IPC: 0.3609 cumulative IPC: 0.3567 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 118435216 heartbeat IPC: 0.3496 cumulative IPC: 0.3549 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 146421801 heartbeat IPC: 0.3573 cumulative IPC: 0.3554 (Simulation time: 00 hr 13 min 16 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 174865202 heartbeat IPC: 0.3516 cumulative IPC: 0.3547 (Simulation time: 00 hr 15 min 46 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 203136865 heartbeat IPC: 0.3537 cumulative IPC: 0.3546 (Simulation time: 00 hr 18 min 11 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 226635623 heartbeat IPC: 0.4256 cumulative IPC: 0.3621 (Simulation time: 00 hr 20 min 23 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 250152305 heartbeat IPC: 0.4252 cumulative IPC: 0.3682 (Simulation time: 00 hr 22 min 35 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 267779302 cumulative IPC: 0.3734 (Simulation time: 00 hr 24 min 45 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 267779302 cumulative IPC: 0.3734 (Simulation time: 00 hr 24 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-665B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3734 instructions: 100000002 cycles: 267779302
CPU 0 Branch Prediction Accuracy: 86.77% MPKI: 32.9 Average ROB Occupancy at Mispredict: 14.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2473
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 32.65
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00287
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 199800
LQ_STALL: 257233
SQ_STALL: 121018


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 100.761536
REPLAY_LOAD: 54.210842
NON_REPLAY_LOAD: 23.936153

== Total ==
ADDR_TRANS: 13099
REPLAY_LOAD: 8999
NON_REPLAY_LOAD: 177702

== Counts ==
ADDR_TRANS: 130
REPLAY_LOAD: 166
NON_REPLAY_LOAD: 7424

cpu0->cpu0_STLB TOTAL        ACCESS:    1677905 HIT:    1652729 MISS:      25176 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1677905 HIT:    1652729 MISS:      25176 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 340 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4302678 HIT:    1788608 MISS:    2514070 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3361126 HIT:    1057736 MISS:    2303390 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     380071 HIT:     206645 MISS:     173426 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     524033 HIT:     523660 MISS:        373 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37448 HIT:        567 MISS:      36881 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 68.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1106450 HIT:    1106450 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1106450 HIT:    1106450 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   39910697 HIT:   34626645 MISS:    5284052 MSHR_MERGE:    1505402
cpu0->cpu0_L1D LOAD         ACCESS:   28254978 HIT:   24073891 MISS:    4181087 MSHR_MERGE:     819959
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   11605185 HIT:   10539686 MISS:    1065499 MSHR_MERGE:     685425
cpu0->cpu0_L1D TRANSLATION  ACCESS:      50534 HIT:      13068 MISS:      37466 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     917900 HIT:     917900 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     917900 HIT:     917900 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   38192829 HIT:   35945062 MISS:    2247767 MSHR_MERGE:     569863
cpu0->cpu0_DTLB LOAD         ACCESS:   38192829 HIT:   35945062 MISS:    2247767 MSHR_MERGE:     569863
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.06 cycles
cpu0->LLC TOTAL        ACCESS:    2782630 HIT:    1576642 MISS:    1205988 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    2303389 HIT:    1129037 MISS:    1174352 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     173426 HIT:     171151 MISS:       2275 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     268934 HIT:     264260 MISS:       4674 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      36881 HIT:      12194 MISS:      24687 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87.49 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     128072
  ROW_BUFFER_MISS:    1073241
  AVG DBUS CONGESTED CYCLE: 4.326
Channel 0 WQ ROW_BUFFER_HIT:       4774
  ROW_BUFFER_MISS:      13980
  FULL:          0
Channel 0 REFRESHES ISSUED:      22314

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       148956       262981       831191       324736
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           97           81         2135        22373
  STLB miss resolved @ L2C                0            7           35          478          272
  STLB miss resolved @ LLC                0         1080          370         8868         3159
  STLB miss resolved @ MEM                0           72          433         8499        19871

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2            0            0            0
  STLB miss resolved @ L2C                0            1            0            0            0
  STLB miss resolved @ LLC                0            1            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:00:45] END   suite=gap trace=605.mcf_s-665B (rc=0)
