\indexentry{I/O interface core|hyperpage}{19}
\indexentry{standard cores|hyperpage}{19}
\indexentry{accelerator cores|hyperpage}{20}
\indexentry{core-based design methodology|hyperpage}{20}
\indexentry{platform-based design methodology|hyperpage}{20}
\indexentry{roles|hyperpage}{20}
\indexentry{shell|hyperpage}{20}
\indexentry{function pipeline|hyperpage}{23}
\indexentry{resource limits|hyperpage}{26}
\indexentry{recurrence|hyperpage}{26}
\indexentry{Restructured code|hyperpage}{28}
\indexentry{impulse response|hyperpage}{32}
\indexentry{convolution|hyperpage}{32}
\indexentry{coefficients|hyperpage}{32}
\indexentry{taps|hyperpage}{32}
\indexentry{Moving average filters|hyperpage}{32}
\indexentry{box car filter|hyperpage}{32}
\indexentry{causal|hyperpage}{32}
\indexentry{operation chaining|hyperpage}{36}
\indexentry{Operation chaining|hyperpage}{36}
\indexentry{Loop fission|hyperpage}{39}
\indexentry{Tapped delay line (TDL)|hyperpage}{39}
\indexentry{Loop unrolling|hyperpage}{40}
\indexentry{factor|hyperpage}{40}
\indexentry{loop pipelining|hyperpage}{43}
\indexentry{iteration latency|hyperpage}{43}
\indexentry{\lstinline {for} loop latency|hyperpage}{43}
\indexentry{loop initiation interval (II)|hyperpage}{45}
\indexentry{arbitrary precision data types|hyperpage}{48}
\indexentry{binary representation|hyperpage}{66}
\indexentry{bits|hyperpage}{66}
\indexentry{most significant bit|hyperpage}{68}
\indexentry{least significant bit|hyperpage}{68}
\indexentry{fixed-point|hyperpage}{68}
\indexentry{zero-extension|hyperpage}{68}
\indexentry{signed-magnitude|hyperpage}{69}
\indexentry{biased|hyperpage}{69}
\indexentry{two's complement|hyperpage}{69}
\indexentry{sign-extension|hyperpage}{70}
\indexentry{Overflow|hyperpage}{70}
\indexentry{underflow|hyperpage}{70}
\indexentry{wrapping|hyperpage}{70}
\indexentry{rounding|hyperpage}{71}
\indexentry{rounding down|hyperpage}{71}
\indexentry{rounding to negative infinity|hyperpage}{71}
\indexentry{rounding up|hyperpage}{71}
\indexentry{rounding to positive infinity|hyperpage}{71}
\indexentry{rounding to zero|hyperpage}{71}
\indexentry{rounding away from zero|hyperpage}{71}
\indexentry{rounding to infinity|hyperpage}{71}
\indexentry{rounding to nearest even|hyperpage}{71}
\indexentry{convergent rounding|hyperpage}{71}
\indexentry{banker's rounding|hyperpage}{71}
\indexentry{Fourier series|hyperpage}{77}
\indexentry{direct current (DC)|hyperpage}{78}
\indexentry{fundamental frequency|hyperpage}{79}
\indexentry{twiddle factors|hyperpage}{100}
\indexentry{input vectors|hyperpage}{123}
\indexentry{output vectors|hyperpage}{123}
\indexentry{matrix product|hyperpage}{129}
\indexentry{blocking|hyperpage}{132}
\indexentry{tiling|hyperpage}{132}
\indexentry{block matrix|hyperpage}{133}
\indexentry{block-diagonal|hyperpage}{133}
\indexentry{streaming architecture|hyperpage}{133}
\indexentry{bins|hyperpage}{148}
\indexentry{scanline order|hyperpage}{157}
\indexentry{chroma subsampling|hyperpage}{158}
\indexentry{Bayer|hyperpage}{158}
\indexentry{sync|hyperpage}{158}
\indexentry{DVI|hyperpage}{159}
\indexentry{Horizontal Sync Pulse|hyperpage}{159}
\indexentry{Horizontal Front Porch|hyperpage}{159}
\indexentry{Horizontal Back Porch|hyperpage}{159}
\indexentry{Vertical Sync Pulse|hyperpage}{159}
\indexentry{Vertical Front Porch|hyperpage}{159}
\indexentry{Vertical Back Porch|hyperpage}{159}
\indexentry{Horizontal Blanking Interval|hyperpage}{159}
\indexentry{Vertical Blanking Interval|hyperpage}{159}
\indexentry{overscan|hyperpage}{159}
\indexentry{external memory controller|hyperpage}{162}
\indexentry{AXI4 interconnect|hyperpage}{162}
\indexentry{window|hyperpage}{164}
\indexentry{line buffer|hyperpage}{164}
\indexentry{scalarization|hyperpage}{166}
\indexentry{reuse buffer|hyperpage}{166}
\indexentry{causal|hyperpage}{166}
\indexentry{extending the iteration domain|hyperpage}{168}
\indexentry{key|hyperpage}{173}
\indexentry{memory banking|hyperpage}{177}
\indexentry{radix|hyperpage}{203}
\indexentry{pages|hyperpage}{207}
