{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581542946073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581542946079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 16:29:05 2020 " "Processing started: Wed Feb 12 16:29:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581542946079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581542946079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581542946079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581542947125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581542947125 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting \";\" counter.v(17) " "Verilog HDL syntax error at counter.v(17) near text: \"'0\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1581542960661 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 counter.v(17) " "Verilog HDL error at counter.v(17): '0 is a SystemVerilog feature" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 17 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1581542960662 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "counter.v(17) " "Verilog HDL error at counter.v(17): constant value overflow" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 17 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1581542960664 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting \";\" counter.v(18) " "Verilog HDL syntax error at counter.v(18) near text: \"'0\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1581542960664 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 counter.v(18) " "Verilog HDL error at counter.v(18): '0 is a SystemVerilog feature" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 18 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1581542960664 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "counter.v(18) " "Verilog HDL error at counter.v(18): constant value overflow" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 18 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1581542960664 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" counter.v(19) " "Verilog HDL syntax error at counter.v(19) near text: \"'1\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1581542960664 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'1 counter.v(19) " "Verilog HDL error at counter.v(19): '1 is a SystemVerilog feature" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1581542960665 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "counter.v(19) " "Verilog HDL error at counter.v(19): constant value overflow" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 19 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1581542960665 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter counter.v(3) " "Ignored design unit \"counter\" at counter.v(3) due to previous errors" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1581542960665 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rateCounter counter.v(35) " "Ignored design unit \"rateCounter\" at counter.v(35) due to previous errors" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 35 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1581542960666 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "displayCounter counter.v(55) " "Ignored design unit \"displayCounter\" at counter.v(55) due to previous errors" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 55 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1581542960666 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "seven_seg counter.v(72) " "Ignored design unit \"seven_seg\" at counter.v(72) due to previous errors" {  } { { "../counter.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/counter.v" 72 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1581542960666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/csc258_lab_code/lab5/counter.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/public/csc258_lab_code/lab5/counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581542960669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581542960959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 16:29:20 2020 " "Processing ended: Wed Feb 12 16:29:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581542960959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581542960959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581542960959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581542960959 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581542961725 ""}
