Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 17:45:23 2024
| Host         : WM106-ST08_01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           29 |
| Yes          | No                    | No                     |             264 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|  deb_s0/bt_deb_reg_2          |                                  |                                      |                1 |              1 |         1.00 |
|  deb_s0/c_state_reg[2]        |                                  |                                      |                1 |              1 |         1.00 |
|  randomize_reg_i_2_n_2        |                                  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                | LCDstringer/lcd1/lcd_enable1_out |                                      |                1 |              1 |         1.00 |
|  rand_reset_reg_i_2_n_2       |                                  |                                      |                1 |              1 |         1.00 |
|  seq_timer_enable_reg_i_2_n_2 |                                  |                                      |                1 |              1 |         1.00 |
|  seq_ct/E[0]                  |                                  |                                      |                1 |              2 |         2.00 |
|  led_enable_reg_i_2_n_2       |                                  |                                      |                1 |              2 |         2.00 |
|  deb_s3/E[0]                  |                                  |                                      |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                | LCDstringer/lcd1/state_reg[0]    |                                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                | LCDstringer/lcd1/state_reg[3]    |                                      |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                | seq_t/led_OBUF[13]_inst_i_1_0[0] | seq_ct/count[7]_i_1_n_2              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | LCDstringer/address[7]_i_1_n_2   |                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | LCDstringer/lcd1/lcd_regsel0     |                                      |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                | LCDstringer/lcd1/p_0_in          |                                      |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                |                                  | simon_color_ctrl/timer[0]_i_1__0_n_2 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG                |                                  | deb_s0/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                |                                  | deb_s1/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                |                                  | deb_s2/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                |                                  | deb_s3/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                |                                  |                                      |               14 |             24 |         1.71 |
|  clk_IBUF_BUFG                | seq_count_enable                 | seq_t/counter                        |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                | simon_rand/u1/E[0]               | rand_reset                           |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                | seq_t/E[0]                       | rand_reset                           |                6 |             32 |         5.33 |
|  n_1_607_BUFG                 |                                  |                                      |               16 |             52 |         3.25 |
|  n_0_382_BUFG                 |                                  |                                      |               19 |             56 |         2.95 |
|  clk_IBUF_BUFG                | LCDstringer/line1[126]_i_1_n_2   |                                      |               16 |            109 |         6.81 |
|  clk_IBUF_BUFG                | LCDstringer/line2[126]_i_1_n_2   |                                      |               17 |            111 |         6.53 |
+-------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+


