Time resolution is 1 ps
Note: Beginning the Active Digit Testbench
Time: 100 ns  Iteration: 0  Process: /active_digit_tb/stim_proc  File: E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sim_1/new/active_digit_tb.vhd
    101 ns fast_clk --> 0 rst_btnC --> 0 Expected (active_digit) --> 0 active_digit --> 0
    102 ns fast_clk --> 1 rst_btnC --> 0 Expected (active_digit) --> 1 active_digit --> 1
    103 ns fast_clk --> 1 rst_btnC --> 0 Expected (active_digit) --> 1 active_digit --> 1
    104 ns fast_clk --> 0 rst_btnC --> 0 Expected (active_digit) --> 1 active_digit --> 1
    105 ns fast_clk --> 0 rst_btnC --> 1 Expected (active_digit) --> 0 active_digit --> 0
    106 ns fast_clk --> 1 rst_btnC --> 1 Expected (active_digit) --> 3 active_digit --> 0
Failure: Test Failed (active_digit mismatch)
Time: 106 ns  Iteration: 0  Process: /active_digit_tb/stim_proc  File: E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sim_1/new/active_digit_tb.vhd
$finish called at time : 106 ns : File "E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sim_1/new/active_digit_tb.vhd" Line 114
