
# file: ibert_ultrascale_gth_1.xdc
####################################################################################
##   ____  ____ 
##  /   /\/   /
## /___/  \  /    Vendor: Xilinx
## \   \   \/     Version : 2012.3
##  \   \         Application : IBERT Ultrascale
##  /   /         Filename : example_ibert_ultrascale_gth_1.xdc
## /___/   /\     
## \   \  /  \ 
##  \___\/\___\
##
##
## 
## Generated by Xilinx IBERT 7Series 
##**************************************************************************
##
## Icon Constraints
##
set_clock_groups -group [get_clocks clk_in -include_generated_clocks] -asynchronous
set_property C_CLK_INPUT_FREQ_HZ 80000000 [get_debug_cores dbg_hub]
# set_property C_ENABLE_CLK_DIVIDER true [get_debug_cores dbg_hub]

##gth_refclk lock constraints
##
set_property PACKAGE_PIN P6 [get_ports MGTREFCLK0_227_P]
set_property PACKAGE_PIN P5 [get_ports MGTREFCLK0_227_N]
set_property PACKAGE_PIN M6 [get_ports MGTREFCLK1_227_P]
set_property PACKAGE_PIN M5 [get_ports MGTREFCLK1_227_N]

##
## Refclk constraints
##
create_clock -name gth_refclk0_3 -period 6.4 [get_ports MGTREFCLK0_227_P]
create_clock -name gth_refclk1_3 -period 6.4 [get_ports MGTREFCLK1_227_P]
set_clock_groups -group [get_clocks gth_refclk0_3 -include_generated_clocks] -asynchronous
set_clock_groups -group [get_clocks gth_refclk1_3 -include_generated_clocks] -asynchronous

set_property PACKAGE_PIN F12 [get_ports SEL_SI570_CLK_O]
set_property IOSTANDARD LVCMOS18 [get_ports SEL_SI570_CLK_O]

##
## Optical pinout constraints
##

# set_property package_pin AP2 [get_ports  DAQ_RX_P[0]]
# set_property package_pin AP1 [get_ports  DAQ_RX_N[0]]
# set_property package_pin AM2 [get_ports  DAQ_RX_P[1]]
# set_property package_pin AM1 [get_ports  DAQ_RX_N[1]]
# set_property package_pin AK2 [get_ports  DAQ_RX_P[2]]
# set_property package_pin AK1 [get_ports  DAQ_RX_N[2]]
# set_property package_pin AJ4 [get_ports  DAQ_RX_P[3]]
# set_property package_pin AJ3 [get_ports  DAQ_RX_N[3]]
# set_property package_pin AH2 [get_ports  DAQ_RX_P[4]]
# set_property package_pin AH1 [get_ports  DAQ_RX_N[4]]
# set_property package_pin AF2 [get_ports  DAQ_RX_P[5]]
# set_property package_pin AF1 [get_ports  DAQ_RX_N[5]]
# set_property package_pin AD2 [get_ports  DAQ_RX_P[6]]
# set_property package_pin AD1 [get_ports  DAQ_RX_N[6]]
# set_property package_pin AB2 [get_ports  DAQ_RX_P[7]]
# set_property package_pin AB1 [get_ports  DAQ_RX_N[7]]
# set_property package_pin Y2  [get_ports  DAQ_RX_P[8]]
# set_property package_pin Y1  [get_ports  DAQ_RX_N[8]]
# set_property package_pin V2  [get_ports  DAQ_RX_P[9]]
# set_property package_pin V1  [get_ports  DAQ_RX_N[9]]
# set_property package_pin T2  [get_ports  DAQ_RX_P[10]]
# set_property package_pin T1  [get_ports  DAQ_RX_N[10]]
# set_property package_pin P2  [get_ports  DAQ_SPY_RX_P]
# set_property package_pin P1  [get_ports  DAQ_SPY_RX_N]
# set_property package_pin N4  [get_ports  DAQ_TX_P[1]]
# set_property package_pin N3  [get_ports  DAQ_TX_N[1]]
# set_property package_pin L4  [get_ports  DAQ_TX_P[2]]
# set_property package_pin L3  [get_ports  DAQ_TX_N[2]]
# set_property package_pin J4  [get_ports  DAQ_TX_P[3]]
# set_property package_pin J3  [get_ports  DAQ_TX_N[3]]
# set_property package_pin G4  [get_ports  DAQ_TX_P[4]]
# set_property package_pin G3  [get_ports  DAQ_TX_N[4]]
# set_property package_pin M2  [get_ports  BCK_PRS_P]
# set_property package_pin M1  [get_ports  BCK_PRS_N]
# set_property package_pin K2  [get_ports  B04_RX_P[2]]
# set_property package_pin K1  [get_ports  B04_RX_N[2]]
# set_property package_pin H2  [get_ports  B04_RX_P[3]]
# set_property package_pin H1  [get_ports  B04_RX_N[3]]
# set_property package_pin F2  [get_ports  B04_RX_P[4]]
# set_property package_pin F1  [get_ports  B04_RX_N[4]]
# set_property package_pin R4  [get_ports  SPY_TX_P]
# set_property package_pin R3  [get_ports  SPY_TX_N]

# # 225
# AH6
# AH5
# AH2
# AH1
# AG4
# AG3
# AF2
# AF1
# AE4
# AE3
# AD2
# AD1
# AC4
# AC3
# AB2
# AB1

# # 226
# AA4
# AA3
# Y2
# Y1
# W4
# W3
# V2
# V1
# U4
# U3
# T2
# T1
# R4
# R3
# P2
# P1

# # 227
# N4
# N3
# M2
# M1
# L4
# L3
# K2
# K1
# J4
# J3
# H2
# H1
# G4
# G3
# F2
# F1

# # 228
# F6
# F5
# E4
# E3
# D6
# D5
# D2
# D1
# C4
# C3
# B2
# B1
# B6
# B5
# A4
# A3

