// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "11/06/2019 06:45:59"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          pipeline
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module pipeline_vlg_vec_tst();
// constants                                           
// general purpose registers
reg RELOJ;
reg RESET;
// wires                                               
wire [15:0] ACCA_D;
wire [15:0] ACCB_D;
wire [15:0] AUX_D;
wire c;
wire h;
wire i;
wire [15:0] IX_D;
wire [15:0] IY_D;
wire n;
wire [15:0] SP_D;
wire v;
wire z;

// assign statements (if any)                          
pipeline i1 (
// port map - connection between master ports and signals/registers   
	.ACCA_D(ACCA_D),
	.ACCB_D(ACCB_D),
	.AUX_D(AUX_D),
	.c(c),
	.h(h),
	.i(i),
	.IX_D(IX_D),
	.IY_D(IY_D),
	.n(n),
	.RELOJ(RELOJ),
	.RESET(RESET),
	.SP_D(SP_D),
	.v(v),
	.z(z)
);
initial 
begin 
#1000000 $finish;
end 

// RELOJ
always
begin
	RELOJ = 1'b0;
	RELOJ = #5000 1'b1;
	#5000;
end 

// RESET
initial
begin
	RESET = 1'b1;
end 
endmodule

