<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="prac_bd_processing_system7_0_0_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prac_bd_axi_dma_0_0_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prac_bd_xfft_0_0_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_xfft_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prac_bd_axi_smc_2_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_axi_smc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prac_bd_rst_ps7_0_100M_2_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_rst_ps7_0_100M_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prac_bd_floating_point_0_0_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_floating_point_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prac_bd_axis_dwidth_converter_0_1_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_axis_dwidth_converter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prac_bd_floating_point_1_0_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_floating_point_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prac_bd_auto_pc_0_synth_1" LaunchDir="C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

