{"vcs1":{"timestamp_begin":1704253632.013602387, "rt":1.07, "ut":0.54, "st":0.19}}
{"vcselab":{"timestamp_begin":1704253633.170518651, "rt":0.90, "ut":0.40, "st":0.11}}
{"link":{"timestamp_begin":1704253634.128492095, "rt":0.27, "ut":0.19, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704253631.546392888}
{"VCS_COMP_START_TIME": 1704253631.546392888}
{"VCS_COMP_END_TIME": 1704253636.880487350}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 341752}}
{"vcselab": {"peak_mem": 227164}}
