VERILOG_SOURCES += ../../common/timescaleit.v $(WORKSHOPROOT)/rtl/PixelSolverMultiCore.v
TOPLEVEL=PixelSolverMultiCore
MODULE=PixelSolverMultiCoreTester

include ../../common/Makefile.sim