# Reading E:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Versuch4_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/uni/FaPraFPGA/share/vm/work/Versuch4/i2c_master.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity i2c_master
# -- Compiling architecture logic of i2c_master
# ** Warning: E:/uni/FaPraFPGA/share/vm/work/Versuch4/i2c_master.vhd(98): Choice in CASE statement alternative must be locally static.
# ** Warning: E:/uni/FaPraFPGA/share/vm/work/Versuch4/i2c_master.vhd(101): Choice in CASE statement alternative must be locally static.
# ** Warning: E:/uni/FaPraFPGA/share/vm/work/Versuch4/i2c_master.vhd(104): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Versuch4
# -- Compiling architecture arch of Versuch4
# ** Error: (vcom-11) Could not find work.edge_detect.
# 
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(36): (vcom-1195) Cannot find expanded name "work.edge_detect".
# 
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(36): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.edge_detect.
# 
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(37): (vcom-1195) Cannot find expanded name "work.edge_detect".
# 
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(37): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.temp_reader.
# 
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(40): (vcom-1195) Cannot find expanded name "work.temp_reader".
# 
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(40): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.lcd.
# 
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(43): (vcom-1195) Cannot find expanded name "work.lcd".
# 
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(43): Unknown expanded name.
# ** Error: E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd(46): VHDL Compiler exiting
# ** Error: E:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Versuch4_run_msim_rtl_vhdl.do line 9
# E:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {E:/uni/FaPraFPGA/share/vm/work/Versuch4/Versuch4.vhd}"
