Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 23:11:27 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_255_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.025ns (32.406%)  route 2.138ns (67.594%))
  Logic Levels:           10  (CARRY8=3 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 6.461 - 4.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.921ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.836ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=27772, routed)       1.982     2.933    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X135Y301       FDCE                                         r  Delay1No11_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y301       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.012 r  Delay1No11_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.829     3.841    Delay1No10_instance/Y_reg[33]_0[2]
    SLICE_X135Y362       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.892 r  Delay1No10_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.901    Sum10_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X135Y362       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.087 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.113    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X135Y363       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.128 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.154    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X135Y364       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.206 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.324     4.530    Delay1No10_instance/CO[0]
    SLICE_X138Y363       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     4.581 r  Delay1No10_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.218     4.799    Delay1No10_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X136Y365       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.922 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.065     4.987    Delay1No10_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X136Y365       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     5.110 f  Delay1No10_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.233     5.343    Delay1No10_instance/shiftedFracY_d1_reg[45]
    SLICE_X132Y364       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.466 r  Delay1No10_instance/shiftedFracY_d1[41]_i_2__0/O
                         net (fo=2, routed)           0.151     5.617    Delay1No10_instance/shiftedFracY_d1[41]_i_2__0_n_0
    SLICE_X131Y363       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     5.740 r  Delay1No10_instance/shiftedFracY_d1[41]_i_1__0/O
                         net (fo=2, routed)           0.208     5.948    Delay1No10_instance/level4__0[7]
    SLICE_X135Y361       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.047 r  Delay1No10_instance/shiftedFracY_d1[25]_i_1__0/O
                         net (fo=1, routed)           0.049     6.096    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[14]
    SLICE_X135Y361       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=27772, routed)       1.801     6.461    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X135Y361       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.376     6.837    
                         clock uncertainty           -0.035     6.801    
    SLICE_X135Y361       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.826    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  0.731    




