# frozen_string_literal: true

module RgGen
  module SystemVerilog
    class ComponentFactory < Core::OutputBase::ComponentFactory
    end

    class FeatureFactory < Core::OutputBase::FeatureFactory
    end
  end
end
