/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [6:0] _01_;
  reg [5:0] _02_;
  reg [8:0] _03_;
  wire [28:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [22:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [38:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_0z[1] & celloutsig_1_2z);
  assign celloutsig_0_1z = in_data[15:9] + in_data[7:1];
  assign celloutsig_1_0z = in_data[155:153] + in_data[98:96];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 14'h0000;
    else _00_ <= { celloutsig_0_3z[7:1], celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 7'h00;
    else _01_ <= _00_[8:2];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_1_1z[3:0], celloutsig_1_3z, celloutsig_1_3z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 9'h000;
    else _03_ <= { celloutsig_1_1z[7:6], _02_, celloutsig_1_2z };
  assign celloutsig_1_13z = in_data[164:143] == celloutsig_1_7z[23:2];
  assign celloutsig_0_4z = { celloutsig_0_0z[21:12], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } == { celloutsig_0_0z[22:2], celloutsig_0_3z };
  assign celloutsig_0_14z = _01_[6:3] == celloutsig_0_3z[7:4];
  assign celloutsig_1_2z = in_data[124:113] == in_data[142:131];
  assign celloutsig_1_3z = celloutsig_1_0z == celloutsig_1_1z[8:6];
  assign celloutsig_0_11z = ! _00_[10:4];
  assign celloutsig_0_0z = in_data[62:34] % { 1'h1, in_data[70:43] };
  assign celloutsig_0_8z = _01_[5:2] % { 1'h1, celloutsig_0_0z[8:7], celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_3z[4:3], _00_ } % { 1'h1, celloutsig_0_4z, _00_[13:1], in_data[0] };
  assign celloutsig_1_1z = in_data[154:144] % { 1'h1, in_data[113:104] };
  assign celloutsig_1_7z = { in_data[177:162], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[124:103], celloutsig_1_0z, celloutsig_1_6z, _02_, _02_ };
  assign celloutsig_1_14z = celloutsig_1_12z[5] ? celloutsig_1_7z[26:4] : in_data[165:143];
  assign celloutsig_0_3z = in_data[95] ? { celloutsig_0_0z[17:11], celloutsig_0_2z } : { in_data[25], celloutsig_0_1z };
  assign celloutsig_0_15z = - _00_[10:8];
  assign celloutsig_0_12z = & { celloutsig_0_5z, in_data[28:24] };
  assign celloutsig_1_10z = | { celloutsig_1_7z[19:8], celloutsig_1_8z };
  assign celloutsig_1_4z = celloutsig_1_1z[7] & celloutsig_1_3z;
  assign celloutsig_1_6z = _02_[1] & in_data[129];
  assign celloutsig_0_5z = ~^ in_data[53:46];
  assign celloutsig_0_17z = ~^ { in_data[49:38], celloutsig_0_16z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_10z[10:7], _01_, celloutsig_0_14z };
  assign celloutsig_0_2z = ~^ { celloutsig_0_0z[2], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z, _02_, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z } >> { celloutsig_1_7z[28:25], celloutsig_1_11z, celloutsig_1_2z, _02_ };
  assign celloutsig_1_19z = { celloutsig_1_14z[20:5], celloutsig_1_3z, celloutsig_1_4z } >> { celloutsig_1_12z[4:0], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_7z[31:29] <<< { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_21z = { celloutsig_0_15z[1:0], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_12z } <<< _00_[13:2];
  assign celloutsig_1_11z = ~((_03_[3] & celloutsig_1_10z) | (celloutsig_1_8z & in_data[143]));
  assign celloutsig_0_16z = ~((celloutsig_0_2z & celloutsig_0_5z) | (celloutsig_0_12z & celloutsig_0_11z));
  assign { out_data[130:128], out_data[113:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
