Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan  7 20:16:11 2019
| Host         : SilageOfficePC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.966        0.000                      0                 1862        0.020        0.000                      0                 1862        4.020        0.000                       0                   834  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.966        0.000                      0                 1862        0.020        0.000                      0                 1862        4.020        0.000                       0                   834  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 1.138ns (20.620%)  route 4.381ns (79.380%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.848     8.491    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[15]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.457    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 1.138ns (20.620%)  route 4.381ns (79.380%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.848     8.491    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[4]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.457    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 1.138ns (20.620%)  route 4.381ns (79.380%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.848     8.491    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[5]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.457    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 1.138ns (20.620%)  route 4.381ns (79.380%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.848     8.491    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[6]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.457    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.138ns (20.691%)  route 4.362ns (79.309%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.829     8.472    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[11]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.457    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.138ns (20.691%)  route 4.362ns (79.309%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.829     8.472    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[12]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.457    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.138ns (20.691%)  route 4.362ns (79.309%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.829     8.472    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[13]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.457    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.138ns (20.691%)  route 4.362ns (79.309%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.829     8.472    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[14]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.457    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.138ns (20.725%)  route 4.353ns (79.275%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.820     8.463    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[10]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X12Y47         FDRE (Setup_fdre_C_CE)      -0.169    12.493    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.138ns (20.725%)  route 4.353ns (79.275%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.664     2.972    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.870     4.360    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X16Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.484 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.802     5.286    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=37, routed)          0.887     6.297    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2/O
                         net (fo=4, routed)           0.372     6.793    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/dout0[15]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.917 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5/O
                         net (fo=2, routed)           0.602     7.519    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1/O
                         net (fo=32, routed)          0.820     8.463    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[15]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.508    12.700    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[7]/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X12Y47         FDRE (Setup_fdre_C_CE)      -0.169    12.493    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  4.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.283%)  route 0.202ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.202     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X0Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.565     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/Q
                         net (fo=1, routed)           0.200     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[38]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.291 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[38]
    SLICE_X9Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.565     0.906    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.117     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.565     0.906    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y42          FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.113     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.794%)  route 0.194ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.244    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.565     0.906    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y42          FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.016%)  route 0.159ns (52.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.585     0.926    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.225    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.565     0.906    design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.117     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.050    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.564     0.905    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X13Y39         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.112    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.157 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.157    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.832     1.202    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X12Y39         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.285     0.918    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.121     1.039    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y42   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y42   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y42   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y42   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y47   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y47   design_1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK



