#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 13 21:22:50 2020
# Process ID: 23976
# Current directory: C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7180 C:\Users\Rahul\Google Drive\UCSC\year 2\Winter Quarter\CSE 100\Lab 7\project_almostdone\project_almostdone.xpr
# Log file: C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/vivado.log
# Journal file: C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/project_test/project_test.srcs/sources_1/new/LFSR.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/project_test/project_test.srcs/sources_1/imports/new/Selector.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/Lab4/Lab4.srcs/sources_1/new/counterUD16L.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/Lab4/Lab4.srcs/sources_1/new/edge_detector.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/project_test/project_test.srcs/sources_1/imports/new/hex7seg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/project_test/project_test.srcs/sources_1/imports/new/m8_1.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/project_test/project_test.srcs/sources_1/imports/new/ring_counter.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 730.563 ; gain = 96.707
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simTop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD8L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD12L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/crash_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crash_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roadSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-311] analyzing module state_machine
WARNING: [VRFC 10-3609] overwriting previous definition of module 'state_machine' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/vga_seg_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_seg_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sim_1/imports/CSE 100/Lab 5/project_test/project_test.srcs/sim_1/new/sim_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
"xelab -wto d42e7f1d740848518102e1dca87166cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTop_behav xil_defaultlib.simTop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d42e7f1d740848518102e1dca87166cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTop_behav xil_defaultlib.simTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'crash' on this module [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sim_1/imports/CSE 100/Lab 5/project_test/project_test.srcs/sim_1/new/sim_sm.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 815.801 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simTop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD8L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD12L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/crash_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crash_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roadSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-311] analyzing module state_machine
WARNING: [VRFC 10-3609] overwriting previous definition of module 'state_machine' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/vga_seg_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_seg_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sim_1/imports/CSE 100/Lab 5/project_test/project_test.srcs/sim_1/new/sim_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTop
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
"xelab -wto d42e7f1d740848518102e1dca87166cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTop_behav xil_defaultlib.simTop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d42e7f1d740848518102e1dca87166cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTop_behav xil_defaultlib.simTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 8 into 'timeCount' is out of bounds [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 8 into 'timeCount' is out of bounds [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:75]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD12L
Compiling module xil_defaultlib.roadSegs
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.counterUD8L
Compiling module xil_defaultlib.state_machine_default
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.vga_seg_control
Compiling module xil_defaultlib.crash_check
Compiling module xil_defaultlib.VGA_Display
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.simTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot simTop_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rahul/Google -notrace
couldn't read file "C:/Users/Rahul/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 13 21:24:32 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 815.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simTop_behav -key {Behavioral:sim_1:Functional:simTop} -tclbatch {simTop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simTop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 826.965 ; gain = 11.164
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simTop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 826.965 ; gain = 11.164
run 13000 ns
run 13000 ns
run 13000 ns
run 13000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:29 . Memory (MB): peak = 833.059 ; gain = 3.395
run 13000 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:01:27 . Memory (MB): peak = 872.070 ; gain = 35.406
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_level
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-2490] overwriting previous definition of module state_machine [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1269.117 ; gain = 174.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:75]
INFO: [Synth 8-6157] synthesizing module 'lab7_clks' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:276]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:194]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'lab7_clks' (16#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:24]
WARNING: [Synth 8-7023] instance 'not_so_slow' of module 'lab7_clks' has 5 connections declared, but only 4 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:47]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/edge_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (18#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/edge_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (18#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (19#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'roadSegs' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterUD12L' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/counterUD16L.v:22]
INFO: [Synth 8-6157] synthesizing module 'countUD4L' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD4L' (20#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterUD12L' (21#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/counterUD16L.v:22]
WARNING: [Synth 8-7023] instance 'x' of module 'counterUD12L' has 9 connections declared, but only 7 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v:61]
WARNING: [Synth 8-7023] instance 'y' of module 'counterUD12L' has 9 connections declared, but only 7 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'roadSegs' (22#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v:23]
INFO: [Synth 8-6157] synthesizing module 'car' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/car.v:23]
INFO: [Synth 8-6155] done synthesizing module 'car' (23#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/car.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterUD16L' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/counterUD16L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterUD16L' (24#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/counterUD16L.v:23]
WARNING: [Synth 8-7023] instance 'score' of module 'counterUD16L' has 9 connections declared, but only 5 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:72]
INFO: [Synth 8-6157] synthesizing module 'counterUD8L' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/counterUD16L.v:22]
WARNING: [Synth 8-3848] Net Z in module/entity counterUD8L does not have driver. [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/counterUD16L.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counterUD8L' (25#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/counterUD16L.v:22]
WARNING: [Synth 8-7023] instance 'timer' of module 'counterUD8L' has 11 connections declared, but only 7 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:73]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:49]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:99]
WARNING: [Synth 8-7023] instance 'Q6_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:100]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (26#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:49]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/ring_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (27#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/ring_counter.v:23]
WARNING: [Synth 8-7023] instance 'r' of module 'ring_counter' has 4 connections declared, but only 3 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:78]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (28#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/Selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/hex7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'm8_1' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm8_1' (29#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (30#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/hex7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_Display' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v:23]
WARNING: [Synth 8-7023] instance 'h' of module 'counterUD12L' has 9 connections declared, but only 6 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v:45]
WARNING: [Synth 8-7023] instance 'v' of module 'counterUD12L' has 9 connections declared, but only 6 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v:47]
INFO: [Synth 8-6157] synthesizing module 'vga_seg_control' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/vga_seg_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_seg_control' (31#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/vga_seg_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'crash_check' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/crash_check.v:23]
INFO: [Synth 8-6155] done synthesizing module 'crash_check' (32#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/crash_check.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Display' (33#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v:23]
WARNING: [Synth 8-7023] instance 'ledC' of module 'counterUD8L' has 11 connections declared, but only 7 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:91]
WARNING: [Synth 8-3848] Net dp in module/entity top_level does not have driver. [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (34#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-3331] design counterUD8L has unconnected port Z
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[11]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[10]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[9]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[8]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[7]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[6]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[5]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[4]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[3]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[2]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[1]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[0]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[11]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[10]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[9]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[8]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[7]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[6]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[5]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[4]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[3]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[2]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[1]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[0]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[47]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[46]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[45]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[44]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[43]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[42]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[41]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[40]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[39]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[38]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[37]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[36]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[35]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[34]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[33]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[32]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[31]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[30]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[29]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[28]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[27]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[26]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[25]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[24]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[23]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[22]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[21]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[20]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[19]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[18]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[17]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[16]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[15]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[14]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[13]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[12]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[11]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[10]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[9]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[8]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[7]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[6]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[5]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[4]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[3]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[2]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[1]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[0]
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design top_level has unconnected port dp
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1313.941 ; gain = 219.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.941 ; gain = 219.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.941 ; gain = 219.789
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/constrs_1/imports/CSE 100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/constrs_1/imports/CSE 100/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1452.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1463.883 ; gain = 369.730
77 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1463.883 ; gain = 589.508
open_run impl_1
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 2149.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 2149.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2149.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2216.738 ; gain = 724.172
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simTop_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.sim/sim_1/behav/xsim'
"xelab -wto d42e7f1d740848518102e1dca87166cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTop_behav xil_defaultlib.simTop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d42e7f1d740848518102e1dca87166cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTop_behav xil_defaultlib.simTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 8 into 'timeCount' is out of bounds [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2563.918 ; gain = 0.000
run 17000 us
run: Time (s): cpu = 00:00:23 ; elapsed = 00:01:57 . Memory (MB): peak = 2563.918 ; gain = 0.000
current_design rtl_1
close_design
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_level
WARNING: [Synth 8-2490] overwriting previous definition of module state_machine [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2563.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:75]
INFO: [Synth 8-6157] synthesizing module 'lab7_clks' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:276]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:194]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'lab7_clks' (16#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/Lab 7/lab7_clks.v:24]
WARNING: [Synth 8-7023] instance 'not_so_slow' of module 'lab7_clks' has 5 connections declared, but only 4 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:47]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/edge_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (18#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/edge_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (18#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (19#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'roadSegs' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterUD12L' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/counterUD16L.v:22]
INFO: [Synth 8-6157] synthesizing module 'countUD4L' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD4L' (20#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterUD12L' (21#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/new/counterUD16L.v:22]
WARNING: [Synth 8-7023] instance 'x' of module 'counterUD12L' has 9 connections declared, but only 7 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v:61]
WARNING: [Synth 8-7023] instance 'y' of module 'counterUD12L' has 9 connections declared, but only 7 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'roadSegs' (22#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/roadSegs.v:23]
INFO: [Synth 8-6157] synthesizing module 'car' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/car.v:23]
INFO: [Synth 8-6155] done synthesizing module 'car' (23#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/car.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterUD16L' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/counterUD16L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterUD16L' (24#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 4/counterUD16L.v:23]
WARNING: [Synth 8-7023] instance 'score' of module 'counterUD16L' has 9 connections declared, but only 5 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:72]
INFO: [Synth 8-6157] synthesizing module 'counterUD8L' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/counterUD16L.v:22]
WARNING: [Synth 8-3848] Net Z in module/entity counterUD8L does not have driver. [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/counterUD16L.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counterUD8L' (25#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/counterUD16L.v:22]
WARNING: [Synth 8-7023] instance 'timer' of module 'counterUD8L' has 11 connections declared, but only 7 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:73]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:49]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:99]
WARNING: [Synth 8-7023] instance 'Q6_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:100]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (26#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/state_machine.v:49]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/ring_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (27#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/ring_counter.v:23]
WARNING: [Synth 8-7023] instance 'r' of module 'ring_counter' has 4 connections declared, but only 3 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:78]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (28#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/Selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/hex7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'm8_1' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm8_1' (29#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (30#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/imports/CSE 100/Lab 5/hex7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_Display' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v:23]
WARNING: [Synth 8-7023] instance 'h' of module 'counterUD12L' has 9 connections declared, but only 6 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v:45]
WARNING: [Synth 8-7023] instance 'v' of module 'counterUD12L' has 9 connections declared, but only 6 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v:47]
INFO: [Synth 8-6157] synthesizing module 'vga_seg_control' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/vga_seg_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_seg_control' (31#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/vga_seg_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'crash_check' [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/crash_check.v:23]
INFO: [Synth 8-6155] done synthesizing module 'crash_check' (32#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/crash_check.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Display' (33#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/VGA_Display.v:23]
WARNING: [Synth 8-7023] instance 'ledC' of module 'counterUD8L' has 11 connections declared, but only 7 given [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:91]
WARNING: [Synth 8-3848] Net dp in module/entity top_level does not have driver. [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (34#1) [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-3331] design counterUD8L has unconnected port Z
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[11]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[10]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[9]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[8]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[7]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[6]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[5]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[4]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[3]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[2]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[1]
WARNING: [Synth 8-3331] design crash_check has unconnected port hCount[0]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[11]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[10]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[9]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[8]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[7]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[6]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[5]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[4]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[3]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[2]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[1]
WARNING: [Synth 8-3331] design crash_check has unconnected port vCount[0]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[47]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[46]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[45]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[44]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[43]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[42]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[41]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[40]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[39]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[38]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[37]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[36]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[35]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[34]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[33]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[32]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[31]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[30]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[29]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[28]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[27]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[26]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[25]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[24]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[23]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[22]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[21]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[20]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[19]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[18]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[17]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[16]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[15]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[14]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[13]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[12]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[11]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[10]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[9]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[8]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[7]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[6]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[5]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[4]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[3]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[2]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[1]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port car[0]
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design top_level has unconnected port dp
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2563.918 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2563.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2563.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/constrs_1/imports/CSE 100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_almostdone/project_almostdone.srcs/constrs_1/imports/CSE 100/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2563.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.918 ; gain = 0.000
76 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.918 ; gain = 0.000
