{"sha": "a8ef8061e1ccbacff39065df65b5c17fbd01805a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YThlZjgwNjFlMWNjYmFjZmYzOTA2NWRmNjViNWMxN2ZiZDAxODA1YQ==", "commit": {"author": {"name": "Sebastian Huber", "email": "sebastian.huber@embedded-brains.de", "date": "2018-06-15T05:19:44Z"}, "committer": {"name": "Sebastian Huber", "email": "sh@gcc.gnu.org", "date": "2018-06-15T05:19:44Z"}, "message": "RISC-V: Add custom RTEMS multilibs\n\nAdd multilib variants for -march=rv64imafd, e.g. to support the BOOMv2 core.\n\nAdd -mcmodel=medany as a variant of the 64-bit multilibs for RTEMS.  The\nrationale for this change is that several existing RISC-V chips map the\nRAM at 0x80000000.  In RTEMS, we do not use virtual memory, so\napplications will run at this location which is outside the +-2GiB range\nin a 64-bit configuration.\n\ngcc/\n\t* config.gcc (riscv*-*-elf* | riscv*-*-rtems*): Use custom\n\tmultilibs for *-*-rtems*.\n\t* config/riscv/t-rtems: New file.\n\nFrom-SVN: r261619", "tree": {"sha": "0f0f220f70d0ba1b58a42e2b841a35879be87184", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0f0f220f70d0ba1b58a42e2b841a35879be87184"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a8ef8061e1ccbacff39065df65b5c17fbd01805a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a8ef8061e1ccbacff39065df65b5c17fbd01805a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a8ef8061e1ccbacff39065df65b5c17fbd01805a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a8ef8061e1ccbacff39065df65b5c17fbd01805a/comments", "author": {"login": "sebhub", "id": 932056, "node_id": "MDQ6VXNlcjkzMjA1Ng==", "avatar_url": "https://avatars.githubusercontent.com/u/932056?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sebhub", "html_url": "https://github.com/sebhub", "followers_url": "https://api.github.com/users/sebhub/followers", "following_url": "https://api.github.com/users/sebhub/following{/other_user}", "gists_url": "https://api.github.com/users/sebhub/gists{/gist_id}", "starred_url": "https://api.github.com/users/sebhub/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sebhub/subscriptions", "organizations_url": "https://api.github.com/users/sebhub/orgs", "repos_url": "https://api.github.com/users/sebhub/repos", "events_url": "https://api.github.com/users/sebhub/events{/privacy}", "received_events_url": "https://api.github.com/users/sebhub/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "cb4f9a8c05fd36d78faaddb4635b4bfb80bba457", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cb4f9a8c05fd36d78faaddb4635b4bfb80bba457", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cb4f9a8c05fd36d78faaddb4635b4bfb80bba457"}], "stats": {"total": 51, "additions": 42, "deletions": 9}, "files": [{"sha": "e9499b24d7965d10bd7caabe00198e22b72cf4e0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a8ef8061e1ccbacff39065df65b5c17fbd01805a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a8ef8061e1ccbacff39065df65b5c17fbd01805a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a8ef8061e1ccbacff39065df65b5c17fbd01805a", "patch": "@@ -1,3 +1,9 @@\n+2018-06-15  Sebastian Huber  <sebastian.huber@embedded-brains.de>\n+\n+\t* config.gcc (riscv*-*-elf* | riscv*-*-rtems*): Use custom\n+\tmultilibs for *-*-rtems*.\n+\t* config/riscv/t-rtems: New file.\n+\n 2018-06-14  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR middle-end/86122"}, {"sha": "ef67c88b34880ec34ce3a415fe486c0365340e91", "filename": "gcc/config.gcc", "status": "modified", "additions": 11, "deletions": 9, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a8ef8061e1ccbacff39065df65b5c17fbd01805a/gcc%2Fconfig.gcc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a8ef8061e1ccbacff39065df65b5c17fbd01805a/gcc%2Fconfig.gcc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig.gcc?ref=a8ef8061e1ccbacff39065df65b5c17fbd01805a", "patch": "@@ -2080,22 +2080,24 @@ riscv*-*-linux*)\n \t;;\n riscv*-*-elf* | riscv*-*-rtems*)\n \ttm_file=\"elfos.h newlib-stdint.h ${tm_file} riscv/elf.h\"\n-\tcase \"x${enable_multilib}\" in\n-\txno) ;;\n-\txyes) tmake_file=\"${tmake_file} riscv/t-elf-multilib\" ;;\n-\t*) echo \"Unknown value for enable_multilib\"; exit 1\n+\tcase ${target} in\n+\t*-*-rtems*)\n+\t  tm_file=\"${tm_file} rtems.h riscv/rtems.h\"\n+\t  tmake_file=\"${tmake_file} riscv/t-rtems\"\n+\t  ;;\n+\t*)\n+\t  case \"x${enable_multilib}\" in\n+\t  xno) ;;\n+\t  xyes) tmake_file=\"${tmake_file} riscv/t-elf-multilib\" ;;\n+\t  *) echo \"Unknown value for enable_multilib\"; exit 1\n+\t  esac\n \tesac\n \ttmake_file=\"${tmake_file} riscv/t-riscv\"\n \tgnu_ld=yes\n \tgas=yes\n \t# Force .init_array support.  The configure script cannot always\n \t# automatically detect that GAS supports it, yet we require it.\n \tgcc_cv_initfini_array=yes\n-\tcase ${target} in\n-\triscv*-*-rtems*)\n-\t  tm_file=\"${tm_file} rtems.h riscv/rtems.h\"\n-\t  ;;\n-\tesac\n \t;;\n riscv*-*-freebsd*)\n \ttm_file=\"${tm_file} elfos.h ${fbsd_tm_file} riscv/freebsd.h\""}, {"sha": "41f5927fc87b1563d2f55f275d19493330c6e8b0", "filename": "gcc/config/riscv/t-rtems", "status": "added", "additions": 25, "deletions": 0, "changes": 25, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a8ef8061e1ccbacff39065df65b5c17fbd01805a/gcc%2Fconfig%2Friscv%2Ft-rtems", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a8ef8061e1ccbacff39065df65b5c17fbd01805a/gcc%2Fconfig%2Friscv%2Ft-rtems", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Ft-rtems?ref=a8ef8061e1ccbacff39065df65b5c17fbd01805a", "patch": "@@ -0,0 +1,25 @@\n+MULTILIB_OPTIONS\t=\n+MULTILIB_DIRNAMES\t=\n+\n+MULTILIB_OPTIONS\t+= march=rv32i/march=rv32im/march=rv32imafd/march=rv32iac/march=rv32imac/march=rv32imafc/march=rv64imafd/march=rv64imac/march=rv64imafdc\n+MULTILIB_DIRNAMES\t+= rv32i       rv32im       rv32imafd       rv32iac       rv32imac       rv32imafc       rv64imafd       rv64imac       rv64imafdc\n+\n+MULTILIB_OPTIONS\t+= mabi=ilp32/mabi=ilp32f/mabi=ilp32d/mabi=lp64/mabi=lp64d\n+MULTILIB_DIRNAMES\t+= ilp32      ilp32f      ilp32d      lp64      lp64d\n+\n+MULTILIB_OPTIONS\t+= mcmodel=medany\n+MULTILIB_DIRNAMES\t+= medany\n+\n+MULTILIB_REQUIRED\t=\n+MULTILIB_REQUIRED\t+= march=rv32i/mabi=ilp32\n+MULTILIB_REQUIRED\t+= march=rv32im/mabi=ilp32\n+MULTILIB_REQUIRED\t+= march=rv32imafd/mabi=ilp32d\n+MULTILIB_REQUIRED\t+= march=rv32iac/mabi=ilp32\n+MULTILIB_REQUIRED\t+= march=rv32imac/mabi=ilp32\n+MULTILIB_REQUIRED\t+= march=rv32imafc/mabi=ilp32f\n+MULTILIB_REQUIRED\t+= march=rv64imafd/mabi=lp64d\n+MULTILIB_REQUIRED\t+= march=rv64imafd/mabi=lp64d/mcmodel=medany\n+MULTILIB_REQUIRED\t+= march=rv64imac/mabi=lp64\n+MULTILIB_REQUIRED\t+= march=rv64imac/mabi=lp64/mcmodel=medany\n+MULTILIB_REQUIRED\t+= march=rv64imafdc/mabi=lp64d\n+MULTILIB_REQUIRED\t+= march=rv64imafdc/mabi=lp64d/mcmodel=medany"}]}