Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=H:/Verilog/Nios_uart/qsys/ --output-directory=H:/Verilog/Nios_uart/qsys/system_qsys/ --report-file=bsf:H:/Verilog/Nios_uart/qsys/system_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=H:/Verilog/Nios_uart/qsys/system_qsys.qsys
Progress: Loading qsys/system_qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=H:/Verilog/Nios_uart/qsys/ --output-directory=H:/Verilog/Nios_uart/qsys/system_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:H:/Verilog/Nios_uart/qsys/system_qsys.html --report-file=sopcinfo:H:/Verilog/Nios_uart/qsys/system_qsys.sopcinfo --report-file=cmp:H:/Verilog/Nios_uart/qsys/system_qsys.cmp --report-file=qip:H:/Verilog/Nios_uart/qsys/system_qsys/synthesis/system_qsys.qip --report-file=svd --report-file=regmap:H:/Verilog/Nios_uart/qsys/system_qsys/synthesis/system_qsys.regmap --report-file=debuginfo:H:/Verilog/Nios_uart/qsys/system_qsys/synthesis/system_qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=H:/Verilog/Nios_uart/qsys/system_qsys.qsys --language=VERILOG
Progress: Loading qsys/system_qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: system_qsys: Generating system_qsys "system_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 22 connections
Info: merlin_translator_transform: After transform: 13 modules, 50 connections
Info: merlin_domain_transform: After transform: 26 modules, 136 connections
Info: merlin_router_transform: After transform: 33 modules, 164 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 174 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 209 connections
Info: limiter_update_transform: After transform: 48 modules, 211 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 50 modules, 260 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 27 connections
Info: merlin_mm_transform: After transform: 7 modules, 27 connections
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 31 connections
Info: reset_adaptation_transform: After transform: 10 modules, 33 connections
Warning: system_qsys: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: system_qsys: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: nios2: Starting RTL generation for module 'system_qsys_nios2'
Info: nios2:   Generation command is [exec H:/quartusii_13.1/quartus/bin/eperlcmd.exe -I H:/quartusii_13.1/quartus/bin/perl/lib -I H:/quartusii_13.1/quartus/sopc_builder/bin/europa -I H:/quartusii_13.1/quartus/sopc_builder/bin/perl_lib -I H:/quartusii_13.1/quartus/sopc_builder/bin -I H:/quartusii_13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I H:/quartusii_13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I H:/quartusii_13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I H:/quartusii_13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- H:/quartusii_13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_qsys_nios2 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt8738_5523447922933311303.dir/0025_nios2_gen/ --quartus_dir=H:/quartusii_13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt8738_5523447922933311303.dir/0025_nios2_gen//system_qsys_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2021.04.21 16:42:23 (*) Starting Nios II generation
Info: nios2: # 2021.04.21 16:42:23 (*)   Checking for plaintext license.
Info: nios2: # 2021.04.21 16:42:24 (*)   Plaintext license not found.
Info: nios2: # 2021.04.21 16:42:24 (*)   Checking for encrypted license (non-evaluation).
Info: nios2: # 2021.04.21 16:42:25 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2: # 2021.04.21 16:42:25 (*)   Elaborating CPU configuration settings
Info: nios2: # 2021.04.21 16:42:25 (*)   Creating all objects for CPU
Info: nios2: # 2021.04.21 16:42:25 (*)     Testbench
Info: nios2: # 2021.04.21 16:42:25 (*)     Instruction decoding
Info: nios2: # 2021.04.21 16:42:25 (*)       Instruction fields
Info: nios2: # 2021.04.21 16:42:26 (*)       Instruction decodes
Info: nios2: # 2021.04.21 16:42:26 (*)       Signals for RTL simulation waveforms
Info: nios2: # 2021.04.21 16:42:26 (*)       Instruction controls
Info: nios2: # 2021.04.21 16:42:26 (*)     Pipeline frontend
Info: nios2: # 2021.04.21 16:42:26 (*)     Pipeline backend
Info: nios2: # 2021.04.21 16:42:28 (*)   Generating RTL from CPU objects
Info: nios2: # 2021.04.21 16:42:30 (*)   Creating encrypted RTL
Info: nios2: # 2021.04.21 16:42:31 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'system_qsys_nios2'
Info: nios2: "system_qsys" instantiated altera_nios2_qsys "nios2"
Info: ram: Starting RTL generation for module 'system_qsys_ram'
Info: ram:   Generation command is [exec H:/quartusii_13.1/quartus/bin/perl/bin/perl.exe -I H:/quartusii_13.1/quartus/bin/perl/lib -I H:/quartusii_13.1/quartus/sopc_builder/bin/europa -I H:/quartusii_13.1/quartus/sopc_builder/bin/perl_lib -I H:/quartusii_13.1/quartus/sopc_builder/bin -I H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/common -I H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_qsys_ram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt8738_5523447922933311303.dir/0026_ram_gen/ --quartus_dir=H:/quartusii_13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt8738_5523447922933311303.dir/0026_ram_gen//system_qsys_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'system_qsys_ram'
Info: ram: "system_qsys" instantiated altera_avalon_onchip_memory2 "ram"
Info: jtag_uart_0: Starting RTL generation for module 'system_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec H:/quartusii_13.1/quartus/bin/perl/bin/perl.exe -I H:/quartusii_13.1/quartus/bin/perl/lib -I H:/quartusii_13.1/quartus/sopc_builder/bin/europa -I H:/quartusii_13.1/quartus/sopc_builder/bin/perl_lib -I H:/quartusii_13.1/quartus/sopc_builder/bin -I H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/common -I H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_qsys_jtag_uart_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt8738_5523447922933311303.dir/0027_jtag_uart_0_gen/ --quartus_dir=H:/quartusii_13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt8738_5523447922933311303.dir/0027_jtag_uart_0_gen//system_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_qsys_jtag_uart_0'
Info: jtag_uart_0: "system_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "system_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: uart: Starting RTL generation for module 'system_qsys_uart'
Info: uart:   Generation command is [exec H:/quartusii_13.1/quartus/bin/perl/bin/perl.exe -I H:/quartusii_13.1/quartus/bin/perl/lib -I H:/quartusii_13.1/quartus/sopc_builder/bin/europa -I H:/quartusii_13.1/quartus/sopc_builder/bin/perl_lib -I H:/quartusii_13.1/quartus/sopc_builder/bin -I H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/common -I H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- H:/quartusii_13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_qsys_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt8738_5523447922933311303.dir/0029_uart_gen/ --quartus_dir=H:/quartusii_13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt8738_5523447922933311303.dir/0029_uart_gen//system_qsys_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'system_qsys_uart'
Info: uart: "system_qsys" instantiated altera_avalon_uart "uart"
Info: pipeline_bridge_swap_transform: After transform: 44 modules, 148 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: mm_interconnect_0: "system_qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "system_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system_qsys" instantiated altera_reset_controller "rst_controller"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: nios2_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_data_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_translator_avalon_universal_master_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file H:/Verilog/Nios_uart/qsys/system_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file H:/Verilog/Nios_uart/qsys/system_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file H:/Verilog/Nios_uart/qsys/system_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file H:/Verilog/Nios_uart/qsys/system_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: system_qsys: Done "system_qsys" with 27 modules, 48 files, 1204337 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
