
starling firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013594  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bd0  08013768  08013768  00023768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014338  08014338  00030388  2**0
                  CONTENTS
  4 .ARM          00000008  08014338  08014338  00024338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014340  08014340  00030388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014340  08014340  00024340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014344  08014344  00024344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000388  20000000  08014348  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005fa0  20000388  080146d0  00030388  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006328  080146d0  00036328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030388  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ceb8  00000000  00000000  000303b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005ec6  00000000  00000000  0005d270  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002068  00000000  00000000  00063138  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001dc8  00000000  00000000  000651a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a538  00000000  00000000  00066f68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ead9  00000000  00000000  000914a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e5dec  00000000  00000000  000aff79  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00195d65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009ae0  00000000  00000000  00195de0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000388 	.word	0x20000388
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801374c 	.word	0x0801374c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000038c 	.word	0x2000038c
 800020c:	0801374c 	.word	0x0801374c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <LSM_ReadRegister>:


#include "LSM6DSO32.h"


uint8_t LSM_ReadRegister(lsm6dso *imu, uint8_t addr, uint8_t *data) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	72fb      	strb	r3, [r7, #11]
    uint8_t txBuf[2] = { addr | 0x80, 0x00 }; // dummy byte in the middle
 8000fd6:	7afb      	ldrb	r3, [r7, #11]
 8000fd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	753b      	strb	r3, [r7, #20]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	757b      	strb	r3, [r7, #21]
    uint8_t rxBuf[2];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	6858      	ldr	r0, [r3, #4]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	891b      	ldrh	r3, [r3, #8]
 8000fec:	2200      	movs	r2, #0
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f003 fdee 	bl	8004bd0 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2,
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	6818      	ldr	r0, [r3, #0]
 8000ff8:	f107 0210 	add.w	r2, r7, #16
 8000ffc:	f107 0114 	add.w	r1, r7, #20
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2302      	movs	r3, #2
 8001008:	f007 f9d6 	bl	80083b8 <HAL_SPI_TransmitReceive>
 800100c:	4603      	mov	r3, r0
    HAL_MAX_DELAY) == HAL_OK);
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf0c      	ite	eq
 8001012:	2301      	moveq	r3, #1
 8001014:	2300      	movne	r3, #0
 8001016:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2,
 8001018:	75fb      	strb	r3, [r7, #23]

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY)
 800101a:	bf00      	nop
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4618      	mov	r0, r3
 8001022:	f007 fb6b 	bl	80086fc <HAL_SPI_GetState>
 8001026:	4603      	mov	r3, r0
 8001028:	2b01      	cmp	r3, #1
 800102a:	d1f7      	bne.n	800101c <LSM_ReadRegister+0x54>
        ;

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	6858      	ldr	r0, [r3, #4]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	891b      	ldrh	r3, [r3, #8]
 8001034:	2201      	movs	r2, #1
 8001036:	4619      	mov	r1, r3
 8001038:	f003 fdca 	bl	8004bd0 <HAL_GPIO_WritePin>

    if (status == 1) {
 800103c:	7dfb      	ldrb	r3, [r7, #23]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d102      	bne.n	8001048 <LSM_ReadRegister+0x80>
        *data = rxBuf[1];
 8001042:	7c7a      	ldrb	r2, [r7, #17]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	701a      	strb	r2, [r3, #0]
    }

    return status;
 8001048:	7dfb      	ldrb	r3, [r7, #23]

}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <LSM_WriteRegister>:

uint8_t LSM_WriteRegister(lsm6dso *imu, uint8_t regAddr, uint8_t data) {
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	70fb      	strb	r3, [r7, #3]
 800105e:	4613      	mov	r3, r2
 8001060:	70bb      	strb	r3, [r7, #2]
    uint8_t txBuf[2] = { regAddr, data };
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	733b      	strb	r3, [r7, #12]
 8001066:	78bb      	ldrb	r3, [r7, #2]
 8001068:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6858      	ldr	r0, [r3, #4]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	891b      	ldrh	r3, [r3, #8]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f003 fdab 	bl	8004bd0 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	f107 010c 	add.w	r1, r7, #12
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	2202      	movs	r2, #2
 8001088:	f007 f862 	bl	8008150 <HAL_SPI_Transmit>
 800108c:	4603      	mov	r3, r0
            == HAL_OK);
 800108e:	2b00      	cmp	r3, #0
 8001090:	bf0c      	ite	eq
 8001092:	2301      	moveq	r3, #1
 8001094:	2300      	movne	r3, #0
 8001096:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY)
 8001098:	73fb      	strb	r3, [r7, #15]

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800109a:	bf00      	nop
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f007 fb2b 	bl	80086fc <HAL_SPI_GetState>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d1f7      	bne.n	800109c <LSM_WriteRegister+0x4a>

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6858      	ldr	r0, [r3, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	891b      	ldrh	r3, [r3, #8]
 80010b4:	2201      	movs	r2, #1
 80010b6:	4619      	mov	r1, r3
 80010b8:	f003 fd8a 	bl	8004bd0 <HAL_GPIO_WritePin>

    return status;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <LSM_init>:

uint8_t LSM_init(lsm6dso *imu, SPI_HandleTypeDef *spiHandle,
        GPIO_TypeDef *csPinBank, uint16_t csPin) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
 80010d4:	807b      	strh	r3, [r7, #2]
    imu->spiHandle = spiHandle;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	601a      	str	r2, [r3, #0]
    imu->csPinBank = csPinBank;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	605a      	str	r2, [r3, #4]
    imu->csPin = csPin;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	887a      	ldrh	r2, [r7, #2]
 80010e6:	811a      	strh	r2, [r3, #8]

    // check
    uint8_t data;

    LSM_ReadRegister(imu, LSM_WHO_AM_I, &data);
 80010e8:	f107 031f 	add.w	r3, r7, #31
 80010ec:	461a      	mov	r2, r3
 80010ee:	210f      	movs	r1, #15
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff69 	bl	8000fc8 <LSM_ReadRegister>

    if (data != 0x6C) {
 80010f6:	7ffb      	ldrb	r3, [r7, #31]
 80010f8:	2b6c      	cmp	r3, #108	; 0x6c
 80010fa:	d001      	beq.n	8001100 <LSM_init+0x38>
        return 1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e055      	b.n	80011ac <LSM_init+0xe4>
    }

    // software reset
    LSM_WriteRegister(imu, LSM_CTRL3_C, 0x01);
 8001100:	2201      	movs	r2, #1
 8001102:	2112      	movs	r1, #18
 8001104:	68f8      	ldr	r0, [r7, #12]
 8001106:	f7ff ffa4 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(40);
 800110a:	2028      	movs	r0, #40	; 0x28
 800110c:	f003 f858 	bl	80041c0 <HAL_Delay>

    // LSM_WriteRegister(imu, LSM_CTRL1_XL, 0b10101100); // 1010(6.66kHz accelerometer) 11(+/- 16g) 00
    LSM_WriteRegister(imu, LSM_CTRL1_XL, 0b10100100); // 1010(6.66kHz accelerometer) 01(+/- 32g) 00
 8001110:	22a4      	movs	r2, #164	; 0xa4
 8001112:	2110      	movs	r1, #16
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f7ff ff9c 	bl	8001052 <LSM_WriteRegister>

    HAL_Delay(1);
 800111a:	2001      	movs	r0, #1
 800111c:	f003 f850 	bl	80041c0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL2_G, 0b10101100); // 1010 (6.66kHz gyro) 11(2000dps FS) 00
 8001120:	22ac      	movs	r2, #172	; 0xac
 8001122:	2111      	movs	r1, #17
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f7ff ff94 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 800112a:	2001      	movs	r0, #1
 800112c:	f003 f848 	bl	80041c0 <HAL_Delay>

    // 0.070 dps/LSB if +/- 2000 dps
    // https://www.st.com/resource/en/datasheet/lsm6dso32.pdf
    imu->gyroConvDPS = 0.070;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4a20      	ldr	r2, [pc, #128]	; (80011b4 <LSM_init+0xec>)
 8001134:	665a      	str	r2, [r3, #100]	; 0x64

    // 0.976 mg/LSB if +/- 32 G
    imu->accConvG =  0.000976;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	4a1f      	ldr	r2, [pc, #124]	; (80011b8 <LSM_init+0xf0>)
 800113a:	669a      	str	r2, [r3, #104]	; 0x68



    LSM_WriteRegister(imu, LSM_CTRL4_C, 0b00001010); // 00001(drdy_mask until filter inits) 0 1(gyro LPF enable) 0
 800113c:	220a      	movs	r2, #10
 800113e:	2113      	movs	r1, #19
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f7ff ff86 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001146:	2001      	movs	r0, #1
 8001148:	f003 f83a 	bl	80041c0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL6_C, 0b00000000); // 00000 <000>(gyroscope LPF1 bandwidth) 010 = 171 Hz
 800114c:	2200      	movs	r2, #0
 800114e:	2115      	movs	r1, #21
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f7ff ff7e 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001156:	2001      	movs	r0, #1
 8001158:	f003 f832 	bl	80041c0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL7_G, 0b00000000); // <0>(high perf mode) <1>(gyro HPF) <00>(16mHz) 0000
 800115c:	2200      	movs	r2, #0
 800115e:	2116      	movs	r1, #22
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f7ff ff76 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001166:	2001      	movs	r0, #1
 8001168:	f003 f82a 	bl	80041c0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_INT1_CTRL, 0b00000010); // gyro data ready interrupt
 800116c:	2202      	movs	r2, #2
 800116e:	210d      	movs	r1, #13
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f7ff ff6e 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001176:	2001      	movs	r0, #1
 8001178:	f003 f822 	bl	80041c0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_COUNTER_BDR_REG1, 0b10000000); // 1 (pulsed data ready) 0000000
 800117c:	2280      	movs	r2, #128	; 0x80
 800117e:	210b      	movs	r1, #11
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f7ff ff66 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f003 f81a 	bl	80041c0 <HAL_Delay>



    HAL_Delay(100);
 800118c:	2064      	movs	r0, #100	; 0x64
 800118e:	f003 f817 	bl	80041c0 <HAL_Delay>

    imu->gyroDPSOffset[0] = 0;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	639a      	str	r2, [r3, #56]	; 0x38
    imu->gyroDPSOffset[1] = 0;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->gyroDPSOffset[2] = 0;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	641a      	str	r2, [r3, #64]	; 0x40

    return 0;
 80011aa:	2300      	movs	r3, #0
    imu->gyroDPSOffset[1] = calcOffset[0] / calSamples;
    imu->gyroDPSOffset[2] = calcOffset[0] / calSamples;


    return 0;
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3720      	adds	r7, #32
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	3d8f5c29 	.word	0x3d8f5c29
 80011b8:	3a7fda40 	.word	0x3a7fda40

080011bc <LSM_pollsensors>:

uint8_t LSM_pollsensors(lsm6dso *imu) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08c      	sub	sp, #48	; 0x30
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	6078      	str	r0, [r7, #4]
    uint8_t txBuf[13] = { LSM_OUTX_L_G | 0x80, 0x00, 0x00, 0x00, 0x00, 0x00,
 80011c4:	f107 0318 	add.w	r3, r7, #24
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	731a      	strb	r2, [r3, #12]
 80011d2:	23a2      	movs	r3, #162	; 0xa2
 80011d4:	763b      	strb	r3, [r7, #24]
            0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }; // dummy bytes
    uint8_t rxBuf[13];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6858      	ldr	r0, [r3, #4]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	891b      	ldrh	r3, [r3, #8]
 80011de:	2200      	movs	r2, #0
 80011e0:	4619      	mov	r1, r3
 80011e2:	f003 fcf5 	bl	8004bd0 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 13,
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6818      	ldr	r0, [r3, #0]
 80011ea:	f107 0208 	add.w	r2, r7, #8
 80011ee:	f107 0118 	add.w	r1, r7, #24
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	230d      	movs	r3, #13
 80011fa:	f007 f8dd 	bl	80083b8 <HAL_SPI_TransmitReceive>
 80011fe:	4603      	mov	r3, r0
    HAL_MAX_DELAY) == HAL_OK);
 8001200:	2b00      	cmp	r3, #0
 8001202:	bf0c      	ite	eq
 8001204:	2301      	moveq	r3, #1
 8001206:	2300      	movne	r3, #0
 8001208:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 13,
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY)
 800120e:	bf00      	nop
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f007 fa71 	bl	80086fc <HAL_SPI_GetState>
 800121a:	4603      	mov	r3, r0
 800121c:	2b01      	cmp	r3, #1
 800121e:	d1f7      	bne.n	8001210 <LSM_pollsensors+0x54>
        ;

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6858      	ldr	r0, [r3, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	891b      	ldrh	r3, [r3, #8]
 8001228:	2201      	movs	r2, #1
 800122a:	4619      	mov	r1, r3
 800122c:	f003 fcd0 	bl	8004bd0 <HAL_GPIO_WritePin>

    if (status == 1) {
 8001230:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001234:	2b01      	cmp	r3, #1
 8001236:	d13b      	bne.n	80012b0 <LSM_pollsensors+0xf4>
        // 0, gxl, gxh, gyl, gyh etc.
        imu->rawGyro[0] = rxBuf[2] << 8 | rxBuf[1];
 8001238:	7abb      	ldrb	r3, [r7, #10]
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	b21a      	sxth	r2, r3
 800123e:	7a7b      	ldrb	r3, [r7, #9]
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	b21a      	sxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	835a      	strh	r2, [r3, #26]
        imu->rawGyro[1] = rxBuf[4] << 8 | rxBuf[3];
 800124a:	7b3b      	ldrb	r3, [r7, #12]
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	b21a      	sxth	r2, r3
 8001250:	7afb      	ldrb	r3, [r7, #11]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	b21a      	sxth	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	839a      	strh	r2, [r3, #28]
        imu->rawGyro[2] = rxBuf[6] << 8 | rxBuf[5];
 800125c:	7bbb      	ldrb	r3, [r7, #14]
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	b21a      	sxth	r2, r3
 8001262:	7b7b      	ldrb	r3, [r7, #13]
 8001264:	b21b      	sxth	r3, r3
 8001266:	4313      	orrs	r3, r2
 8001268:	b21a      	sxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	83da      	strh	r2, [r3, #30]

        imu->rawAcc[0] = rxBuf[8] << 8 | rxBuf[7];
 800126e:	7c3b      	ldrb	r3, [r7, #16]
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b21a      	sxth	r2, r3
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21a      	sxth	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        imu->rawAcc[1] = rxBuf[10] << 8 | rxBuf[9];
 8001282:	7cbb      	ldrb	r3, [r7, #18]
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	b21a      	sxth	r2, r3
 8001288:	7c7b      	ldrb	r3, [r7, #17]
 800128a:	b21b      	sxth	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b21a      	sxth	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        imu->rawAcc[2] = rxBuf[12] << 8 | rxBuf[11];
 8001296:	7d3b      	ldrb	r3, [r7, #20]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	7cfb      	ldrb	r3, [r7, #19]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

        // convert units
        LSM_Convert(imu);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 f808 	bl	80012c0 <LSM_Convert>

    }

    return status;
 80012b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3728      	adds	r7, #40	; 0x28
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	0000      	movs	r0, r0
	...

080012c0 <LSM_Convert>:

uint8_t LSM_Convert(lsm6dso *imu) {
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
    imu->accGs[0] = imu->rawAcc[0] * imu->accConvG;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    imu->accGs[1] = imu->rawAcc[1] * imu->accConvG;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80012fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
    imu->accGs[2] = imu->rawAcc[2] * imu->accConvG;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 800130a:	ee07 3a90 	vmov	s15, r3
 800130e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

    imu->accMPS[0] = imu->accGs[0] * standardGravity;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f92e 	bl	8000588 <__aeabi_f2d>
 800132c:	a367      	add	r3, pc, #412	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	f7ff f981 	bl	8000638 <__aeabi_dmul>
 8001336:	4603      	mov	r3, r0
 8001338:	460c      	mov	r4, r1
 800133a:	4618      	mov	r0, r3
 800133c:	4621      	mov	r1, r4
 800133e:	f7ff fc73 	bl	8000c28 <__aeabi_d2f>
 8001342:	4602      	mov	r2, r0
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	659a      	str	r2, [r3, #88]	; 0x58
    imu->accMPS[1] = imu->accGs[1] * standardGravity;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f91b 	bl	8000588 <__aeabi_f2d>
 8001352:	a35e      	add	r3, pc, #376	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff f96e 	bl	8000638 <__aeabi_dmul>
 800135c:	4603      	mov	r3, r0
 800135e:	460c      	mov	r4, r1
 8001360:	4618      	mov	r0, r3
 8001362:	4621      	mov	r1, r4
 8001364:	f7ff fc60 	bl	8000c28 <__aeabi_d2f>
 8001368:	4602      	mov	r2, r0
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	65da      	str	r2, [r3, #92]	; 0x5c
    imu->accMPS[2] = imu->accGs[2] * standardGravity;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f908 	bl	8000588 <__aeabi_f2d>
 8001378:	a354      	add	r3, pc, #336	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 800137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137e:	f7ff f95b 	bl	8000638 <__aeabi_dmul>
 8001382:	4603      	mov	r3, r0
 8001384:	460c      	mov	r4, r1
 8001386:	4618      	mov	r0, r3
 8001388:	4621      	mov	r1, r4
 800138a:	f7ff fc4d 	bl	8000c28 <__aeabi_d2f>
 800138e:	4602      	mov	r2, r0
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	661a      	str	r2, [r3, #96]	; 0x60

    imu->gyroDPS[0] = imu->rawGyro[0] * imu->gyroConvDPS - imu->gyroDPSOffset[0];
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800139a:	ee07 3a90 	vmov	s15, r3
 800139e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80013b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edc3 7a08 	vstr	s15, [r3, #32]
    imu->gyroDPS[1] = imu->rawGyro[1] * imu->gyroConvDPS - imu->gyroDPSOffset[1];
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80013da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    imu->gyroDPS[2] = imu->rawGyro[2] * imu->gyroConvDPS - imu->gyroDPSOffset[2];
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001402:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    imu->gyroRPS[0] = imu->gyroDPS[0] * PI / 180;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f8b9 	bl	8000588 <__aeabi_f2d>
 8001416:	a32a      	add	r3, pc, #168	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f90c 	bl	8000638 <__aeabi_dmul>
 8001420:	4603      	mov	r3, r0
 8001422:	460c      	mov	r4, r1
 8001424:	4618      	mov	r0, r3
 8001426:	4621      	mov	r1, r4
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <LSM_Convert+0x208>)
 800142e:	f7ff fa2d 	bl	800088c <__aeabi_ddiv>
 8001432:	4603      	mov	r3, r0
 8001434:	460c      	mov	r4, r1
 8001436:	4618      	mov	r0, r3
 8001438:	4621      	mov	r1, r4
 800143a:	f7ff fbf5 	bl	8000c28 <__aeabi_d2f>
 800143e:	4602      	mov	r2, r0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	62da      	str	r2, [r3, #44]	; 0x2c
    imu->gyroRPS[1] = imu->gyroDPS[1] * PI / 180;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff f89d 	bl	8000588 <__aeabi_f2d>
 800144e:	a31c      	add	r3, pc, #112	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001454:	f7ff f8f0 	bl	8000638 <__aeabi_dmul>
 8001458:	4603      	mov	r3, r0
 800145a:	460c      	mov	r4, r1
 800145c:	4618      	mov	r0, r3
 800145e:	4621      	mov	r1, r4
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <LSM_Convert+0x208>)
 8001466:	f7ff fa11 	bl	800088c <__aeabi_ddiv>
 800146a:	4603      	mov	r3, r0
 800146c:	460c      	mov	r4, r1
 800146e:	4618      	mov	r0, r3
 8001470:	4621      	mov	r1, r4
 8001472:	f7ff fbd9 	bl	8000c28 <__aeabi_d2f>
 8001476:	4602      	mov	r2, r0
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	631a      	str	r2, [r3, #48]	; 0x30
    imu->gyroRPS[2] = imu->gyroDPS[2] * PI / 180;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f881 	bl	8000588 <__aeabi_f2d>
 8001486:	a30e      	add	r3, pc, #56	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148c:	f7ff f8d4 	bl	8000638 <__aeabi_dmul>
 8001490:	4603      	mov	r3, r0
 8001492:	460c      	mov	r4, r1
 8001494:	4618      	mov	r0, r3
 8001496:	4621      	mov	r1, r4
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <LSM_Convert+0x208>)
 800149e:	f7ff f9f5 	bl	800088c <__aeabi_ddiv>
 80014a2:	4603      	mov	r3, r0
 80014a4:	460c      	mov	r4, r1
 80014a6:	4618      	mov	r0, r3
 80014a8:	4621      	mov	r1, r4
 80014aa:	f7ff fbbd 	bl	8000c28 <__aeabi_d2f>
 80014ae:	4602      	mov	r2, r0
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80014b4:	bf00      	nop
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	bf00      	nop
 80014c0:	54442eea 	.word	0x54442eea
 80014c4:	400921fb 	.word	0x400921fb
 80014c8:	40668000 	.word	0x40668000
 80014cc:	3a92a305 	.word	0x3a92a305
 80014d0:	40239d01 	.word	0x40239d01

080014d4 <SPL06_Init>:
/*
 *
 * INITIALISATION
 *
 */
uint8_t SPL06_Init(SPL06 *bar, I2C_HandleTypeDef *i2cHandle, uint8_t i2cAddress) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b094      	sub	sp, #80	; 0x50
 80014d8:	af04      	add	r7, sp, #16
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	4613      	mov	r3, r2
 80014e0:	71fb      	strb	r3, [r7, #7]

    uint8_t status = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    /* Store peripheral data */
    bar->i2cHandle = i2cHandle;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	601a      	str	r2, [r3, #0]
    bar->i2cAddress = i2cAddress << 1;
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	711a      	strb	r2, [r3, #4]

    /* Clear measurements */
    bar->pressure_Pa   = 0.0f;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	629a      	str	r2, [r3, #40]	; 0x28
    bar->temperature_C = 0.0f;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	62da      	str	r2, [r3, #44]	; 0x2c

    uint8_t txBuf[2] = {0x00, 0x00};
 8001508:	2300      	movs	r3, #0
 800150a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800150e:	2300      	movs	r3, #0
 8001510:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    uint8_t rxBuf[2];

    /* Check device ID */
    uint8_t id;

    status += (HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, SPL06_ID, I2C_MEMADD_SIZE_8BIT, rxBuf, 1, 500) == HAL_OK);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	791b      	ldrb	r3, [r3, #4]
 800151c:	b299      	uxth	r1, r3
 800151e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001522:	9302      	str	r3, [sp, #8]
 8001524:	2301      	movs	r3, #1
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2301      	movs	r3, #1
 8001530:	220d      	movs	r2, #13
 8001532:	f003 fd99 	bl	8005068 <HAL_I2C_Mem_Read>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	bf0c      	ite	eq
 800153c:	2301      	moveq	r3, #1
 800153e:	2300      	movne	r3, #0
 8001540:	b2db      	uxtb	r3, r3
 8001542:	b2da      	uxtb	r2, r3
 8001544:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001548:	4413      	add	r3, r2
 800154a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    id = rxBuf[0];
 800154e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001552:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

    /* Make sure device ID matches */
    if (id != 0x10) {
 8001556:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800155a:	2b10      	cmp	r3, #16
 800155c:	d001      	beq.n	8001562 <SPL06_Init+0x8e>

        return 0;
 800155e:	2300      	movs	r3, #0
 8001560:	e139      	b.n	80017d6 <SPL06_Init+0x302>

    }
    HAL_Delay(10);
 8001562:	200a      	movs	r0, #10
 8001564:	f002 fe2c 	bl	80041c0 <HAL_Delay>

    /* Read calibration coefficients */
    uint8_t calibTxBuf[19];
    calibTxBuf[0] = (SPL06_COEF | 0x80);
 8001568:	2390      	movs	r3, #144	; 0x90
 800156a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    uint8_t calibRxBuf[19];

    //status += (HAL_SPI_TransmitReceive(bar->spiHandle, calibTxBuf, calibRxBuf, 19, HAL_MAX_DELAY) == HAL_OK);
    status += (HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, SPL06_COEF, I2C_MEMADD_SIZE_8BIT, calibRxBuf, 19, 500) == HAL_OK);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6818      	ldr	r0, [r3, #0]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	791b      	ldrb	r3, [r3, #4]
 8001576:	b299      	uxth	r1, r3
 8001578:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800157c:	9302      	str	r3, [sp, #8]
 800157e:	2313      	movs	r3, #19
 8001580:	9301      	str	r3, [sp, #4]
 8001582:	f107 0310 	add.w	r3, r7, #16
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	2301      	movs	r3, #1
 800158a:	2210      	movs	r2, #16
 800158c:	f003 fd6c 	bl	8005068 <HAL_I2C_Mem_Read>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	bf0c      	ite	eq
 8001596:	2301      	moveq	r3, #1
 8001598:	2300      	movne	r3, #0
 800159a:	b2db      	uxtb	r3, r3
 800159c:	b2da      	uxtb	r2, r3
 800159e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80015a2:	4413      	add	r3, r2
 80015a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


    /* Convert raw calibration coefficients to signed integers */
    bar->c0 = (uint16_t)calibRxBuf[0] << 4 | (uint16_t)calibRxBuf[1] >> 4;
 80015a8:	7c3b      	ldrb	r3, [r7, #16]
 80015aa:	011b      	lsls	r3, r3, #4
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	7c7b      	ldrb	r3, [r7, #17]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	81da      	strh	r2, [r3, #14]
    bar->c0 = (bar->c0 & 1 << 11) ? (0xF000 | bar->c0) : bar->c0;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d008      	beq.n	80015e0 <SPL06_Init+0x10c>
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015d4:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80015d8:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80015dc:	b21b      	sxth	r3, r3
 80015de:	e002      	b.n	80015e6 <SPL06_Init+0x112>
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	81d3      	strh	r3, [r2, #14]

    bar->c1 = (uint16_t)(calibRxBuf[1] & 0x0f) << 8 | (uint16_t)calibRxBuf[2];
 80015ea:	7c7b      	ldrb	r3, [r7, #17]
 80015ec:	021b      	lsls	r3, r3, #8
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	7cbb      	ldrb	r3, [r7, #18]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	821a      	strh	r2, [r3, #16]
    bar->c1 = (bar->c1 & 1 << 11) ? (0xF000 | bar->c1) : bar->c1;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001608:	b29b      	uxth	r3, r3
 800160a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800160e:	2b00      	cmp	r3, #0
 8001610:	d008      	beq.n	8001624 <SPL06_Init+0x150>
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001618:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800161c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001620:	b21b      	sxth	r3, r3
 8001622:	e002      	b.n	800162a <SPL06_Init+0x156>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	8213      	strh	r3, [r2, #16]

    bar->c00 = (uint32_t)calibRxBuf[3] << 12 | (uint32_t)calibRxBuf[4] << 4 | (uint16_t)calibRxBuf[5] >> 4;
 800162e:	7cfb      	ldrb	r3, [r7, #19]
 8001630:	031a      	lsls	r2, r3, #12
 8001632:	7d3b      	ldrb	r3, [r7, #20]
 8001634:	011b      	lsls	r3, r3, #4
 8001636:	4313      	orrs	r3, r2
 8001638:	7d7a      	ldrb	r2, [r7, #21]
 800163a:	0912      	lsrs	r2, r2, #4
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	4313      	orrs	r3, r2
 8001640:	461a      	mov	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	615a      	str	r2, [r3, #20]
    bar->c00 = (bar->c00 & 1 << 19) ? (0xFFF00000 | bar->c00) : bar->c00;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d006      	beq.n	8001660 <SPL06_Init+0x18c>
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 800165a:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 800165e:	e001      	b.n	8001664 <SPL06_Init+0x190>
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	6153      	str	r3, [r2, #20]

    bar->c10 = (uint32_t)(calibRxBuf[5] & 0x0f) << 16 | (uint32_t)calibRxBuf[6] << 8 | (uint32_t)calibRxBuf[7];
 8001668:	7d7b      	ldrb	r3, [r7, #21]
 800166a:	041b      	lsls	r3, r3, #16
 800166c:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8001670:	7dbb      	ldrb	r3, [r7, #22]
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	4313      	orrs	r3, r2
 8001676:	7dfa      	ldrb	r2, [r7, #23]
 8001678:	4313      	orrs	r3, r2
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	619a      	str	r2, [r3, #24]
    bar->c10 = (bar->c10 & 1 << 19) ? (0xFFF00000 | bar->c10) : bar->c10;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <SPL06_Init+0x1c6>
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8001694:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8001698:	e001      	b.n	800169e <SPL06_Init+0x1ca>
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	6193      	str	r3, [r2, #24]

    bar->c01 = (uint16_t) calibRxBuf[8]  << 8 | calibRxBuf[9];
 80016a2:	7e3b      	ldrb	r3, [r7, #24]
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	7e7b      	ldrb	r3, [r7, #25]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	839a      	strh	r2, [r3, #28]
    bar->c11 = (uint16_t) calibRxBuf[10] << 8 | calibRxBuf[11];
 80016b4:	7ebb      	ldrb	r3, [r7, #26]
 80016b6:	021b      	lsls	r3, r3, #8
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	7efb      	ldrb	r3, [r7, #27]
 80016bc:	b21b      	sxth	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	83da      	strh	r2, [r3, #30]
    bar->c20 = (uint16_t) calibRxBuf[12] << 8 | calibRxBuf[13];
 80016c6:	7f3b      	ldrb	r3, [r7, #28]
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	7f7b      	ldrb	r3, [r7, #29]
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	4313      	orrs	r3, r2
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	841a      	strh	r2, [r3, #32]
    bar->c21 = (uint16_t) calibRxBuf[14] << 8 | calibRxBuf[15];
 80016d8:	7fbb      	ldrb	r3, [r7, #30]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b21a      	sxth	r2, r3
 80016de:	7ffb      	ldrb	r3, [r7, #31]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	845a      	strh	r2, [r3, #34]	; 0x22
    bar->c30 = (uint16_t) calibRxBuf[16] << 8 | calibRxBuf[17];
 80016ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	b21a      	sxth	r2, r3
 80016f2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	4313      	orrs	r3, r2
 80016fa:	b21a      	sxth	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	849a      	strh	r2, [r3, #36]	; 0x24
    HAL_Delay(25);
 8001700:	2019      	movs	r0, #25
 8001702:	f002 fd5d 	bl	80041c0 <HAL_Delay>

    /* Set pressure configuration */
    txBuf[0] = 0x33;
 8001706:	2333      	movs	r3, #51	; 0x33
 8001708:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_PRS_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	6818      	ldr	r0, [r3, #0]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	791b      	ldrb	r3, [r3, #4]
 8001714:	b299      	uxth	r1, r3
 8001716:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	2301      	movs	r3, #1
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	2301      	movs	r3, #1
 8001728:	2206      	movs	r2, #6
 800172a:	f003 fba3 	bl	8004e74 <HAL_I2C_Mem_Write>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	bf0c      	ite	eq
 8001734:	2301      	moveq	r3, #1
 8001736:	2300      	movne	r3, #0
 8001738:	b2db      	uxtb	r3, r3
 800173a:	b2da      	uxtb	r2, r3
 800173c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001740:	4413      	add	r3, r2
 8001742:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


    HAL_Delay(10);
 8001746:	200a      	movs	r0, #10
 8001748:	f002 fd3a 	bl	80041c0 <HAL_Delay>

    /* Set temperature configuration */
    txBuf[0] = 0xB3;
 800174c:	23b3      	movs	r3, #179	; 0xb3
 800174e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_TMP_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6818      	ldr	r0, [r3, #0]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	791b      	ldrb	r3, [r3, #4]
 800175a:	b299      	uxth	r1, r3
 800175c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001760:	9302      	str	r3, [sp, #8]
 8001762:	2301      	movs	r3, #1
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	2207      	movs	r2, #7
 8001770:	f003 fb80 	bl	8004e74 <HAL_I2C_Mem_Write>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	bf0c      	ite	eq
 800177a:	2301      	moveq	r3, #1
 800177c:	2300      	movne	r3, #0
 800177e:	b2db      	uxtb	r3, r3
 8001780:	b2da      	uxtb	r2, r3
 8001782:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001786:	4413      	add	r3, r2
 8001788:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    //status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);

    HAL_Delay(10);
 800178c:	200a      	movs	r0, #10
 800178e:	f002 fd17 	bl	80041c0 <HAL_Delay>

    /* Set measurement configuration */
    txBuf[0] = 0xFF ;
 8001792:	23ff      	movs	r3, #255	; 0xff
 8001794:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_MEAS_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6818      	ldr	r0, [r3, #0]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	791b      	ldrb	r3, [r3, #4]
 80017a0:	b299      	uxth	r1, r3
 80017a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80017a6:	9302      	str	r3, [sp, #8]
 80017a8:	2301      	movs	r3, #1
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	2301      	movs	r3, #1
 80017b4:	2208      	movs	r2, #8
 80017b6:	f003 fb5d 	bl	8004e74 <HAL_I2C_Mem_Write>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	bf0c      	ite	eq
 80017c0:	2301      	moveq	r3, #1
 80017c2:	2300      	movne	r3, #0
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017cc:	4413      	add	r3, r2
 80017ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    //status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);


    return status;
 80017d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f

}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3740      	adds	r7, #64	; 0x40
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <sxSpiTransmit>:
#include "main.h"
#include "sx1280_custom.h"


void sxSpiTransmit(sx1280_custom *radio, uint8_t *txBuf, uint8_t size) {
 80017de:	b580      	push	{r7, lr}
 80017e0:	b084      	sub	sp, #16
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	60f8      	str	r0, [r7, #12]
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	4613      	mov	r3, r2
 80017ea:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	6858      	ldr	r0, [r3, #4]
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	891b      	ldrh	r3, [r3, #8]
 80017f4:	2200      	movs	r2, #0
 80017f6:	4619      	mov	r1, r3
 80017f8:	f003 f9ea 	bl	8004bd0 <HAL_GPIO_WritePin>
    radio->spi_return = HAL_SPI_Transmit(radio->spiHandle, txBuf, size, 1000);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	6818      	ldr	r0, [r3, #0]
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	b29a      	uxth	r2, r3
 8001804:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001808:	68b9      	ldr	r1, [r7, #8]
 800180a:	f006 fca1 	bl	8008150 <HAL_SPI_Transmit>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	6858      	ldr	r0, [r3, #4]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	891b      	ldrh	r3, [r3, #8]
 8001820:	2201      	movs	r2, #1
 8001822:	4619      	mov	r1, r3
 8001824:	f003 f9d4 	bl	8004bd0 <HAL_GPIO_WritePin>
}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <sxSpiTransmitReceive>:
void sxSpiTransmitReceive(sx1280_custom *radio, uint8_t *txBuf, uint8_t *rxBuf, uint8_t size) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af02      	add	r7, sp, #8
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
 800183c:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	6858      	ldr	r0, [r3, #4]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	891b      	ldrh	r3, [r3, #8]
 8001846:	2200      	movs	r2, #0
 8001848:	4619      	mov	r1, r3
 800184a:	f003 f9c1 	bl	8004bd0 <HAL_GPIO_WritePin>
    radio->spi_return = HAL_SPI_TransmitReceive(radio->spiHandle,txBuf,rxBuf,size,1000);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6818      	ldr	r0, [r3, #0]
 8001852:	78fb      	ldrb	r3, [r7, #3]
 8001854:	b29a      	uxth	r2, r3
 8001856:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	4613      	mov	r3, r2
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	68b9      	ldr	r1, [r7, #8]
 8001862:	f006 fda9 	bl	80083b8 <HAL_SPI_TransmitReceive>
 8001866:	4603      	mov	r3, r0
 8001868:	461a      	mov	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6858      	ldr	r0, [r3, #4]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	891b      	ldrh	r3, [r3, #8]
 8001878:	2201      	movs	r2, #1
 800187a:	4619      	mov	r1, r3
 800187c:	f003 f9a8 	bl	8004bd0 <HAL_GPIO_WritePin>
}
 8001880:	bf00      	nop
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <sxInit>:


void sxInit(sx1280_custom *radio, SPI_HandleTypeDef *spiHandle,
        GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af02      	add	r7, sp, #8
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	807b      	strh	r3, [r7, #2]

    radio->spiHandle = spiHandle;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	68ba      	ldr	r2, [r7, #8]
 800189a:	601a      	str	r2, [r3, #0]
    radio->csPinBank = csPinBank;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	605a      	str	r2, [r3, #4]
    radio->csPin = csPin;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	887a      	ldrh	r2, [r7, #2]
 80018a6:	811a      	strh	r2, [r3, #8]


    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2140      	movs	r1, #64	; 0x40
 80018ac:	4825      	ldr	r0, [pc, #148]	; (8001944 <sxInit+0xbc>)
 80018ae:	f003 f98f 	bl	8004bd0 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80018b2:	2002      	movs	r0, #2
 80018b4:	f002 fc84 	bl	80041c0 <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 80018b8:	2201      	movs	r2, #1
 80018ba:	2140      	movs	r1, #64	; 0x40
 80018bc:	4821      	ldr	r0, [pc, #132]	; (8001944 <sxInit+0xbc>)
 80018be:	f003 f987 	bl	8004bd0 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80018c2:	2002      	movs	r0, #2
 80018c4:	f002 fc7c 	bl	80041c0 <HAL_Delay>

    SetStandbyRC(radio);
 80018c8:	68f8      	ldr	r0, [r7, #12]
 80018ca:	f000 f850 	bl	800196e <SetStandbyRC>
    HAL_Delay(3);
 80018ce:	2003      	movs	r0, #3
 80018d0:	f002 fc76 	bl	80041c0 <HAL_Delay>
    setPacketLora(radio);
 80018d4:	68f8      	ldr	r0, [r7, #12]
 80018d6:	f000 f875 	bl	80019c4 <setPacketLora>
    HAL_Delay(2);
 80018da:	2002      	movs	r0, #2
 80018dc:	f002 fc70 	bl	80041c0 <HAL_Delay>
    SetRfFrequency2(radio);
 80018e0:	68f8      	ldr	r0, [r7, #12]
 80018e2:	f000 f859 	bl	8001998 <SetRfFrequency2>
    HAL_Delay(2);
 80018e6:	2002      	movs	r0, #2
 80018e8:	f002 fc6a 	bl	80041c0 <HAL_Delay>

    SetBufferBaseAddresses(radio, 0, 0); // 127
 80018ec:	2200      	movs	r2, #0
 80018ee:	2100      	movs	r1, #0
 80018f0:	68f8      	ldr	r0, [r7, #12]
 80018f2:	f000 f897 	bl	8001a24 <SetBufferBaseAddresses>
    HAL_Delay(1);
 80018f6:	2001      	movs	r0, #1
 80018f8:	f002 fc62 	bl	80041c0 <HAL_Delay>
    SetModulationParams(radio, 0x90, 0x0A, 0x01); // Spreading factor 9, 1600 BW (0x0A), CR 4/5
 80018fc:	2301      	movs	r3, #1
 80018fe:	220a      	movs	r2, #10
 8001900:	2190      	movs	r1, #144	; 0x90
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f000 f8a8 	bl	8001a58 <SetModulationParams>
    HAL_Delay(1);
 8001908:	2001      	movs	r0, #1
 800190a:	f002 fc59 	bl	80041c0 <HAL_Delay>

    WriteRegisterByte(radio, 0x925, 0x32); // must be used for SF9-12. Different for 5-8 (page 112)
 800190e:	2232      	movs	r2, #50	; 0x32
 8001910:	f640 1125 	movw	r1, #2341	; 0x925
 8001914:	68f8      	ldr	r0, [r7, #12]
 8001916:	f000 f98c 	bl	8001c32 <WriteRegisterByte>

    HAL_Delay(1);
 800191a:	2001      	movs	r0, #1
 800191c:	f002 fc50 	bl	80041c0 <HAL_Delay>
    SetPacketParamsLora(radio, 12, 0x80, 32, 0x20, 0x40); // 12 symbol preamble, implicit header, 32 byte payload, CRC enabled, Normal IQ
 8001920:	2340      	movs	r3, #64	; 0x40
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	2320      	movs	r3, #32
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	2320      	movs	r3, #32
 800192a:	2280      	movs	r2, #128	; 0x80
 800192c:	210c      	movs	r1, #12
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f000 f8b3 	bl	8001a9a <SetPacketParamsLora>
    HAL_Delay(1);
 8001934:	2001      	movs	r0, #1
 8001936:	f002 fc43 	bl	80041c0 <HAL_Delay>
}
 800193a:	bf00      	nop
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40020400 	.word	0x40020400

08001948 <sxSetDio1Pin>:

void sxSetDio1Pin(sx1280_custom *radio, GPIO_TypeDef *Dio1PinBank, uint16_t Dio1Pin) {
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	4613      	mov	r3, r2
 8001954:	80fb      	strh	r3, [r7, #6]
    radio->Dio1PinBank = Dio1PinBank;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	60da      	str	r2, [r3, #12]
    radio->Dio1Pin = Dio1Pin;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	88fa      	ldrh	r2, [r7, #6]
 8001960:	821a      	strh	r2, [r3, #16]
}
 8001962:	bf00      	nop
 8001964:	3714      	adds	r7, #20
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <SetStandbyRC>:

void SetStandbyRC(sx1280_custom *radio) {
 800196e:	b580      	push	{r7, lr}
 8001970:	b084      	sub	sp, #16
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[2];
    uint8_t loraTxBuf[] = { 0x80, 0x00 }; // Standby RC
 8001976:	2380      	movs	r3, #128	; 0x80
 8001978:	723b      	strb	r3, [r7, #8]
 800197a:	2300      	movs	r3, #0
 800197c:	727b      	strb	r3, [r7, #9]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 2);
 800197e:	f107 020c 	add.w	r2, r7, #12
 8001982:	f107 0108 	add.w	r1, r7, #8
 8001986:	2302      	movs	r3, #2
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff51 	bl	8001830 <sxSpiTransmitReceive>
}
 800198e:	bf00      	nop
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <SetRfFrequency2>:
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x86, 0xBD, 0x3B, 0x14 }; // SetRfFrequency
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 4);
}

void SetRfFrequency2(sx1280_custom *radio) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
    // 52e6/(2^18) multiples of
    // 2.46 = 2.46 * 10^9/(52e6/(2^18)) = 12401428 = 0xBD3B14
    // uint32_t rfFreq = 12401428;

    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x86, 0xBE, 0xC4, 0xEC }; // SetRfFrequency
 80019a0:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <SetRfFrequency2+0x28>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	60bb      	str	r3, [r7, #8]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 4);
 80019a6:	f107 020c 	add.w	r2, r7, #12
 80019aa:	f107 0108 	add.w	r1, r7, #8
 80019ae:	2304      	movs	r3, #4
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff ff3d 	bl	8001830 <sxSpiTransmitReceive>
}
 80019b6:	bf00      	nop
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	0801376c 	.word	0x0801376c

080019c4 <setPacketLora>:

void setPacketLora(sx1280_custom *radio) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[2];
    uint8_t loraTxBuf[] = { 0x8A, 0x01 }; // Set packet to lora
 80019cc:	4b07      	ldr	r3, [pc, #28]	; (80019ec <setPacketLora+0x28>)
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	813b      	strh	r3, [r7, #8]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 2);
 80019d2:	f107 020c 	add.w	r2, r7, #12
 80019d6:	f107 0108 	add.w	r1, r7, #8
 80019da:	2302      	movs	r3, #2
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff ff27 	bl	8001830 <sxSpiTransmitReceive>
}
 80019e2:	bf00      	nop
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	08013770 	.word	0x08013770

080019f0 <SetTxParams>:

void SetTxParams(sx1280_custom *radio, uint8_t power, uint8_t rampTime) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	70fb      	strb	r3, [r7, #3]
 80019fc:	4613      	mov	r3, r2
 80019fe:	70bb      	strb	r3, [r7, #2]
    uint8_t loraRxBuf[3];
    // Set to -12 dBm = 0.06 mW
    uint8_t loraTxBuf[] = { 0x8E, power, rampTime };
 8001a00:	238e      	movs	r3, #142	; 0x8e
 8001a02:	723b      	strb	r3, [r7, #8]
 8001a04:	78fb      	ldrb	r3, [r7, #3]
 8001a06:	727b      	strb	r3, [r7, #9]
 8001a08:	78bb      	ldrb	r3, [r7, #2]
 8001a0a:	72bb      	strb	r3, [r7, #10]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 3);
 8001a0c:	f107 020c 	add.w	r2, r7, #12
 8001a10:	f107 0108 	add.w	r1, r7, #8
 8001a14:	2303      	movs	r3, #3
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff ff0a 	bl	8001830 <sxSpiTransmitReceive>
}
 8001a1c:	bf00      	nop
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <SetBufferBaseAddresses>:

void SetBufferBaseAddresses(sx1280_custom *radio, uint8_t txBaseAddress, uint8_t rxBaseAddress) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	70fb      	strb	r3, [r7, #3]
 8001a30:	4613      	mov	r3, r2
 8001a32:	70bb      	strb	r3, [r7, #2]
    uint8_t loraRxBuf[3];
    uint8_t loraTxBuf[] = { 0x8F, txBaseAddress, rxBaseAddress };
 8001a34:	238f      	movs	r3, #143	; 0x8f
 8001a36:	723b      	strb	r3, [r7, #8]
 8001a38:	78fb      	ldrb	r3, [r7, #3]
 8001a3a:	727b      	strb	r3, [r7, #9]
 8001a3c:	78bb      	ldrb	r3, [r7, #2]
 8001a3e:	72bb      	strb	r3, [r7, #10]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001a40:	f107 020c 	add.w	r2, r7, #12
 8001a44:	f107 0108 	add.w	r1, r7, #8
 8001a48:	2303      	movs	r3, #3
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff fef0 	bl	8001830 <sxSpiTransmitReceive>
}
 8001a50:	bf00      	nop
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <SetModulationParams>:

void SetModulationParams(sx1280_custom *radio, uint8_t modParam1, uint8_t modParam2,
        uint8_t modParam3) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	4608      	mov	r0, r1
 8001a62:	4611      	mov	r1, r2
 8001a64:	461a      	mov	r2, r3
 8001a66:	4603      	mov	r3, r0
 8001a68:	70fb      	strb	r3, [r7, #3]
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	70bb      	strb	r3, [r7, #2]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	707b      	strb	r3, [r7, #1]
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x8B, modParam1, modParam2, modParam3 };
 8001a72:	238b      	movs	r3, #139	; 0x8b
 8001a74:	723b      	strb	r3, [r7, #8]
 8001a76:	78fb      	ldrb	r3, [r7, #3]
 8001a78:	727b      	strb	r3, [r7, #9]
 8001a7a:	78bb      	ldrb	r3, [r7, #2]
 8001a7c:	72bb      	strb	r3, [r7, #10]
 8001a7e:	787b      	ldrb	r3, [r7, #1]
 8001a80:	72fb      	strb	r3, [r7, #11]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001a82:	f107 020c 	add.w	r2, r7, #12
 8001a86:	f107 0108 	add.w	r1, r7, #8
 8001a8a:	2304      	movs	r3, #4
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff fecf 	bl	8001830 <sxSpiTransmitReceive>
}
 8001a92:	bf00      	nop
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <SetPacketParamsLora>:

void SetPacketParamsLora(sx1280_custom *radio, uint8_t param1, uint8_t param2, uint8_t param3,
        uint8_t param4, uint8_t param5) {
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b084      	sub	sp, #16
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	4608      	mov	r0, r1
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	70fb      	strb	r3, [r7, #3]
 8001aac:	460b      	mov	r3, r1
 8001aae:	70bb      	strb	r3, [r7, #2]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	707b      	strb	r3, [r7, #1]
    uint8_t loraTxBuf[] = { 0x8C, param1, param2, param3, param4, param5 };
 8001ab4:	238c      	movs	r3, #140	; 0x8c
 8001ab6:	723b      	strb	r3, [r7, #8]
 8001ab8:	78fb      	ldrb	r3, [r7, #3]
 8001aba:	727b      	strb	r3, [r7, #9]
 8001abc:	78bb      	ldrb	r3, [r7, #2]
 8001abe:	72bb      	strb	r3, [r7, #10]
 8001ac0:	787b      	ldrb	r3, [r7, #1]
 8001ac2:	72fb      	strb	r3, [r7, #11]
 8001ac4:	7e3b      	ldrb	r3, [r7, #24]
 8001ac6:	733b      	strb	r3, [r7, #12]
 8001ac8:	7f3b      	ldrb	r3, [r7, #28]
 8001aca:	737b      	strb	r3, [r7, #13]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001acc:	f107 0308 	add.w	r3, r7, #8
 8001ad0:	2206      	movs	r2, #6
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff fe82 	bl	80017de <sxSpiTransmit>
}
 8001ada:	bf00      	nop
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <WriteBuffer>:

void WriteBuffer(sx1280_custom *radio, uint8_t offset, uint8_t *data, uint8_t size) {
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b086      	sub	sp, #24
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	60f8      	str	r0, [r7, #12]
 8001aea:	607a      	str	r2, [r7, #4]
 8001aec:	461a      	mov	r2, r3
 8001aee:	460b      	mov	r3, r1
 8001af0:	72fb      	strb	r3, [r7, #11]
 8001af2:	4613      	mov	r3, r2
 8001af4:	72bb      	strb	r3, [r7, #10]
    uint8_t loraTxBuf[] = { 0x1A, offset };
 8001af6:	231a      	movs	r3, #26
 8001af8:	753b      	strb	r3, [r7, #20]
 8001afa:	7afb      	ldrb	r3, [r7, #11]
 8001afc:	757b      	strb	r3, [r7, #21]

    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6858      	ldr	r0, [r3, #4]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	891b      	ldrh	r3, [r3, #8]
 8001b06:	2200      	movs	r2, #0
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f003 f861 	bl	8004bd0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(radio->spiHandle, loraTxBuf, sizeof(loraTxBuf), 1000);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6818      	ldr	r0, [r3, #0]
 8001b12:	f107 0114 	add.w	r1, r7, #20
 8001b16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	f006 fb18 	bl	8008150 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(radio->spiHandle, data, size, 1000);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	6818      	ldr	r0, [r3, #0]
 8001b24:	7abb      	ldrb	r3, [r7, #10]
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b2c:	6879      	ldr	r1, [r7, #4]
 8001b2e:	f006 fb0f 	bl	8008150 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6858      	ldr	r0, [r3, #4]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	891b      	ldrh	r3, [r3, #8]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	f003 f847 	bl	8004bd0 <HAL_GPIO_WritePin>

}
 8001b42:	bf00      	nop
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <SetDioIrqParams>:
    HAL_SPI_Receive(radio->spiHandle, data, size, 1000);
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
}

void SetDioIrqParams(sx1280_custom *radio, uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask,
        uint16_t dio3Mask) {
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b088      	sub	sp, #32
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	4608      	mov	r0, r1
 8001b54:	4611      	mov	r1, r2
 8001b56:	461a      	mov	r2, r3
 8001b58:	4603      	mov	r3, r0
 8001b5a:	817b      	strh	r3, [r7, #10]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	813b      	strh	r3, [r7, #8]
 8001b60:	4613      	mov	r3, r2
 8001b62:	80fb      	strh	r3, [r7, #6]
    uint8_t loraTxBuf[9];
    loraTxBuf[0] = 0x8D;
 8001b64:	238d      	movs	r3, #141	; 0x8d
 8001b66:	753b      	strb	r3, [r7, #20]
    loraTxBuf[1] = (uint8_t) ((irqMask >> 8) & 0x00FF);
 8001b68:	897b      	ldrh	r3, [r7, #10]
 8001b6a:	0a1b      	lsrs	r3, r3, #8
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	757b      	strb	r3, [r7, #21]
    loraTxBuf[2] = (uint8_t) (irqMask & 0x00FF);
 8001b72:	897b      	ldrh	r3, [r7, #10]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	75bb      	strb	r3, [r7, #22]
    loraTxBuf[3] = (uint8_t) ((dio1Mask >> 8) & 0x00FF);
 8001b78:	893b      	ldrh	r3, [r7, #8]
 8001b7a:	0a1b      	lsrs	r3, r3, #8
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	75fb      	strb	r3, [r7, #23]
    loraTxBuf[4] = (uint8_t) (dio1Mask & 0x00FF);
 8001b82:	893b      	ldrh	r3, [r7, #8]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	763b      	strb	r3, [r7, #24]
    loraTxBuf[5] = (uint8_t) ((dio2Mask >> 8) & 0x00FF);
 8001b88:	88fb      	ldrh	r3, [r7, #6]
 8001b8a:	0a1b      	lsrs	r3, r3, #8
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	767b      	strb	r3, [r7, #25]
    loraTxBuf[6] = (uint8_t) (dio2Mask & 0x00FF);
 8001b92:	88fb      	ldrh	r3, [r7, #6]
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	76bb      	strb	r3, [r7, #26]
    loraTxBuf[7] = (uint8_t) ((dio3Mask >> 8) & 0x00FF);
 8001b98:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b9a:	0a1b      	lsrs	r3, r3, #8
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	76fb      	strb	r3, [r7, #27]
    loraTxBuf[8] = (uint8_t) (dio3Mask & 0x00FF);
 8001ba2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	773b      	strb	r3, [r7, #28]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	2209      	movs	r2, #9
 8001bae:	4619      	mov	r1, r3
 8001bb0:	68f8      	ldr	r0, [r7, #12]
 8001bb2:	f7ff fe14 	bl	80017de <sxSpiTransmit>
}
 8001bb6:	bf00      	nop
 8001bb8:	3720      	adds	r7, #32
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <ClrIrqStatus>:

void ClrIrqStatus(sx1280_custom *radio, uint16_t irqMask) {
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b084      	sub	sp, #16
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	807b      	strh	r3, [r7, #2]
    uint8_t buf[3];
    buf[0] = 0X97;
 8001bca:	2397      	movs	r3, #151	; 0x97
 8001bcc:	733b      	strb	r3, [r7, #12]
    buf[1] = (uint8_t) (((uint16_t) irqMask >> 8) & 0x00FF);
 8001bce:	887b      	ldrh	r3, [r7, #2]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) ((uint16_t) irqMask & 0x00FF);
 8001bd8:	887b      	ldrh	r3, [r7, #2]
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	73bb      	strb	r3, [r7, #14]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	2203      	movs	r2, #3
 8001be4:	4619      	mov	r1, r3
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7ff fdf9 	bl	80017de <sxSpiTransmit>
}
 8001bec:	bf00      	nop
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <SetTx>:

void SetTx(sx1280_custom *radio, uint8_t periodBase, uint16_t periodBaseCount) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	70fb      	strb	r3, [r7, #3]
 8001c00:	4613      	mov	r3, r2
 8001c02:	803b      	strh	r3, [r7, #0]
    uint8_t buf[4];
    buf[0] = 0X83;
 8001c04:	2383      	movs	r3, #131	; 0x83
 8001c06:	733b      	strb	r3, [r7, #12]
    buf[1] = periodBase;
 8001c08:	78fb      	ldrb	r3, [r7, #3]
 8001c0a:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) (((uint16_t) periodBaseCount >> 8) & 0x00FF);
 8001c0c:	883b      	ldrh	r3, [r7, #0]
 8001c0e:	0a1b      	lsrs	r3, r3, #8
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	73bb      	strb	r3, [r7, #14]
    buf[3] = (uint8_t) ((uint16_t) periodBaseCount & 0x00FF);
 8001c16:	883b      	ldrh	r3, [r7, #0]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8001c1c:	f107 030c 	add.w	r3, r7, #12
 8001c20:	2204      	movs	r2, #4
 8001c22:	4619      	mov	r1, r3
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7ff fdda 	bl	80017de <sxSpiTransmit>
}
 8001c2a:	bf00      	nop
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <WriteRegisterByte>:

void GetRxBufferStatus(sx1280_custom *radio) {

}

void WriteRegisterByte(sx1280_custom *radio, uint16_t address, uint8_t data) {
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b084      	sub	sp, #16
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	807b      	strh	r3, [r7, #2]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	707b      	strb	r3, [r7, #1]
    uint8_t loraTxBuf[4];
    loraTxBuf[0] = 0x18;
 8001c42:	2318      	movs	r3, #24
 8001c44:	733b      	strb	r3, [r7, #12]
    loraTxBuf[1] = (uint8_t) (((uint16_t) address >> 8) & 0x00FF);
 8001c46:	887b      	ldrh	r3, [r7, #2]
 8001c48:	0a1b      	lsrs	r3, r3, #8
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	737b      	strb	r3, [r7, #13]
    loraTxBuf[2] = (uint8_t) ((uint16_t) address & 0x00FF);
 8001c50:	887b      	ldrh	r3, [r7, #2]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	73bb      	strb	r3, [r7, #14]
    loraTxBuf[3] = data;
 8001c56:	787b      	ldrb	r3, [r7, #1]
 8001c58:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001c5a:	f107 030c 	add.w	r3, r7, #12
 8001c5e:	2204      	movs	r2, #4
 8001c60:	4619      	mov	r1, r3
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f7ff fdbb 	bl	80017de <sxSpiTransmit>
}
 8001c68:	bf00      	nop
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <Quaternion_set>:
#include <stdlib.h>
#include <assert.h>
#include <math.h>

void Quaternion_set(float w, float v1, float v2, float v3, Quaternion* output)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	ed87 0a05 	vstr	s0, [r7, #20]
 8001c7a:	edc7 0a04 	vstr	s1, [r7, #16]
 8001c7e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001c82:	edc7 1a02 	vstr	s3, [r7, #8]
 8001c86:	6078      	str	r0, [r7, #4]
    assert(output != NULL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d105      	bne.n	8001c9a <Quaternion_set+0x2a>
 8001c8e:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <Quaternion_set+0x4c>)
 8001c90:	4a0b      	ldr	r2, [pc, #44]	; (8001cc0 <Quaternion_set+0x50>)
 8001c92:	211b      	movs	r1, #27
 8001c94:	480b      	ldr	r0, [pc, #44]	; (8001cc4 <Quaternion_set+0x54>)
 8001c96:	f00d f97f 	bl	800ef98 <__assert_func>
    output->w = w;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	601a      	str	r2, [r3, #0]
    output->v[0] = v1;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	605a      	str	r2, [r3, #4]
    output->v[1] = v2;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	609a      	str	r2, [r3, #8]
    output->v[2] = v3;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
}
 8001cb2:	bf00      	nop
 8001cb4:	3718      	adds	r7, #24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	08013774 	.word	0x08013774
 8001cc0:	08013d78 	.word	0x08013d78
 8001cc4:	08013784 	.word	0x08013784

08001cc8 <Quaternion_setIdentity>:

void Quaternion_setIdentity(Quaternion* q)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
    assert(q != NULL);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d105      	bne.n	8001ce2 <Quaternion_setIdentity+0x1a>
 8001cd6:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <Quaternion_setIdentity+0x38>)
 8001cd8:	4a0a      	ldr	r2, [pc, #40]	; (8001d04 <Quaternion_setIdentity+0x3c>)
 8001cda:	2124      	movs	r1, #36	; 0x24
 8001cdc:	480a      	ldr	r0, [pc, #40]	; (8001d08 <Quaternion_setIdentity+0x40>)
 8001cde:	f00d f95b 	bl	800ef98 <__assert_func>
    Quaternion_set(1, 0, 0, 0, q);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	eddf 1a09 	vldr	s3, [pc, #36]	; 8001d0c <Quaternion_setIdentity+0x44>
 8001ce8:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8001d0c <Quaternion_setIdentity+0x44>
 8001cec:	eddf 0a07 	vldr	s1, [pc, #28]	; 8001d0c <Quaternion_setIdentity+0x44>
 8001cf0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001cf4:	f7ff ffbc 	bl	8001c70 <Quaternion_set>
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	080137a0 	.word	0x080137a0
 8001d04:	08013d88 	.word	0x08013d88
 8001d08:	08013784 	.word	0x08013784
 8001d0c:	00000000 	.word	0x00000000

08001d10 <Quaternion_copy>:

void Quaternion_copy(Quaternion* q, Quaternion* output)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
    Quaternion_set(q->w, q->v[0], q->v[1], q->v[2], output);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	edd3 7a00 	vldr	s15, [r3]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	ed93 6a03 	vldr	s12, [r3, #12]
 8001d32:	6838      	ldr	r0, [r7, #0]
 8001d34:	eef0 1a46 	vmov.f32	s3, s12
 8001d38:	eeb0 1a66 	vmov.f32	s2, s13
 8001d3c:	eef0 0a47 	vmov.f32	s1, s14
 8001d40:	eeb0 0a67 	vmov.f32	s0, s15
 8001d44:	f7ff ff94 	bl	8001c70 <Quaternion_set>
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <Quaternion_toEulerZYX>:
    output->v[1] = cy * cr * sp + sy * sr * cp;
    output->v[2] = sy * cr * cp - cy * sr * sp;
}

void Quaternion_toEulerZYX(Quaternion* q, float output[3])
{
 8001d50:	b5b0      	push	{r4, r5, r7, lr}
 8001d52:	b088      	sub	sp, #32
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
    assert(output != NULL);
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d105      	bne.n	8001d6c <Quaternion_toEulerZYX+0x1c>
 8001d60:	4b87      	ldr	r3, [pc, #540]	; (8001f80 <Quaternion_toEulerZYX+0x230>)
 8001d62:	4a88      	ldr	r2, [pc, #544]	; (8001f84 <Quaternion_toEulerZYX+0x234>)
 8001d64:	2185      	movs	r1, #133	; 0x85
 8001d66:	4888      	ldr	r0, [pc, #544]	; (8001f88 <Quaternion_toEulerZYX+0x238>)
 8001d68:	f00d f916 	bl	800ef98 <__assert_func>

    // Roll (x-axis rotation)
    float sinr_cosp = +2.0 * (q->w * q->v[0] + q->v[1] * q->v[2]);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	ed93 7a00 	vldr	s14, [r3]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d90:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d94:	edc7 7a07 	vstr	s15, [r7, #28]
    float cosr_cosp = +1.0 - 2.0 * (q->v[0] * q->v[0] + q->v[1] * q->v[1]);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001da4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	edd3 6a02 	vldr	s13, [r3, #8]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001db4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dbc:	ee17 0a90 	vmov	r0, s15
 8001dc0:	f7fe fbe2 	bl	8000588 <__aeabi_f2d>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	f7fe fa80 	bl	80002cc <__adddf3>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	460c      	mov	r4, r1
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	f04f 0000 	mov.w	r0, #0
 8001dd8:	496c      	ldr	r1, [pc, #432]	; (8001f8c <Quaternion_toEulerZYX+0x23c>)
 8001dda:	f7fe fa75 	bl	80002c8 <__aeabi_dsub>
 8001dde:	4603      	mov	r3, r0
 8001de0:	460c      	mov	r4, r1
 8001de2:	4618      	mov	r0, r3
 8001de4:	4621      	mov	r1, r4
 8001de6:	f7fe ff1f 	bl	8000c28 <__aeabi_d2f>
 8001dea:	4603      	mov	r3, r0
 8001dec:	61bb      	str	r3, [r7, #24]
    output[0] = atan2(sinr_cosp, cosr_cosp);
 8001dee:	69f8      	ldr	r0, [r7, #28]
 8001df0:	f7fe fbca 	bl	8000588 <__aeabi_f2d>
 8001df4:	4604      	mov	r4, r0
 8001df6:	460d      	mov	r5, r1
 8001df8:	69b8      	ldr	r0, [r7, #24]
 8001dfa:	f7fe fbc5 	bl	8000588 <__aeabi_f2d>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	ec43 2b11 	vmov	d1, r2, r3
 8001e06:	ec45 4b10 	vmov	d0, r4, r5
 8001e0a:	f00f ff39 	bl	8011c80 <atan2>
 8001e0e:	ec54 3b10 	vmov	r3, r4, d0
 8001e12:	4618      	mov	r0, r3
 8001e14:	4621      	mov	r1, r4
 8001e16:	f7fe ff07 	bl	8000c28 <__aeabi_d2f>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	601a      	str	r2, [r3, #0]

    // Pitch (y-axis rotation)
    float sinp = +2.0 * (q->w * q->v[1] - q->v[2] * q->v[0]);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	ed93 7a00 	vldr	s14, [r3]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e44:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e48:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabs(sinp) >= 1)
 8001e4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e50:	eef0 7ae7 	vabs.f32	s15, s15
 8001e54:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e60:	db15      	blt.n	8001e8e <Quaternion_toEulerZYX+0x13e>
        output[1] = copysign(M_PI / 2, sinp); // use 90 degrees if out of range
 8001e62:	6978      	ldr	r0, [r7, #20]
 8001e64:	f7fe fb90 	bl	8000588 <__aeabi_f2d>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	460c      	mov	r4, r1
 8001e6c:	ec44 3b11 	vmov	d1, r3, r4
 8001e70:	ed9f 0b41 	vldr	d0, [pc, #260]	; 8001f78 <Quaternion_toEulerZYX+0x228>
 8001e74:	f00d ff52 	bl	800fd1c <copysign>
 8001e78:	ec52 1b10 	vmov	r1, r2, d0
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	1d1c      	adds	r4, r3, #4
 8001e80:	4608      	mov	r0, r1
 8001e82:	4611      	mov	r1, r2
 8001e84:	f7fe fed0 	bl	8000c28 <__aeabi_d2f>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	6023      	str	r3, [r4, #0]
 8001e8c:	e012      	b.n	8001eb4 <Quaternion_toEulerZYX+0x164>
    else
        output[1] = asin(sinp);
 8001e8e:	6978      	ldr	r0, [r7, #20]
 8001e90:	f7fe fb7a 	bl	8000588 <__aeabi_f2d>
 8001e94:	4603      	mov	r3, r0
 8001e96:	460c      	mov	r4, r1
 8001e98:	ec44 3b10 	vmov	d0, r3, r4
 8001e9c:	f00f fe98 	bl	8011bd0 <asin>
 8001ea0:	ec52 1b10 	vmov	r1, r2, d0
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	1d1c      	adds	r4, r3, #4
 8001ea8:	4608      	mov	r0, r1
 8001eaa:	4611      	mov	r1, r2
 8001eac:	f7fe febc 	bl	8000c28 <__aeabi_d2f>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	6023      	str	r3, [r4, #0]

    // Yaw (z-axis rotation)
    float siny_cosp = +2.0 * (q->w * q->v[2] + q->v[0] * q->v[1]);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	ed93 7a00 	vldr	s14, [r3]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ec0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	edd3 6a01 	vldr	s13, [r3, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ed0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001edc:	edc7 7a04 	vstr	s15, [r7, #16]
    float cosy_cosp = +1.0 - 2.0 * (q->v[1] * q->v[1] + q->v[2] * q->v[2]);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001eec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	edd3 6a03 	vldr	s13, [r3, #12]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001efc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f04:	ee17 0a90 	vmov	r0, s15
 8001f08:	f7fe fb3e 	bl	8000588 <__aeabi_f2d>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	f7fe f9dc 	bl	80002cc <__adddf3>
 8001f14:	4603      	mov	r3, r0
 8001f16:	460c      	mov	r4, r1
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4623      	mov	r3, r4
 8001f1c:	f04f 0000 	mov.w	r0, #0
 8001f20:	491a      	ldr	r1, [pc, #104]	; (8001f8c <Quaternion_toEulerZYX+0x23c>)
 8001f22:	f7fe f9d1 	bl	80002c8 <__aeabi_dsub>
 8001f26:	4603      	mov	r3, r0
 8001f28:	460c      	mov	r4, r1
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	f7fe fe7b 	bl	8000c28 <__aeabi_d2f>
 8001f32:	4603      	mov	r3, r0
 8001f34:	60fb      	str	r3, [r7, #12]
    output[2] = atan2(siny_cosp, cosy_cosp);
 8001f36:	6938      	ldr	r0, [r7, #16]
 8001f38:	f7fe fb26 	bl	8000588 <__aeabi_f2d>
 8001f3c:	4604      	mov	r4, r0
 8001f3e:	460d      	mov	r5, r1
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f7fe fb21 	bl	8000588 <__aeabi_f2d>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	ec43 2b11 	vmov	d1, r2, r3
 8001f4e:	ec45 4b10 	vmov	d0, r4, r5
 8001f52:	f00f fe95 	bl	8011c80 <atan2>
 8001f56:	ec52 1b10 	vmov	r1, r2, d0
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	f103 0408 	add.w	r4, r3, #8
 8001f60:	4608      	mov	r0, r1
 8001f62:	4611      	mov	r1, r2
 8001f64:	f7fe fe60 	bl	8000c28 <__aeabi_d2f>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	6023      	str	r3, [r4, #0]
}
 8001f6c:	bf00      	nop
 8001f6e:	3720      	adds	r7, #32
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bdb0      	pop	{r4, r5, r7, pc}
 8001f74:	f3af 8000 	nop.w
 8001f78:	54442d18 	.word	0x54442d18
 8001f7c:	3ff921fb 	.word	0x3ff921fb
 8001f80:	08013774 	.word	0x08013774
 8001f84:	08013da0 	.word	0x08013da0
 8001f88:	08013784 	.word	0x08013784
 8001f8c:	3ff00000 	.word	0x3ff00000

08001f90 <Quaternion_conjugate>:
    output->v[1] = cy * cr * sp + sy * sr * cp;
    output->v[2] = sy * cr * cp - cy * sr * sp;
}

void Quaternion_conjugate(Quaternion* q, Quaternion* output)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
    assert(output != NULL);
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d105      	bne.n	8001fac <Quaternion_conjugate+0x1c>
 8001fa0:	4b12      	ldr	r3, [pc, #72]	; (8001fec <Quaternion_conjugate+0x5c>)
 8001fa2:	4a13      	ldr	r2, [pc, #76]	; (8001ff0 <Quaternion_conjugate+0x60>)
 8001fa4:	21b7      	movs	r1, #183	; 0xb7
 8001fa6:	4813      	ldr	r0, [pc, #76]	; (8001ff4 <Quaternion_conjugate+0x64>)
 8001fa8:	f00c fff6 	bl	800ef98 <__assert_func>
    output->w = q->w;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	601a      	str	r2, [r3, #0]
    output->v[0] = -q->v[0];
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fba:	eef1 7a67 	vneg.f32	s15, s15
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	edc3 7a01 	vstr	s15, [r3, #4]
    output->v[1] = -q->v[1];
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fca:	eef1 7a67 	vneg.f32	s15, s15
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	edc3 7a02 	vstr	s15, [r3, #8]
    output->v[2] = -q->v[2];
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fda:	eef1 7a67 	vneg.f32	s15, s15
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	08013774 	.word	0x08013774
 8001ff0:	08013db8 	.word	0x08013db8
 8001ff4:	08013784 	.word	0x08013784

08001ff8 <Quaternion_multiply>:
        q->v[2] / len,
        output);
}

void Quaternion_multiply(Quaternion* q1, Quaternion* q2, Quaternion* output)
{
 8001ff8:	b590      	push	{r4, r7, lr}
 8001ffa:	b089      	sub	sp, #36	; 0x24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
    assert(output != NULL);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d105      	bne.n	8002016 <Quaternion_multiply+0x1e>
 800200a:	4b58      	ldr	r3, [pc, #352]	; (800216c <Quaternion_multiply+0x174>)
 800200c:	4a58      	ldr	r2, [pc, #352]	; (8002170 <Quaternion_multiply+0x178>)
 800200e:	21d2      	movs	r1, #210	; 0xd2
 8002010:	4858      	ldr	r0, [pc, #352]	; (8002174 <Quaternion_multiply+0x17c>)
 8002012:	f00c ffc1 	bl	800ef98 <__assert_func>
             a*e - b*f - c*g - d*h
        + i (b*e + a*f + c*h- d*g)
        + j (a*g - b*h + c*e + d*f)
        + k (a*h + b*g - c*f + d*e)
    */
    result.w =    q1->w   *q2->w    - q1->v[0]*q2->v[0] - q1->v[1]*q2->v[1] - q1->v[2]*q2->v[2];
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	ed93 7a00 	vldr	s14, [r3]
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	edd3 7a00 	vldr	s15, [r3]
 8002022:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	edd3 6a01 	vldr	s13, [r3, #4]
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002032:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002036:	ee37 7a67 	vsub.f32	s14, s14, s15
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	edd3 7a02 	vldr	s15, [r3, #8]
 8002046:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800204a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	edd3 6a03 	vldr	s13, [r3, #12]
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	edd3 7a03 	vldr	s15, [r3, #12]
 800205a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800205e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002062:	edc7 7a04 	vstr	s15, [r7, #16]
    result.v[0] = q1->v[0]*q2->w    + q1->w   *q2->v[0] + q1->v[1]*q2->v[2] - q1->v[2]*q2->v[1];
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	ed93 7a01 	vldr	s14, [r3, #4]
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	edd3 7a00 	vldr	s15, [r3]
 8002072:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	edd3 6a00 	vldr	s13, [r3]
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002086:	ee37 7a27 	vadd.f32	s14, s14, s15
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	edd3 7a03 	vldr	s15, [r3, #12]
 8002096:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800209a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	edd3 6a03 	vldr	s13, [r3, #12]
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	edd3 7a02 	vldr	s15, [r3, #8]
 80020aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020b2:	edc7 7a05 	vstr	s15, [r7, #20]
    result.v[1] = q1->w   *q2->v[1] - q1->v[0]*q2->v[2] + q1->v[1]*q2->w    + q1->v[2]*q2->v[0];
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	ed93 7a00 	vldr	s14, [r3]
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	edd3 7a02 	vldr	s15, [r3, #8]
 80020c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	edd3 6a01 	vldr	s13, [r3, #4]
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80020d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	edd3 6a02 	vldr	s13, [r3, #8]
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	edd3 7a00 	vldr	s15, [r3]
 80020e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	edd3 6a03 	vldr	s13, [r3, #12]
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80020fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002102:	edc7 7a06 	vstr	s15, [r7, #24]
    result.v[2] = q1->w   *q2->v[2] + q1->v[0]*q2->v[1] - q1->v[1]*q2->v[0] + q1->v[2]*q2->w   ;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	ed93 7a00 	vldr	s14, [r3]
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002112:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	edd3 6a01 	vldr	s13, [r3, #4]
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002122:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002126:	ee37 7a27 	vadd.f32	s14, s14, s15
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	edd3 7a01 	vldr	s15, [r3, #4]
 8002136:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800213a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	edd3 6a03 	vldr	s13, [r3, #12]
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	edd3 7a00 	vldr	s15, [r3]
 800214a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800214e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002152:	edc7 7a07 	vstr	s15, [r7, #28]

    *output = result;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	461c      	mov	r4, r3
 800215a:	f107 0310 	add.w	r3, r7, #16
 800215e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002160:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002164:	bf00      	nop
 8002166:	3724      	adds	r7, #36	; 0x24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd90      	pop	{r4, r7, pc}
 800216c:	08013774 	.word	0x08013774
 8002170:	08013dd0 	.word	0x08013dd0
 8002174:	08013784 	.word	0x08013784

08002178 <Quaternion_rotate>:

void Quaternion_rotate(Quaternion* q, float v[3], float output[3])
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b092      	sub	sp, #72	; 0x48
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
    assert(output != NULL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d105      	bne.n	8002196 <Quaternion_rotate+0x1e>
 800218a:	4bbc      	ldr	r3, [pc, #752]	; (800247c <Quaternion_rotate+0x304>)
 800218c:	4abc      	ldr	r2, [pc, #752]	; (8002480 <Quaternion_rotate+0x308>)
 800218e:	21e6      	movs	r1, #230	; 0xe6
 8002190:	48bc      	ldr	r0, [pc, #752]	; (8002484 <Quaternion_rotate+0x30c>)
 8002192:	f00c ff01 	bl	800ef98 <__assert_func>
    float result[3];

    float ww = q->w * q->w;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	ed93 7a00 	vldr	s14, [r3]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	edd3 7a00 	vldr	s15, [r3]
 80021a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    float xx = q->v[0] * q->v[0];
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	edd3 7a01 	vldr	s15, [r3, #4]
 80021b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ba:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    float yy = q->v[1] * q->v[1];
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	ed93 7a02 	vldr	s14, [r3, #8]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80021ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ce:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    float zz = q->v[2] * q->v[2];
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	ed93 7a03 	vldr	s14, [r3, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	edd3 7a03 	vldr	s15, [r3, #12]
 80021de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    float wx = q->w * q->v[0];
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	ed93 7a00 	vldr	s14, [r3]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80021f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    float wy = q->w * q->v[1];
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	ed93 7a00 	vldr	s14, [r3]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	edd3 7a02 	vldr	s15, [r3, #8]
 8002206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800220a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    float wz = q->w * q->v[2];
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	ed93 7a00 	vldr	s14, [r3]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	edd3 7a03 	vldr	s15, [r3, #12]
 800221a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float xy = q->v[0] * q->v[1];
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	ed93 7a01 	vldr	s14, [r3, #4]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	edd3 7a02 	vldr	s15, [r3, #8]
 800222e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002232:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float xz = q->v[0] * q->v[2];
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	ed93 7a01 	vldr	s14, [r3, #4]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002246:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float yz = q->v[1] * q->v[2];
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	edd3 7a03 	vldr	s15, [r3, #12]
 8002256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800225a:	edc7 7a08 	vstr	s15, [r7, #32]
    // Formula from http://www.euclideanspace.com/maths/algebra/realNormedAlgebra/quaternions/transforms/index.htm
    // p2.x = w*w*p1.x + 2*y*w*p1.z - 2*z*w*p1.y + x*x*p1.x + 2*y*x*p1.y + 2*z*x*p1.z - z*z*p1.x - y*y*p1.x;
    // p2.y = 2*x*y*p1.x + y*y*p1.y + 2*z*y*p1.z + 2*w*z*p1.x - z*z*p1.y + w*w*p1.y - 2*x*w*p1.z - x*x*p1.y;
    // p2.z = 2*x*z*p1.x + 2*y*z*p1.y + z*z*p1.z - 2*w*y*p1.x - y*y*p1.z + 2*w*x*p1.y - x*x*p1.z + w*w*p1.z;

    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	ed93 7a00 	vldr	s14, [r3]
 8002264:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002268:	ee27 7a27 	vmul.f32	s14, s14, s15
 800226c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002270:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	3308      	adds	r3, #8
 8002278:	edd3 7a00 	vldr	s15, [r3]
 800227c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002280:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002284:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002288:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	3304      	adds	r3, #4
 8002290:	edd3 7a00 	vldr	s15, [r3]
 8002294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002298:	ee37 7a67 	vsub.f32	s14, s14, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	edd3 6a00 	vldr	s13, [r3]
 80022a2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80022a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 80022aa:	ee37 7a27 	vadd.f32	s14, s14, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 80022ae:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80022b2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	3304      	adds	r3, #4
 80022ba:	edd3 7a00 	vldr	s15, [r3]
 80022be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022c6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80022ca:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	3308      	adds	r3, #8
 80022d2:	edd3 7a00 	vldr	s15, [r3]
 80022d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022da:	ee37 7a27 	vadd.f32	s14, s14, s15
                zz*v[0] - yy*v[0];
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	edd3 6a00 	vldr	s13, [r3]
 80022e4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80022e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 80022ec:	ee37 7a67 	vsub.f32	s14, s14, s15
                zz*v[0] - yy*v[0];
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	edd3 6a00 	vldr	s13, [r3]
 80022f6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80022fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022fe:	ee77 7a67 	vsub.f32	s15, s14, s15
    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 8002302:	edc7 7a05 	vstr	s15, [r7, #20]
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8002306:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800230a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	edd3 7a00 	vldr	s15, [r3]
 8002314:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	3304      	adds	r3, #4
 800231c:	edd3 6a00 	vldr	s13, [r3]
 8002320:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002324:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002328:	ee37 7a27 	vadd.f32	s14, s14, s15
 800232c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002330:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	3308      	adds	r3, #8
 8002338:	edd3 7a00 	vldr	s15, [r3]
 800233c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002340:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8002344:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002348:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	edd3 7a00 	vldr	s15, [r3]
 8002352:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8002356:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	3304      	adds	r3, #4
 800235e:	edd3 6a00 	vldr	s13, [r3]
 8002362:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002366:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800236a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	3304      	adds	r3, #4
 8002372:	edd3 6a00 	vldr	s13, [r3]
 8002376:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800237a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800237e:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wx*v[2] - xx*v[1];
 8002382:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002386:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	3308      	adds	r3, #8
 800238e:	edd3 7a00 	vldr	s15, [r3]
 8002392:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8002396:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*wx*v[2] - xx*v[1];
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	3304      	adds	r3, #4
 800239e:	edd3 6a00 	vldr	s13, [r3]
 80023a2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80023a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023aa:	ee77 7a67 	vsub.f32	s15, s14, s15
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 80023ae:	edc7 7a06 	vstr	s15, [r7, #24]
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 80023b2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80023b6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	edd3 7a00 	vldr	s15, [r3]
 80023c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80023c8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	3304      	adds	r3, #4
 80023d0:	edd3 7a00 	vldr	s15, [r3]
 80023d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	3308      	adds	r3, #8
 80023e0:	edd3 6a00 	vldr	s13, [r3]
 80023e4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80023e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ec:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 80023f0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80023f4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	edd3 7a00 	vldr	s15, [r3]
 80023fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 8002402:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	3308      	adds	r3, #8
 800240a:	edd3 6a00 	vldr	s13, [r3]
 800240e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002412:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002416:	ee37 7a67 	vsub.f32	s14, s14, s15
 800241a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800241e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	3304      	adds	r3, #4
 8002426:	edd3 7a00 	vldr	s15, [r3]
 800242a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800242e:	ee37 7a27 	vadd.f32	s14, s14, s15
                xx*v[2] + ww*v[2];
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	3308      	adds	r3, #8
 8002436:	edd3 6a00 	vldr	s13, [r3]
 800243a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800243e:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 8002442:	ee37 7a67 	vsub.f32	s14, s14, s15
                xx*v[2] + ww*v[2];
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	3308      	adds	r3, #8
 800244a:	edd3 6a00 	vldr	s13, [r3]
 800244e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002452:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002456:	ee77 7a27 	vadd.f32	s15, s14, s15
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 800245a:	edc7 7a07 	vstr	s15, [r7, #28]

    // Copy result to output
    output[0] = result[0];
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	601a      	str	r2, [r3, #0]
    output[1] = result[1];
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3304      	adds	r3, #4
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	601a      	str	r2, [r3, #0]
    output[2] = result[2];
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3308      	adds	r3, #8
 8002470:	69fa      	ldr	r2, [r7, #28]
 8002472:	601a      	str	r2, [r3, #0]
}
 8002474:	bf00      	nop
 8002476:	3748      	adds	r7, #72	; 0x48
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	08013774 	.word	0x08013774
 8002480:	08013de4 	.word	0x08013de4
 8002484:	08013784 	.word	0x08013784

08002488 <Quaternion_fromRate>:
    result.v[2] = (q1->v[2] * ratioA + q2->v[2] * ratioB);

    *output = result;
}

void Quaternion_fromRate(float omega[3], float dt, Quaternion* output) {
 8002488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800248a:	b08b      	sub	sp, #44	; 0x2c
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	ed87 0a02 	vstr	s0, [r7, #8]
 8002494:	6079      	str	r1, [r7, #4]
    float hax = omega[0] * dt * 0.5;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	ed93 7a00 	vldr	s14, [r3]
 800249c:	edd7 7a02 	vldr	s15, [r7, #8]
 80024a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80024a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ac:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float hay = omega[1] * dt * 0.5;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	3304      	adds	r3, #4
 80024b4:	ed93 7a00 	vldr	s14, [r3]
 80024b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80024bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024c0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80024c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c8:	edc7 7a08 	vstr	s15, [r7, #32]
    float haz = omega[2] * dt * 0.5;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	3308      	adds	r3, #8
 80024d0:	ed93 7a00 	vldr	s14, [r3]
 80024d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80024d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024dc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80024e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e4:	edc7 7a07 	vstr	s15, [r7, #28]

    float l = hax*hax + hay * hay + haz*haz;
 80024e8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80024ec:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80024f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024f4:	edd7 6a08 	vldr	s13, [r7, #32]
 80024f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80024fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002500:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002504:	edd7 6a07 	vldr	s13, [r7, #28]
 8002508:	edd7 7a07 	vldr	s15, [r7, #28]
 800250c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002514:	edc7 7a06 	vstr	s15, [r7, #24]

    if (l > QUATERNION_EPS*QUATERNION_EPS) {
 8002518:	69b8      	ldr	r0, [r7, #24]
 800251a:	f7fe f835 	bl	8000588 <__aeabi_f2d>
 800251e:	a336      	add	r3, pc, #216	; (adr r3, 80025f8 <Quaternion_fromRate+0x170>)
 8002520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002524:	f7fe fb18 	bl	8000b58 <__aeabi_dcmpgt>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d05c      	beq.n	80025e8 <Quaternion_fromRate+0x160>
        l = sqrt(l);
 800252e:	69b8      	ldr	r0, [r7, #24]
 8002530:	f7fe f82a 	bl	8000588 <__aeabi_f2d>
 8002534:	4603      	mov	r3, r0
 8002536:	460c      	mov	r4, r1
 8002538:	ec44 3b10 	vmov	d0, r3, r4
 800253c:	f00f fba2 	bl	8011c84 <sqrt>
 8002540:	ec54 3b10 	vmov	r3, r4, d0
 8002544:	4618      	mov	r0, r3
 8002546:	4621      	mov	r1, r4
 8002548:	f7fe fb6e 	bl	8000c28 <__aeabi_d2f>
 800254c:	4603      	mov	r3, r0
 800254e:	61bb      	str	r3, [r7, #24]
        float sinl = sin(l) / l;
 8002550:	69b8      	ldr	r0, [r7, #24]
 8002552:	f7fe f819 	bl	8000588 <__aeabi_f2d>
 8002556:	4603      	mov	r3, r0
 8002558:	460c      	mov	r4, r1
 800255a:	ec44 3b10 	vmov	d0, r3, r4
 800255e:	f00f faef 	bl	8011b40 <sin>
 8002562:	ec56 5b10 	vmov	r5, r6, d0
 8002566:	69b8      	ldr	r0, [r7, #24]
 8002568:	f7fe f80e 	bl	8000588 <__aeabi_f2d>
 800256c:	4603      	mov	r3, r0
 800256e:	460c      	mov	r4, r1
 8002570:	461a      	mov	r2, r3
 8002572:	4623      	mov	r3, r4
 8002574:	4628      	mov	r0, r5
 8002576:	4631      	mov	r1, r6
 8002578:	f7fe f988 	bl	800088c <__aeabi_ddiv>
 800257c:	4603      	mov	r3, r0
 800257e:	460c      	mov	r4, r1
 8002580:	4618      	mov	r0, r3
 8002582:	4621      	mov	r1, r4
 8002584:	f7fe fb50 	bl	8000c28 <__aeabi_d2f>
 8002588:	4603      	mov	r3, r0
 800258a:	617b      	str	r3, [r7, #20]

        output->w = cos(l);
 800258c:	69b8      	ldr	r0, [r7, #24]
 800258e:	f7fd fffb 	bl	8000588 <__aeabi_f2d>
 8002592:	4603      	mov	r3, r0
 8002594:	460c      	mov	r4, r1
 8002596:	ec44 3b10 	vmov	d0, r3, r4
 800259a:	f00f fa8d 	bl	8011ab8 <cos>
 800259e:	ec54 3b10 	vmov	r3, r4, d0
 80025a2:	4618      	mov	r0, r3
 80025a4:	4621      	mov	r1, r4
 80025a6:	f7fe fb3f 	bl	8000c28 <__aeabi_d2f>
 80025aa:	4602      	mov	r2, r0
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	601a      	str	r2, [r3, #0]
        output->v[0] = hax * sinl;
 80025b0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80025b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80025b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	edc3 7a01 	vstr	s15, [r3, #4]
        output->v[1] = hay * sinl;
 80025c2:	ed97 7a08 	vldr	s14, [r7, #32]
 80025c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80025ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	edc3 7a02 	vstr	s15, [r3, #8]
        output->v[2] = haz * sinl;
 80025d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80025d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80025dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	edc3 7a03 	vstr	s15, [r3, #12]
    }
    else {
        Quaternion_setIdentity(output);
    }
}
 80025e6:	e002      	b.n	80025ee <Quaternion_fromRate+0x166>
        Quaternion_setIdentity(output);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7ff fb6d 	bl	8001cc8 <Quaternion_setIdentity>
}
 80025ee:	bf00      	nop
 80025f0:	372c      	adds	r7, #44	; 0x2c
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025f6:	bf00      	nop
 80025f8:	e2308c3a 	.word	0xe2308c3a
 80025fc:	3e45798e 	.word	0x3e45798e

08002600 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4a07      	ldr	r2, [pc, #28]	; (800262c <vApplicationGetIdleTaskMemory+0x2c>)
 8002610:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	4a06      	ldr	r2, [pc, #24]	; (8002630 <vApplicationGetIdleTaskMemory+0x30>)
 8002616:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2280      	movs	r2, #128	; 0x80
 800261c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800261e:	bf00      	nop
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	200003a4 	.word	0x200003a4
 8002630:	200003f8 	.word	0x200003f8

08002634 <startupMusic>:
    while (1) {
        ksp();
    };
}

void startupMusic() {
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
    // Startup sound
    changeLed(100, 34, 20);
 8002638:	2214      	movs	r2, #20
 800263a:	2122      	movs	r1, #34	; 0x22
 800263c:	2064      	movs	r0, #100	; 0x64
 800263e:	f000 fe3f 	bl	80032c0 <changeLed>

    changeLed(255, 0, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	2100      	movs	r1, #0
 8002646:	20ff      	movs	r0, #255	; 0xff
 8002648:	f000 fe3a 	bl	80032c0 <changeLed>
    playtone(1046, 100, 10);
 800264c:	220a      	movs	r2, #10
 800264e:	2164      	movs	r1, #100	; 0x64
 8002650:	f240 4016 	movw	r0, #1046	; 0x416
 8002654:	f000 fd3c 	bl	80030d0 <playtone>
    HAL_Delay(100);
 8002658:	2064      	movs	r0, #100	; 0x64
 800265a:	f001 fdb1 	bl	80041c0 <HAL_Delay>
    changeLed(0, 255, 0);
 800265e:	2200      	movs	r2, #0
 8002660:	21ff      	movs	r1, #255	; 0xff
 8002662:	2000      	movs	r0, #0
 8002664:	f000 fe2c 	bl	80032c0 <changeLed>
    playtone(1319, 100, 10);
 8002668:	220a      	movs	r2, #10
 800266a:	2164      	movs	r1, #100	; 0x64
 800266c:	f240 5027 	movw	r0, #1319	; 0x527
 8002670:	f000 fd2e 	bl	80030d0 <playtone>
    return;
 8002674:	bf00      	nop

        // reset to defaults
        //htim3.Instance->CCR2 = 0;
        //htim3.Instance->ARR = 256 - 1;
    }
}
 8002676:	bd80      	pop	{r7, pc}

08002678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002678:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800267c:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8002680:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002682:	f001 fd5b 	bl	800413c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002686:	f000 f983 	bl	8002990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800268a:	f000 fc3f 	bl	8002f0c <MX_GPIO_Init>
  MX_TIM3_Init();
 800268e:	f000 fba3 	bl	8002dd8 <MX_TIM3_Init>
  MX_SPI2_Init();
 8002692:	f000 fad1 	bl	8002c38 <MX_SPI2_Init>
  MX_SPI3_Init();
 8002696:	f000 fb05 	bl	8002ca4 <MX_SPI3_Init>
  MX_TIM2_Init();
 800269a:	f000 fb39 	bl	8002d10 <MX_TIM2_Init>
  MX_SPI1_Init();
 800269e:	f000 fa95 	bl	8002bcc <MX_SPI1_Init>
  MX_FATFS_Init();
 80026a2:	f008 fb0b 	bl	800acbc <MX_FATFS_Init>
  MX_I2C3_Init();
 80026a6:	f000 fa63 	bl	8002b70 <MX_I2C3_Init>
  MX_ADC1_Init();
 80026aa:	f000 fa0d 	bl	8002ac8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80026ae:	210c      	movs	r1, #12
 80026b0:	48a7      	ldr	r0, [pc, #668]	; (8002950 <main+0x2d8>)
 80026b2:	f006 f957 	bl	8008964 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80026b6:	2104      	movs	r1, #4
 80026b8:	48a5      	ldr	r0, [pc, #660]	; (8002950 <main+0x2d8>)
 80026ba:	f006 f953 	bl	8008964 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80026be:	2108      	movs	r1, #8
 80026c0:	48a3      	ldr	r0, [pc, #652]	; (8002950 <main+0x2d8>)
 80026c2:	f006 f94f 	bl	8008964 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80026c6:	2100      	movs	r1, #0
 80026c8:	48a1      	ldr	r0, [pc, #644]	; (8002950 <main+0x2d8>)
 80026ca:	f006 f94b 	bl	8008964 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80026ce:	210c      	movs	r1, #12
 80026d0:	48a0      	ldr	r0, [pc, #640]	; (8002954 <main+0x2dc>)
 80026d2:	f006 f947 	bl	8008964 <HAL_TIM_PWM_Start>

    /* init code for USB_DEVICE */
    MX_USB_DEVICE_Init();
 80026d6:	f00b feeb 	bl	800e4b0 <MX_USB_DEVICE_Init>

    //infiniteKSP();
    startupMusic();
 80026da:	f7ff ffab 	bl	8002634 <startupMusic>

    changeLed(90, 0, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	2100      	movs	r1, #0
 80026e2:	205a      	movs	r0, #90	; 0x5a
 80026e4:	f000 fdec 	bl	80032c0 <changeLed>

    htim3.Instance->CCR2 = 0;
 80026e8:	4b99      	ldr	r3, [pc, #612]	; (8002950 <main+0x2d8>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2200      	movs	r2, #0
 80026ee:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 80026f0:	4b97      	ldr	r3, [pc, #604]	; (8002950 <main+0x2d8>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	22ff      	movs	r2, #255	; 0xff
 80026f6:	62da      	str	r2, [r3, #44]	; 0x2c

    char printBuffer[128];
    HAL_Delay(500);
 80026f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80026fc:	f001 fd60 	bl	80041c0 <HAL_Delay>

    //BWtest();
    uint8_t is_tx = 0;
 8002700:	2300      	movs	r3, #0
 8002702:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
    //servoToggleTest();
    //servoToggleTest();

    // LSM6dso setup
    lsm6dso imu;
    uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port,
 8002706:	f507 709e 	add.w	r0, r7, #316	; 0x13c
 800270a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800270e:	4a92      	ldr	r2, [pc, #584]	; (8002958 <main+0x2e0>)
 8002710:	4992      	ldr	r1, [pc, #584]	; (800295c <main+0x2e4>)
 8002712:	f7fe fcd9 	bl	80010c8 <LSM_init>
 8002716:	4603      	mov	r3, r0
 8002718:	f887 323e 	strb.w	r3, [r7, #574]	; 0x23e
            SPI2_NSS_Pin);

    SPL06 baro;
    uint8_t barostatus = SPL06_Init(&baro, &hi2c3, 0x77);
 800271c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002720:	2277      	movs	r2, #119	; 0x77
 8002722:	498f      	ldr	r1, [pc, #572]	; (8002960 <main+0x2e8>)
 8002724:	4618      	mov	r0, r3
 8002726:	f7fe fed5 	bl	80014d4 <SPL06_Init>
 800272a:	4603      	mov	r3, r0
 800272c:	f887 323d 	strb.w	r3, [r7, #573]	; 0x23d

    if (barostatus != 5) {
 8002730:	f897 323d 	ldrb.w	r3, [r7, #573]	; 0x23d
 8002734:	2b05      	cmp	r3, #5
 8002736:	d010      	beq.n	800275a <main+0xe2>
        while (1) {

            HAL_Delay(100);
 8002738:	2064      	movs	r0, #100	; 0x64
 800273a:	f001 fd41 	bl	80041c0 <HAL_Delay>
            changeLed(100, 0, 0);
 800273e:	2200      	movs	r2, #0
 8002740:	2100      	movs	r1, #0
 8002742:	2064      	movs	r0, #100	; 0x64
 8002744:	f000 fdbc 	bl	80032c0 <changeLed>
            HAL_Delay(100);
 8002748:	2064      	movs	r0, #100	; 0x64
 800274a:	f001 fd39 	bl	80041c0 <HAL_Delay>
            changeLed(0, 0, 0);
 800274e:	2200      	movs	r2, #0
 8002750:	2100      	movs	r1, #0
 8002752:	2000      	movs	r0, #0
 8002754:	f000 fdb4 	bl	80032c0 <changeLed>
            HAL_Delay(100);
 8002758:	e7ee      	b.n	8002738 <main+0xc0>
        }
    }

    //SDTesting();

    float yrot = 0;
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
    uint32_t lasttime = HAL_GetTick();
 8002762:	f001 fd21 	bl	80041a8 <HAL_GetTick>
 8002766:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
    uint32_t nowtime = HAL_GetTick();
 800276a:	f001 fd1d 	bl	80041a8 <HAL_GetTick>
 800276e:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234
    float dt = 0;
 8002772:	f04f 0300 	mov.w	r3, #0
 8002776:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230

    uint16_t rawadc;

    Orientation ori;
    orientation_init(&ori);
 800277a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800277e:	4618      	mov	r0, r3
 8002780:	f000 ffb7 	bl	80036f2 <orientation_init>
    uint32_t counter = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ledTask */
  osThreadDef(ledTask, StartLedTask, osPriorityBelowNormal, 0, 128);
 800278a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800278e:	4a75      	ldr	r2, [pc, #468]	; (8002964 <main+0x2ec>)
 8002790:	461c      	mov	r4, r3
 8002792:	4615      	mov	r5, r2
 8002794:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002798:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800279c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ledTaskHandle = osThreadCreate(osThread(ledTask), NULL);
 80027a0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80027a4:	2100      	movs	r1, #0
 80027a6:	4618      	mov	r0, r3
 80027a8:	f00a fc7c 	bl	800d0a4 <osThreadCreate>
 80027ac:	4602      	mov	r2, r0
 80027ae:	4b6e      	ldr	r3, [pc, #440]	; (8002968 <main+0x2f0>)
 80027b0:	601a      	str	r2, [r3, #0]

  /* definition and creation of musicTask */
  osThreadDef(musicTask, StartMusicTask, osPriorityIdle, 0, 128);
 80027b2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80027b6:	4a6d      	ldr	r2, [pc, #436]	; (800296c <main+0x2f4>)
 80027b8:	461c      	mov	r4, r3
 80027ba:	4615      	mov	r5, r2
 80027bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80027c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  musicTaskHandle = osThreadCreate(osThread(musicTask), NULL);
 80027c8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80027cc:	2100      	movs	r1, #0
 80027ce:	4618      	mov	r0, r3
 80027d0:	f00a fc68 	bl	800d0a4 <osThreadCreate>
 80027d4:	4602      	mov	r2, r0
 80027d6:	4b66      	ldr	r3, [pc, #408]	; (8002970 <main+0x2f8>)
 80027d8:	601a      	str	r2, [r3, #0]

  /* definition and creation of stateMachineTas */
  osThreadDef(stateMachineTas, startStateMachine, osPriorityHigh, 0, 256);
 80027da:	f107 031c 	add.w	r3, r7, #28
 80027de:	4a65      	ldr	r2, [pc, #404]	; (8002974 <main+0x2fc>)
 80027e0:	461c      	mov	r4, r3
 80027e2:	4615      	mov	r5, r2
 80027e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80027ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  stateMachineTasHandle = osThreadCreate(osThread(stateMachineTas), NULL);
 80027f0:	f107 031c 	add.w	r3, r7, #28
 80027f4:	2100      	movs	r1, #0
 80027f6:	4618      	mov	r0, r3
 80027f8:	f00a fc54 	bl	800d0a4 <osThreadCreate>
 80027fc:	4602      	mov	r2, r0
 80027fe:	4b5e      	ldr	r3, [pc, #376]	; (8002978 <main+0x300>)
 8002800:	601a      	str	r2, [r3, #0]

  /* definition and creation of telemTask */
  osThreadDef(telemTask, StartTelemTask, osPriorityNormal, 0, 256);
 8002802:	463b      	mov	r3, r7
 8002804:	4a5d      	ldr	r2, [pc, #372]	; (800297c <main+0x304>)
 8002806:	461c      	mov	r4, r3
 8002808:	4615      	mov	r5, r2
 800280a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800280c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800280e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002812:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  telemTaskHandle = osThreadCreate(osThread(telemTask), NULL);
 8002816:	463b      	mov	r3, r7
 8002818:	2100      	movs	r1, #0
 800281a:	4618      	mov	r0, r3
 800281c:	f00a fc42 	bl	800d0a4 <osThreadCreate>
 8002820:	4602      	mov	r2, r0
 8002822:	4b57      	ldr	r3, [pc, #348]	; (8002980 <main+0x308>)
 8002824:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002826:	f00a fc36 	bl	800d096 <osKernelStart>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
        //SPL06_Read(&baro);
        LSM_pollsensors(&imu);
 800282a:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800282e:	4618      	mov	r0, r3
 8002830:	f7fe fcc4 	bl	80011bc <LSM_pollsensors>
        //sprintf(printBuffer, "gx: %f, gy: %f, gz: %f\r\n", imu.gyroRPS[0], imu.gyroRPS[1], imu.gyroRPS[2]);
        //sprintf(printBuffer, "y:%f,o:%f,g:%f,V:%d\r\n", yrot, imu.gyroDPSOffset[1],
        //        imu.gyroDPS[1], rawadc);
        //sprintf(printBuffer, "T:%f\r\n", (float) (25 + (((rawadc - 943) * 3.3 / 4096.0)) / 0.0025));

        changeLed(0, 0, 100);
 8002834:	2264      	movs	r2, #100	; 0x64
 8002836:	2100      	movs	r1, #0
 8002838:	2000      	movs	r0, #0
 800283a:	f000 fd41 	bl	80032c0 <changeLed>
        nowtime = HAL_GetTick();
 800283e:	f001 fcb3 	bl	80041a8 <HAL_GetTick>
 8002842:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234
        dt = (nowtime - lasttime) / 1000.0;
 8002846:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 800284a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	4618      	mov	r0, r3
 8002852:	f7fd fe77 	bl	8000544 <__aeabi_ui2d>
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	4b4a      	ldr	r3, [pc, #296]	; (8002984 <main+0x30c>)
 800285c:	f7fe f816 	bl	800088c <__aeabi_ddiv>
 8002860:	4603      	mov	r3, r0
 8002862:	460c      	mov	r4, r1
 8002864:	4618      	mov	r0, r3
 8002866:	4621      	mov	r1, r4
 8002868:	f7fe f9de 	bl	8000c28 <__aeabi_d2f>
 800286c:	4603      	mov	r3, r0
 800286e:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
        lasttime = nowtime;
 8002872:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8002876:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244

        orientation_setGyro(&ori, imu.gyroRPS);
 800287a:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800287e:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8002882:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002886:	4611      	mov	r1, r2
 8002888:	4618      	mov	r0, r3
 800288a:	f000 ff60 	bl	800374e <orientation_setGyro>
        orientation_setAcc(&ori, imu.accMPS);
 800288e:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8002892:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8002896:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f000 ff6d 	bl	800377c <orientation_setAcc>
        orientation_update(&ori, dt);
 80028a2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028a6:	ed97 0a8c 	vldr	s0, [r7, #560]	; 0x230
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 ff80 	bl	80037b0 <orientation_update>

        //sprintf(printBuffer, "z:%f,y:%f,x:%f\r\n", ori.eulerZYX[0], ori.eulerZYX[1], ori.eulerZYX[2]);
        if (counter % 30 == 0) {
 80028b0:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 80028b4:	4b34      	ldr	r3, [pc, #208]	; (8002988 <main+0x310>)
 80028b6:	fba3 2301 	umull	r2, r3, r3, r1
 80028ba:	091a      	lsrs	r2, r3, #4
 80028bc:	4613      	mov	r3, r2
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	1aca      	subs	r2, r1, r3
 80028c6:	2a00      	cmp	r2, #0
 80028c8:	d139      	bne.n	800293e <main+0x2c6>
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
                    ori.orientationQuat.w, ori.orientationQuat.v[0],
 80028ca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028ce:	681b      	ldr	r3, [r3, #0]
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fd fe59 	bl	8000588 <__aeabi_f2d>
 80028d6:	4682      	mov	sl, r0
 80028d8:	468b      	mov	fp, r1
                    ori.orientationQuat.w, ori.orientationQuat.v[0],
 80028da:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028de:	685b      	ldr	r3, [r3, #4]
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7fd fe51 	bl	8000588 <__aeabi_f2d>
 80028e6:	4604      	mov	r4, r0
 80028e8:	460d      	mov	r5, r1
                    ori.orientationQuat.v[1], ori.orientationQuat.v[2]);
 80028ea:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028ee:	689b      	ldr	r3, [r3, #8]
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7fd fe49 	bl	8000588 <__aeabi_f2d>
 80028f6:	4680      	mov	r8, r0
 80028f8:	4689      	mov	r9, r1
                    ori.orientationQuat.v[1], ori.orientationQuat.v[2]);
 80028fa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028fe:	68db      	ldr	r3, [r3, #12]
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
 8002900:	4618      	mov	r0, r3
 8002902:	f7fd fe41 	bl	8000588 <__aeabi_f2d>
 8002906:	4602      	mov	r2, r0
 8002908:	460b      	mov	r3, r1
 800290a:	f507 70d8 	add.w	r0, r7, #432	; 0x1b0
 800290e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002912:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002916:	e9cd 4500 	strd	r4, r5, [sp]
 800291a:	4652      	mov	r2, sl
 800291c:	465b      	mov	r3, fp
 800291e:	491b      	ldr	r1, [pc, #108]	; (800298c <main+0x314>)
 8002920:	f00d fa1c 	bl	800fd5c <siprintf>
            //sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",ori.horQuat.w,ori.horQuat.v[0],ori.horQuat.v[1],ori.horQuat.v[2]);
            //sprintf(printBuffer, "Counter: %d\r\n",counter);
            //sprintf(printBuffer, "gx: %d, gy: %d, gz: %d\r\n", imu.rawGyro[0], imu.rawGyro[1], imu.rawGyro[2]);
            CDC_Transmit_FS((uint8_t*) printBuffer, strlen(printBuffer));
 8002924:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002928:	4618      	mov	r0, r3
 800292a:	f7fd fc71 	bl	8000210 <strlen>
 800292e:	4603      	mov	r3, r0
 8002930:	b29a      	uxth	r2, r3
 8002932:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002936:	4611      	mov	r1, r2
 8002938:	4618      	mov	r0, r3
 800293a:	f00b fe8b 	bl	800e654 <CDC_Transmit_FS>
        }
        counter++;
 800293e:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8002942:	3301      	adds	r3, #1
 8002944:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240

        HAL_Delay(1);
 8002948:	2001      	movs	r0, #1
 800294a:	f001 fc39 	bl	80041c0 <HAL_Delay>
        LSM_pollsensors(&imu);
 800294e:	e76c      	b.n	800282a <main+0x1b2>
 8002950:	20004410 	.word	0x20004410
 8002954:	2000454c 	.word	0x2000454c
 8002958:	40020400 	.word	0x40020400
 800295c:	200043b4 	.word	0x200043b4
 8002960:	20004360 	.word	0x20004360
 8002964:	08013a04 	.word	0x08013a04
 8002968:	2000440c 	.word	0x2000440c
 800296c:	08013a2c 	.word	0x08013a2c
 8002970:	2000458c 	.word	0x2000458c
 8002974:	08013a58 	.word	0x08013a58
 8002978:	200044f0 	.word	0x200044f0
 800297c:	08013a80 	.word	0x08013a80
 8002980:	20004590 	.word	0x20004590
 8002984:	408f4000 	.word	0x408f4000
 8002988:	88888889 	.word	0x88888889
 800298c:	080137c8 	.word	0x080137c8

08002990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b0ac      	sub	sp, #176	; 0xb0
 8002994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002996:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800299a:	2234      	movs	r2, #52	; 0x34
 800299c:	2100      	movs	r1, #0
 800299e:	4618      	mov	r0, r3
 80029a0:	f00c fb6f 	bl	800f082 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029a4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	605a      	str	r2, [r3, #4]
 80029ae:	609a      	str	r2, [r3, #8]
 80029b0:	60da      	str	r2, [r3, #12]
 80029b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029b4:	f107 030c 	add.w	r3, r7, #12
 80029b8:	225c      	movs	r2, #92	; 0x5c
 80029ba:	2100      	movs	r1, #0
 80029bc:	4618      	mov	r0, r3
 80029be:	f00c fb60 	bl	800f082 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	60bb      	str	r3, [r7, #8]
 80029c6:	4b3e      	ldr	r3, [pc, #248]	; (8002ac0 <SystemClock_Config+0x130>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	4a3d      	ldr	r2, [pc, #244]	; (8002ac0 <SystemClock_Config+0x130>)
 80029cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029d0:	6413      	str	r3, [r2, #64]	; 0x40
 80029d2:	4b3b      	ldr	r3, [pc, #236]	; (8002ac0 <SystemClock_Config+0x130>)
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029de:	2300      	movs	r3, #0
 80029e0:	607b      	str	r3, [r7, #4]
 80029e2:	4b38      	ldr	r3, [pc, #224]	; (8002ac4 <SystemClock_Config+0x134>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a37      	ldr	r2, [pc, #220]	; (8002ac4 <SystemClock_Config+0x134>)
 80029e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029ec:	6013      	str	r3, [r2, #0]
 80029ee:	4b35      	ldr	r3, [pc, #212]	; (8002ac4 <SystemClock_Config+0x134>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80029f6:	607b      	str	r3, [r7, #4]
 80029f8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029fa:	2301      	movs	r3, #1
 80029fc:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a02:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a06:	2302      	movs	r3, #2
 8002a08:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002a14:	2304      	movs	r3, #4
 8002a16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002a1a:	23b4      	movs	r3, #180	; 0xb4
 8002a1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a20:	2302      	movs	r3, #2
 8002a22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002a26:	2308      	movs	r3, #8
 8002a28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a32:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002a36:	4618      	mov	r0, r3
 8002a38:	f005 f8cc 	bl	8007bd4 <HAL_RCC_OscConfig>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002a42:	f000 fd9f 	bl	8003584 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002a46:	f004 fa5f 	bl	8006f08 <HAL_PWREx_EnableOverDrive>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002a50:	f000 fd98 	bl	8003584 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a54:	230f      	movs	r3, #15
 8002a56:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a60:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a64:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a6a:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a6c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002a70:	2105      	movs	r1, #5
 8002a72:	4618      	mov	r0, r3
 8002a74:	f004 fa98 	bl	8006fa8 <HAL_RCC_ClockConfig>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8002a7e:	f000 fd81 	bl	8003584 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002a82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a86:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8002a88:	2304      	movs	r3, #4
 8002a8a:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 8002a8c:	2360      	movs	r3, #96	; 0x60
 8002a8e:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002a90:	2302      	movs	r3, #2
 8002a92:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8002a94:	2304      	movs	r3, #4
 8002a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8002a9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002aa0:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002aa2:	f107 030c 	add.w	r3, r7, #12
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f004 fbca 	bl	8007240 <HAL_RCCEx_PeriphCLKConfig>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <SystemClock_Config+0x126>
  {
    Error_Handler();
 8002ab2:	f000 fd67 	bl	8003584 <Error_Handler>
  }
}
 8002ab6:	bf00      	nop
 8002ab8:	37b0      	adds	r7, #176	; 0xb0
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	40007000 	.word	0x40007000

08002ac8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002ace:	463b      	mov	r3, r7
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	605a      	str	r2, [r3, #4]
 8002ad6:	609a      	str	r2, [r3, #8]
 8002ad8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002ada:	4b21      	ldr	r3, [pc, #132]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002adc:	4a21      	ldr	r2, [pc, #132]	; (8002b64 <MX_ADC1_Init+0x9c>)
 8002ade:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002ae2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002ae6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ae8:	4b1d      	ldr	r3, [pc, #116]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002aee:	4b1c      	ldr	r3, [pc, #112]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002af4:	4b1a      	ldr	r3, [pc, #104]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002afa:	4b19      	ldr	r3, [pc, #100]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b02:	4b17      	ldr	r3, [pc, #92]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b08:	4b15      	ldr	r3, [pc, #84]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002b0a:	4a17      	ldr	r2, [pc, #92]	; (8002b68 <MX_ADC1_Init+0xa0>)
 8002b0c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b0e:	4b14      	ldr	r3, [pc, #80]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002b14:	4b12      	ldr	r3, [pc, #72]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b1a:	4b11      	ldr	r3, [pc, #68]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b22:	4b0f      	ldr	r3, [pc, #60]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002b24:	2201      	movs	r2, #1
 8002b26:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b28:	480d      	ldr	r0, [pc, #52]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002b2a:	f001 fb6b 	bl	8004204 <HAL_ADC_Init>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002b34:	f000 fd26 	bl	8003584 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002b38:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <MX_ADC1_Init+0xa4>)
 8002b3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b44:	463b      	mov	r3, r7
 8002b46:	4619      	mov	r1, r3
 8002b48:	4805      	ldr	r0, [pc, #20]	; (8002b60 <MX_ADC1_Init+0x98>)
 8002b4a:	f001 fb9f 	bl	800428c <HAL_ADC_ConfigChannel>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002b54:	f000 fd16 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002b58:	bf00      	nop
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	200044a8 	.word	0x200044a8
 8002b64:	40012000 	.word	0x40012000
 8002b68:	0f000001 	.word	0x0f000001
 8002b6c:	10000012 	.word	0x10000012

08002b70 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002b74:	4b12      	ldr	r3, [pc, #72]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002b76:	4a13      	ldr	r2, [pc, #76]	; (8002bc4 <MX_I2C3_Init+0x54>)
 8002b78:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002b7a:	4b11      	ldr	r3, [pc, #68]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002b7c:	4a12      	ldr	r2, [pc, #72]	; (8002bc8 <MX_I2C3_Init+0x58>)
 8002b7e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b80:	4b0f      	ldr	r3, [pc, #60]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002b86:	4b0e      	ldr	r3, [pc, #56]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002b8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b92:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b94:	4b0a      	ldr	r3, [pc, #40]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002b9a:	4b09      	ldr	r3, [pc, #36]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ba0:	4b07      	ldr	r3, [pc, #28]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ba6:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002bac:	4804      	ldr	r0, [pc, #16]	; (8002bc0 <MX_I2C3_Init+0x50>)
 8002bae:	f002 f829 	bl	8004c04 <HAL_I2C_Init>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002bb8:	f000 fce4 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002bbc:	bf00      	nop
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	20004360 	.word	0x20004360
 8002bc4:	40005c00 	.word	0x40005c00
 8002bc8:	000186a0 	.word	0x000186a0

08002bcc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002bd0:	4b17      	ldr	r3, [pc, #92]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002bd2:	4a18      	ldr	r2, [pc, #96]	; (8002c34 <MX_SPI1_Init+0x68>)
 8002bd4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002bd6:	4b16      	ldr	r3, [pc, #88]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002bd8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bdc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002bde:	4b14      	ldr	r3, [pc, #80]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002be4:	4b12      	ldr	r3, [pc, #72]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bea:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bf0:	4b0f      	ldr	r3, [pc, #60]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002bf6:	4b0e      	ldr	r3, [pc, #56]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002bf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bfc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002bfe:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002c00:	2238      	movs	r2, #56	; 0x38
 8002c02:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c04:	4b0a      	ldr	r3, [pc, #40]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c0a:	4b09      	ldr	r3, [pc, #36]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c10:	4b07      	ldr	r3, [pc, #28]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c16:	4b06      	ldr	r3, [pc, #24]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002c18:	220a      	movs	r2, #10
 8002c1a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c1c:	4804      	ldr	r0, [pc, #16]	; (8002c30 <MX_SPI1_Init+0x64>)
 8002c1e:	f005 fa33 	bl	8008088 <HAL_SPI_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002c28:	f000 fcac 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c2c:	bf00      	nop
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	200044f4 	.word	0x200044f4
 8002c34:	40013000 	.word	0x40013000

08002c38 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c3c:	4b17      	ldr	r3, [pc, #92]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c3e:	4a18      	ldr	r2, [pc, #96]	; (8002ca0 <MX_SPI2_Init+0x68>)
 8002c40:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c42:	4b16      	ldr	r3, [pc, #88]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c48:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c4a:	4b14      	ldr	r3, [pc, #80]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c50:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c56:	4b11      	ldr	r3, [pc, #68]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c62:	4b0e      	ldr	r3, [pc, #56]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c68:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c70:	4b0a      	ldr	r3, [pc, #40]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c76:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c7c:	4b07      	ldr	r3, [pc, #28]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002c82:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c84:	220a      	movs	r2, #10
 8002c86:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c88:	4804      	ldr	r0, [pc, #16]	; (8002c9c <MX_SPI2_Init+0x64>)
 8002c8a:	f005 f9fd 	bl	8008088 <HAL_SPI_Init>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002c94:	f000 fc76 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002c98:	bf00      	nop
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	200043b4 	.word	0x200043b4
 8002ca0:	40003800 	.word	0x40003800

08002ca4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002ca8:	4b17      	ldr	r3, [pc, #92]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002caa:	4a18      	ldr	r2, [pc, #96]	; (8002d0c <MX_SPI3_Init+0x68>)
 8002cac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002cae:	4b16      	ldr	r3, [pc, #88]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cb0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002cb4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002cb6:	4b14      	ldr	r3, [pc, #80]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cbc:	4b12      	ldr	r3, [pc, #72]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cc2:	4b11      	ldr	r3, [pc, #68]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cc8:	4b0f      	ldr	r3, [pc, #60]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002cce:	4b0e      	ldr	r3, [pc, #56]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cd4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002cd6:	4b0c      	ldr	r3, [pc, #48]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cd8:	2210      	movs	r2, #16
 8002cda:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ce2:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ce8:	4b07      	ldr	r3, [pc, #28]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002cee:	4b06      	ldr	r3, [pc, #24]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cf0:	220a      	movs	r2, #10
 8002cf2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002cf4:	4804      	ldr	r0, [pc, #16]	; (8002d08 <MX_SPI3_Init+0x64>)
 8002cf6:	f005 f9c7 	bl	8008088 <HAL_SPI_Init>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002d00:	f000 fc40 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002d04:	bf00      	nop
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20004450 	.word	0x20004450
 8002d0c:	40003c00 	.word	0x40003c00

08002d10 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08a      	sub	sp, #40	; 0x28
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d16:	f107 0320 	add.w	r3, r7, #32
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d20:	1d3b      	adds	r3, r7, #4
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	605a      	str	r2, [r3, #4]
 8002d28:	609a      	str	r2, [r3, #8]
 8002d2a:	60da      	str	r2, [r3, #12]
 8002d2c:	611a      	str	r2, [r3, #16]
 8002d2e:	615a      	str	r2, [r3, #20]
 8002d30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d32:	4b28      	ldr	r3, [pc, #160]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002d34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8002d3a:	4b26      	ldr	r3, [pc, #152]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002d3c:	2259      	movs	r2, #89	; 0x59
 8002d3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d40:	4b24      	ldr	r3, [pc, #144]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8002d46:	4b23      	ldr	r3, [pc, #140]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002d48:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002d4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d4e:	4b21      	ldr	r3, [pc, #132]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d54:	4b1f      	ldr	r3, [pc, #124]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002d5a:	481e      	ldr	r0, [pc, #120]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002d5c:	f005 fdd7 	bl	800890e <HAL_TIM_PWM_Init>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002d66:	f000 fc0d 	bl	8003584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d72:	f107 0320 	add.w	r3, r7, #32
 8002d76:	4619      	mov	r1, r3
 8002d78:	4816      	ldr	r0, [pc, #88]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002d7a:	f006 fbef 	bl	800955c <HAL_TIMEx_MasterConfigSynchronization>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002d84:	f000 fbfe 	bl	8003584 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d88:	2360      	movs	r3, #96	; 0x60
 8002d8a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8002d8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d92:	2300      	movs	r3, #0
 8002d94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d9a:	1d3b      	adds	r3, r7, #4
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	4619      	mov	r1, r3
 8002da0:	480c      	ldr	r0, [pc, #48]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002da2:	f005 ff25 	bl	8008bf0 <HAL_TIM_PWM_ConfigChannel>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002dac:	f000 fbea 	bl	8003584 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002db0:	1d3b      	adds	r3, r7, #4
 8002db2:	220c      	movs	r2, #12
 8002db4:	4619      	mov	r1, r3
 8002db6:	4807      	ldr	r0, [pc, #28]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002db8:	f005 ff1a 	bl	8008bf0 <HAL_TIM_PWM_ConfigChannel>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002dc2:	f000 fbdf 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002dc6:	4803      	ldr	r0, [pc, #12]	; (8002dd4 <MX_TIM2_Init+0xc4>)
 8002dc8:	f000 ffae 	bl	8003d28 <HAL_TIM_MspPostInit>

}
 8002dcc:	bf00      	nop
 8002dce:	3728      	adds	r7, #40	; 0x28
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	2000454c 	.word	0x2000454c

08002dd8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b08e      	sub	sp, #56	; 0x38
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002de2:	2200      	movs	r2, #0
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	605a      	str	r2, [r3, #4]
 8002de8:	609a      	str	r2, [r3, #8]
 8002dea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dec:	f107 0320 	add.w	r3, r7, #32
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002df6:	1d3b      	adds	r3, r7, #4
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	605a      	str	r2, [r3, #4]
 8002dfe:	609a      	str	r2, [r3, #8]
 8002e00:	60da      	str	r2, [r3, #12]
 8002e02:	611a      	str	r2, [r3, #16]
 8002e04:	615a      	str	r2, [r3, #20]
 8002e06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e08:	4b3e      	ldr	r3, [pc, #248]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e0a:	4a3f      	ldr	r2, [pc, #252]	; (8002f08 <MX_TIM3_Init+0x130>)
 8002e0c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8002e0e:	4b3d      	ldr	r3, [pc, #244]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e10:	2259      	movs	r2, #89	; 0x59
 8002e12:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e14:	4b3b      	ldr	r3, [pc, #236]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 256-1;
 8002e1a:	4b3a      	ldr	r3, [pc, #232]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e1c:	22ff      	movs	r2, #255	; 0xff
 8002e1e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e20:	4b38      	ldr	r3, [pc, #224]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e26:	4b37      	ldr	r3, [pc, #220]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e2c:	4835      	ldr	r0, [pc, #212]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e2e:	f005 fd1f 	bl	8008870 <HAL_TIM_Base_Init>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002e38:	f000 fba4 	bl	8003584 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e40:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e46:	4619      	mov	r1, r3
 8002e48:	482e      	ldr	r0, [pc, #184]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e4a:	f005 ff97 	bl	8008d7c <HAL_TIM_ConfigClockSource>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002e54:	f000 fb96 	bl	8003584 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e58:	482a      	ldr	r0, [pc, #168]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e5a:	f005 fd58 	bl	800890e <HAL_TIM_PWM_Init>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002e64:	f000 fb8e 	bl	8003584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e70:	f107 0320 	add.w	r3, r7, #32
 8002e74:	4619      	mov	r1, r3
 8002e76:	4823      	ldr	r0, [pc, #140]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e78:	f006 fb70 	bl	800955c <HAL_TIMEx_MasterConfigSynchronization>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8002e82:	f000 fb7f 	bl	8003584 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e86:	2360      	movs	r3, #96	; 0x60
 8002e88:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e92:	2300      	movs	r3, #0
 8002e94:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e96:	1d3b      	adds	r3, r7, #4
 8002e98:	2200      	movs	r2, #0
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4819      	ldr	r0, [pc, #100]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002e9e:	f005 fea7 	bl	8008bf0 <HAL_TIM_PWM_ConfigChannel>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002ea8:	f000 fb6c 	bl	8003584 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002eb0:	1d3b      	adds	r3, r7, #4
 8002eb2:	2204      	movs	r2, #4
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4813      	ldr	r0, [pc, #76]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002eb8:	f005 fe9a 	bl	8008bf0 <HAL_TIM_PWM_ConfigChannel>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002ec2:	f000 fb5f 	bl	8003584 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002eca:	1d3b      	adds	r3, r7, #4
 8002ecc:	2208      	movs	r2, #8
 8002ece:	4619      	mov	r1, r3
 8002ed0:	480c      	ldr	r0, [pc, #48]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002ed2:	f005 fe8d 	bl	8008bf0 <HAL_TIM_PWM_ConfigChannel>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <MX_TIM3_Init+0x108>
  {
    Error_Handler();
 8002edc:	f000 fb52 	bl	8003584 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ee0:	1d3b      	adds	r3, r7, #4
 8002ee2:	220c      	movs	r2, #12
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	4807      	ldr	r0, [pc, #28]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002ee8:	f005 fe82 	bl	8008bf0 <HAL_TIM_PWM_ConfigChannel>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <MX_TIM3_Init+0x11e>
  {
    Error_Handler();
 8002ef2:	f000 fb47 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002ef6:	4803      	ldr	r0, [pc, #12]	; (8002f04 <MX_TIM3_Init+0x12c>)
 8002ef8:	f000 ff16 	bl	8003d28 <HAL_TIM_MspPostInit>

}
 8002efc:	bf00      	nop
 8002efe:	3738      	adds	r7, #56	; 0x38
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	20004410 	.word	0x20004410
 8002f08:	40000400 	.word	0x40000400

08002f0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08a      	sub	sp, #40	; 0x28
 8002f10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f12:	f107 0314 	add.w	r3, r7, #20
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	605a      	str	r2, [r3, #4]
 8002f1c:	609a      	str	r2, [r3, #8]
 8002f1e:	60da      	str	r2, [r3, #12]
 8002f20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	4b64      	ldr	r3, [pc, #400]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	4a63      	ldr	r2, [pc, #396]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f30:	6313      	str	r3, [r2, #48]	; 0x30
 8002f32:	4b61      	ldr	r3, [pc, #388]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f3a:	613b      	str	r3, [r7, #16]
 8002f3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	4b5d      	ldr	r3, [pc, #372]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f46:	4a5c      	ldr	r2, [pc, #368]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f48:	f043 0304 	orr.w	r3, r3, #4
 8002f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f4e:	4b5a      	ldr	r3, [pc, #360]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f52:	f003 0304 	and.w	r3, r3, #4
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	4b56      	ldr	r3, [pc, #344]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	4a55      	ldr	r2, [pc, #340]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f64:	f043 0301 	orr.w	r3, r3, #1
 8002f68:	6313      	str	r3, [r2, #48]	; 0x30
 8002f6a:	4b53      	ldr	r3, [pc, #332]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	60bb      	str	r3, [r7, #8]
 8002f74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	607b      	str	r3, [r7, #4]
 8002f7a:	4b4f      	ldr	r3, [pc, #316]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	4a4e      	ldr	r2, [pc, #312]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f80:	f043 0302 	orr.w	r3, r3, #2
 8002f84:	6313      	str	r3, [r2, #48]	; 0x30
 8002f86:	4b4c      	ldr	r3, [pc, #304]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	607b      	str	r3, [r7, #4]
 8002f90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	603b      	str	r3, [r7, #0]
 8002f96:	4b48      	ldr	r3, [pc, #288]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	4a47      	ldr	r2, [pc, #284]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002f9c:	f043 0308 	orr.w	r3, r3, #8
 8002fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa2:	4b45      	ldr	r3, [pc, #276]	; (80030b8 <MX_GPIO_Init+0x1ac>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	603b      	str	r3, [r7, #0]
 8002fac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_NSS_GPIO_Port, SD_NSS_Pin, GPIO_PIN_RESET);
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2110      	movs	r1, #16
 8002fb2:	4842      	ldr	r0, [pc, #264]	; (80030bc <MX_GPIO_Init+0x1b0>)
 8002fb4:	f001 fe0c 	bl	8004bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002fbe:	4840      	ldr	r0, [pc, #256]	; (80030c0 <MX_GPIO_Init+0x1b4>)
 8002fc0:	f001 fe06 	bl	8004bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fca:	483e      	ldr	r0, [pc, #248]	; (80030c4 <MX_GPIO_Init+0x1b8>)
 8002fcc:	f001 fe00 	bl	8004bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	2140      	movs	r1, #64	; 0x40
 8002fd4:	483a      	ldr	r0, [pc, #232]	; (80030c0 <MX_GPIO_Init+0x1b4>)
 8002fd6:	f001 fdfb 	bl	8004bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SD_NSS_Pin */
  GPIO_InitStruct.Pin = SD_NSS_Pin;
 8002fda:	2310      	movs	r3, #16
 8002fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_NSS_GPIO_Port, &GPIO_InitStruct);
 8002fea:	f107 0314 	add.w	r3, r7, #20
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4832      	ldr	r0, [pc, #200]	; (80030bc <MX_GPIO_Init+0x1b0>)
 8002ff2:	f001 fc5b 	bl	80048ac <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_Pin */
  GPIO_InitStruct.Pin = DEBUG_Pin;
 8002ff6:	2320      	movs	r3, #32
 8002ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ffe:	2301      	movs	r3, #1
 8003000:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DEBUG_GPIO_Port, &GPIO_InitStruct);
 8003002:	f107 0314 	add.w	r3, r7, #20
 8003006:	4619      	mov	r1, r3
 8003008:	482c      	ldr	r0, [pc, #176]	; (80030bc <MX_GPIO_Init+0x1b0>)
 800300a:	f001 fc4f 	bl	80048ac <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_NSS_Pin LORA_RESET_Pin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|LORA_RESET_Pin;
 800300e:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8003012:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003014:	2301      	movs	r3, #1
 8003016:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003018:	2300      	movs	r3, #0
 800301a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800301c:	2300      	movs	r3, #0
 800301e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003020:	f107 0314 	add.w	r3, r7, #20
 8003024:	4619      	mov	r1, r3
 8003026:	4826      	ldr	r0, [pc, #152]	; (80030c0 <MX_GPIO_Init+0x1b4>)
 8003028:	f001 fc40 	bl	80048ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_NSS_Pin */
  GPIO_InitStruct.Pin = LORA_NSS_Pin;
 800302c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003032:	2301      	movs	r3, #1
 8003034:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003036:	2300      	movs	r3, #0
 8003038:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800303a:	2300      	movs	r3, #0
 800303c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 800303e:	f107 0314 	add.w	r3, r7, #20
 8003042:	4619      	mov	r1, r3
 8003044:	481f      	ldr	r0, [pc, #124]	; (80030c4 <MX_GPIO_Init+0x1b8>)
 8003046:	f001 fc31 	bl	80048ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_DIO1_Pin */
  GPIO_InitStruct.Pin = LORA_DIO1_Pin;
 800304a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800304e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003050:	2300      	movs	r3, #0
 8003052:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003054:	2300      	movs	r3, #0
 8003056:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_DIO1_GPIO_Port, &GPIO_InitStruct);
 8003058:	f107 0314 	add.w	r3, r7, #20
 800305c:	4619      	mov	r1, r3
 800305e:	4817      	ldr	r0, [pc, #92]	; (80030bc <MX_GPIO_Init+0x1b0>)
 8003060:	f001 fc24 	bl	80048ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_BUSY_Pin */
  GPIO_InitStruct.Pin = LORA_BUSY_Pin;
 8003064:	2304      	movs	r3, #4
 8003066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003068:	2300      	movs	r3, #0
 800306a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_BUSY_GPIO_Port, &GPIO_InitStruct);
 8003070:	f107 0314 	add.w	r3, r7, #20
 8003074:	4619      	mov	r1, r3
 8003076:	4814      	ldr	r0, [pc, #80]	; (80030c8 <MX_GPIO_Init+0x1bc>)
 8003078:	f001 fc18 	bl	80048ac <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_DETECT_Pin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin;
 800307c:	2310      	movs	r3, #16
 800307e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003080:	2300      	movs	r3, #0
 8003082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003084:	2300      	movs	r3, #0
 8003086:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8003088:	f107 0314 	add.w	r3, r7, #20
 800308c:	4619      	mov	r1, r3
 800308e:	480c      	ldr	r0, [pc, #48]	; (80030c0 <MX_GPIO_Init+0x1b4>)
 8003090:	f001 fc0c 	bl	80048ac <HAL_GPIO_Init>

  /*Configure GPIO pins : BREAKWIRE_Pin ARM_Pin */
  GPIO_InitStruct.Pin = BREAKWIRE_Pin|ARM_Pin;
 8003094:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003098:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800309a:	2300      	movs	r3, #0
 800309c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800309e:	2301      	movs	r3, #1
 80030a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030a2:	f107 0314 	add.w	r3, r7, #20
 80030a6:	4619      	mov	r1, r3
 80030a8:	4805      	ldr	r0, [pc, #20]	; (80030c0 <MX_GPIO_Init+0x1b4>)
 80030aa:	f001 fbff 	bl	80048ac <HAL_GPIO_Init>

}
 80030ae:	bf00      	nop
 80030b0:	3728      	adds	r7, #40	; 0x28
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40020800 	.word	0x40020800
 80030c0:	40020400 	.word	0x40020400
 80030c4:	40020000 	.word	0x40020000
 80030c8:	40020c00 	.word	0x40020c00
 80030cc:	00000000 	.word	0x00000000

080030d0 <playtone>:

/* USER CODE BEGIN 4 */

void playtone(uint16_t freq, uint16_t ms, uint8_t vol) {
 80030d0:	b590      	push	{r4, r7, lr}
 80030d2:	b087      	sub	sp, #28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	80fb      	strh	r3, [r7, #6]
 80030da:	460b      	mov	r3, r1
 80030dc:	80bb      	strh	r3, [r7, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	70fb      	strb	r3, [r7, #3]
    // 90MHz / (90 * ARR) = freq
    // 90MHz / (90 * freq) = ARR
    // 1MHz/(freq) = AAR

    // save LED's
    uint16_t ledR = htim3.Instance->CCR3;
 80030e2:	4b37      	ldr	r3, [pc, #220]	; (80031c0 <playtone+0xf0>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e8:	82fb      	strh	r3, [r7, #22]
    uint16_t ledG = htim3.Instance->CCR1;
 80030ea:	4b35      	ldr	r3, [pc, #212]	; (80031c0 <playtone+0xf0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f0:	82bb      	strh	r3, [r7, #20]
    uint16_t ledB = htim3.Instance->CCR4;
 80030f2:	4b33      	ldr	r3, [pc, #204]	; (80031c0 <playtone+0xf0>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	827b      	strh	r3, [r7, #18]

    uint32_t aar_val = 1e6 / (freq);
 80030fa:	88fb      	ldrh	r3, [r7, #6]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fd fa31 	bl	8000564 <__aeabi_i2d>
 8003102:	4603      	mov	r3, r0
 8003104:	460c      	mov	r4, r1
 8003106:	461a      	mov	r2, r3
 8003108:	4623      	mov	r3, r4
 800310a:	a12b      	add	r1, pc, #172	; (adr r1, 80031b8 <playtone+0xe8>)
 800310c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003110:	f7fd fbbc 	bl	800088c <__aeabi_ddiv>
 8003114:	4603      	mov	r3, r0
 8003116:	460c      	mov	r4, r1
 8003118:	4618      	mov	r0, r3
 800311a:	4621      	mov	r1, r4
 800311c:	f7fd fd64 	bl	8000be8 <__aeabi_d2uiz>
 8003120:	4603      	mov	r3, r0
 8003122:	60fb      	str	r3, [r7, #12]
    htim3.Instance->CNT = 0;
 8003124:	4b26      	ldr	r3, [pc, #152]	; (80031c0 <playtone+0xf0>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2200      	movs	r2, #0
 800312a:	625a      	str	r2, [r3, #36]	; 0x24
    htim3.Instance->ARR = aar_val;
 800312c:	4b24      	ldr	r3, [pc, #144]	; (80031c0 <playtone+0xf0>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	62da      	str	r2, [r3, #44]	; 0x2c
    htim3.Instance->CCR2 = aar_val * vol / (2 * 100);
 8003134:	78fb      	ldrb	r3, [r7, #3]
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	fb02 f203 	mul.w	r2, r2, r3
 800313c:	4b20      	ldr	r3, [pc, #128]	; (80031c0 <playtone+0xf0>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4920      	ldr	r1, [pc, #128]	; (80031c4 <playtone+0xf4>)
 8003142:	fba1 1202 	umull	r1, r2, r1, r2
 8003146:	0992      	lsrs	r2, r2, #6
 8003148:	639a      	str	r2, [r3, #56]	; 0x38
    // same LED brightness
    htim3.Instance->CCR3 = (aar_val * ledR) / 256;
 800314a:	8afb      	ldrh	r3, [r7, #22]
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	fb02 f203 	mul.w	r2, r2, r3
 8003152:	4b1b      	ldr	r3, [pc, #108]	; (80031c0 <playtone+0xf0>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	0a12      	lsrs	r2, r2, #8
 8003158:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = (aar_val * ledG) / 256;
 800315a:	8abb      	ldrh	r3, [r7, #20]
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	fb02 f203 	mul.w	r2, r2, r3
 8003162:	4b17      	ldr	r3, [pc, #92]	; (80031c0 <playtone+0xf0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	0a12      	lsrs	r2, r2, #8
 8003168:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = (aar_val * ledB) / 256;
 800316a:	8a7b      	ldrh	r3, [r7, #18]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	fb02 f203 	mul.w	r2, r2, r3
 8003172:	4b13      	ldr	r3, [pc, #76]	; (80031c0 <playtone+0xf0>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	0a12      	lsrs	r2, r2, #8
 8003178:	641a      	str	r2, [r3, #64]	; 0x40

    HAL_Delay(ms);
 800317a:	88bb      	ldrh	r3, [r7, #4]
 800317c:	4618      	mov	r0, r3
 800317e:	f001 f81f 	bl	80041c0 <HAL_Delay>

    // reset to defaults
    htim3.Instance->CCR2 = 0;
 8003182:	4b0f      	ldr	r3, [pc, #60]	; (80031c0 <playtone+0xf0>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2200      	movs	r2, #0
 8003188:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 800318a:	4b0d      	ldr	r3, [pc, #52]	; (80031c0 <playtone+0xf0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	22ff      	movs	r2, #255	; 0xff
 8003190:	62da      	str	r2, [r3, #44]	; 0x2c

    // back to normal LED
    htim3.Instance->CCR3 = ledR;
 8003192:	4b0b      	ldr	r3, [pc, #44]	; (80031c0 <playtone+0xf0>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	8afa      	ldrh	r2, [r7, #22]
 8003198:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 800319a:	4b09      	ldr	r3, [pc, #36]	; (80031c0 <playtone+0xf0>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	8aba      	ldrh	r2, [r7, #20]
 80031a0:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 80031a2:	4b07      	ldr	r3, [pc, #28]	; (80031c0 <playtone+0xf0>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	8a7a      	ldrh	r2, [r7, #18]
 80031a8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80031aa:	bf00      	nop
 80031ac:	371c      	adds	r7, #28
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd90      	pop	{r4, r7, pc}
 80031b2:	bf00      	nop
 80031b4:	f3af 8000 	nop.w
 80031b8:	00000000 	.word	0x00000000
 80031bc:	412e8480 	.word	0x412e8480
 80031c0:	20004410 	.word	0x20004410
 80031c4:	51eb851f 	.word	0x51eb851f

080031c8 <playtoneRTOS>:

void playtoneRTOS(uint16_t freq, uint16_t ms, uint8_t vol) {
 80031c8:	b590      	push	{r4, r7, lr}
 80031ca:	b087      	sub	sp, #28
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	80fb      	strh	r3, [r7, #6]
 80031d2:	460b      	mov	r3, r1
 80031d4:	80bb      	strh	r3, [r7, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	70fb      	strb	r3, [r7, #3]
    // 90MHz / (90 * ARR) = freq
    // 90MHz / (90 * freq) = ARR
    // 1MHz/(freq) = AAR

    // save LED's
    uint16_t ledR = htim3.Instance->CCR3;
 80031da:	4b37      	ldr	r3, [pc, #220]	; (80032b8 <playtoneRTOS+0xf0>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031e0:	82fb      	strh	r3, [r7, #22]
    uint16_t ledG = htim3.Instance->CCR1;
 80031e2:	4b35      	ldr	r3, [pc, #212]	; (80032b8 <playtoneRTOS+0xf0>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031e8:	82bb      	strh	r3, [r7, #20]
    uint16_t ledB = htim3.Instance->CCR4;
 80031ea:	4b33      	ldr	r3, [pc, #204]	; (80032b8 <playtoneRTOS+0xf0>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	827b      	strh	r3, [r7, #18]

    uint32_t aar_val = 1e6 / (freq);
 80031f2:	88fb      	ldrh	r3, [r7, #6]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fd f9b5 	bl	8000564 <__aeabi_i2d>
 80031fa:	4603      	mov	r3, r0
 80031fc:	460c      	mov	r4, r1
 80031fe:	461a      	mov	r2, r3
 8003200:	4623      	mov	r3, r4
 8003202:	a12b      	add	r1, pc, #172	; (adr r1, 80032b0 <playtoneRTOS+0xe8>)
 8003204:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003208:	f7fd fb40 	bl	800088c <__aeabi_ddiv>
 800320c:	4603      	mov	r3, r0
 800320e:	460c      	mov	r4, r1
 8003210:	4618      	mov	r0, r3
 8003212:	4621      	mov	r1, r4
 8003214:	f7fd fce8 	bl	8000be8 <__aeabi_d2uiz>
 8003218:	4603      	mov	r3, r0
 800321a:	60fb      	str	r3, [r7, #12]
    htim3.Instance->CNT = 0;
 800321c:	4b26      	ldr	r3, [pc, #152]	; (80032b8 <playtoneRTOS+0xf0>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2200      	movs	r2, #0
 8003222:	625a      	str	r2, [r3, #36]	; 0x24
    htim3.Instance->ARR = aar_val;
 8003224:	4b24      	ldr	r3, [pc, #144]	; (80032b8 <playtoneRTOS+0xf0>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	62da      	str	r2, [r3, #44]	; 0x2c
    htim3.Instance->CCR2 = aar_val * vol / (2 * 100);
 800322c:	78fb      	ldrb	r3, [r7, #3]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	fb02 f203 	mul.w	r2, r2, r3
 8003234:	4b20      	ldr	r3, [pc, #128]	; (80032b8 <playtoneRTOS+0xf0>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4920      	ldr	r1, [pc, #128]	; (80032bc <playtoneRTOS+0xf4>)
 800323a:	fba1 1202 	umull	r1, r2, r1, r2
 800323e:	0992      	lsrs	r2, r2, #6
 8003240:	639a      	str	r2, [r3, #56]	; 0x38
    // same LED brightness
    htim3.Instance->CCR3 = (aar_val * ledR) / 256;
 8003242:	8afb      	ldrh	r3, [r7, #22]
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	fb02 f203 	mul.w	r2, r2, r3
 800324a:	4b1b      	ldr	r3, [pc, #108]	; (80032b8 <playtoneRTOS+0xf0>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	0a12      	lsrs	r2, r2, #8
 8003250:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = (aar_val * ledG) / 256;
 8003252:	8abb      	ldrh	r3, [r7, #20]
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	fb02 f203 	mul.w	r2, r2, r3
 800325a:	4b17      	ldr	r3, [pc, #92]	; (80032b8 <playtoneRTOS+0xf0>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	0a12      	lsrs	r2, r2, #8
 8003260:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = (aar_val * ledB) / 256;
 8003262:	8a7b      	ldrh	r3, [r7, #18]
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	fb02 f203 	mul.w	r2, r2, r3
 800326a:	4b13      	ldr	r3, [pc, #76]	; (80032b8 <playtoneRTOS+0xf0>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	0a12      	lsrs	r2, r2, #8
 8003270:	641a      	str	r2, [r3, #64]	; 0x40

    osDelay(ms);
 8003272:	88bb      	ldrh	r3, [r7, #4]
 8003274:	4618      	mov	r0, r3
 8003276:	f009 ff61 	bl	800d13c <osDelay>

    // reset to defaults
    htim3.Instance->CCR2 = 0;
 800327a:	4b0f      	ldr	r3, [pc, #60]	; (80032b8 <playtoneRTOS+0xf0>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2200      	movs	r2, #0
 8003280:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 8003282:	4b0d      	ldr	r3, [pc, #52]	; (80032b8 <playtoneRTOS+0xf0>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	22ff      	movs	r2, #255	; 0xff
 8003288:	62da      	str	r2, [r3, #44]	; 0x2c

    // back to normal LED
    htim3.Instance->CCR3 = ledR;
 800328a:	4b0b      	ldr	r3, [pc, #44]	; (80032b8 <playtoneRTOS+0xf0>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	8afa      	ldrh	r2, [r7, #22]
 8003290:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <playtoneRTOS+0xf0>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	8aba      	ldrh	r2, [r7, #20]
 8003298:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 800329a:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <playtoneRTOS+0xf0>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	8a7a      	ldrh	r2, [r7, #18]
 80032a0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80032a2:	bf00      	nop
 80032a4:	371c      	adds	r7, #28
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd90      	pop	{r4, r7, pc}
 80032aa:	bf00      	nop
 80032ac:	f3af 8000 	nop.w
 80032b0:	00000000 	.word	0x00000000
 80032b4:	412e8480 	.word	0x412e8480
 80032b8:	20004410 	.word	0x20004410
 80032bc:	51eb851f 	.word	0x51eb851f

080032c0 <changeLed>:

void changeLed(uint8_t ledR, uint8_t ledG, uint8_t ledB) {
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
 80032ca:	460b      	mov	r3, r1
 80032cc:	71bb      	strb	r3, [r7, #6]
 80032ce:	4613      	mov	r3, r2
 80032d0:	717b      	strb	r3, [r7, #5]
    htim3.Instance->CCR3 = ledR;
 80032d2:	4b09      	ldr	r3, [pc, #36]	; (80032f8 <changeLed+0x38>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	79fa      	ldrb	r2, [r7, #7]
 80032d8:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 80032da:	4b07      	ldr	r3, [pc, #28]	; (80032f8 <changeLed+0x38>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	79ba      	ldrb	r2, [r7, #6]
 80032e0:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 80032e2:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <changeLed+0x38>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	797a      	ldrb	r2, [r7, #5]
 80032e8:	641a      	str	r2, [r3, #64]	; 0x40

}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	20004410 	.word	0x20004410

080032fc <StartLedTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void const * argument)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8003304:	f00b f8d4 	bl	800e4b0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
    /* Infinite loop */
    for (;;) {
        changeLed(0, 100, 0);
 8003308:	2200      	movs	r2, #0
 800330a:	2164      	movs	r1, #100	; 0x64
 800330c:	2000      	movs	r0, #0
 800330e:	f7ff ffd7 	bl	80032c0 <changeLed>
        osDelay(1000);
 8003312:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003316:	f009 ff11 	bl	800d13c <osDelay>
        changeLed(0, 0, 100);
 800331a:	2264      	movs	r2, #100	; 0x64
 800331c:	2100      	movs	r1, #0
 800331e:	2000      	movs	r0, #0
 8003320:	f7ff ffce 	bl	80032c0 <changeLed>
        osDelay(1000);
 8003324:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003328:	f009 ff08 	bl	800d13c <osDelay>
        changeLed(0, 100, 0);
 800332c:	e7ec      	b.n	8003308 <StartLedTask+0xc>

0800332e <StartMusicTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartMusicTask */
void StartMusicTask(void const * argument)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b082      	sub	sp, #8
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMusicTask */
    /* Infinite loop */
    for (;;) {
        playtoneRTOS(587, 100, 3);
 8003336:	2203      	movs	r2, #3
 8003338:	2164      	movs	r1, #100	; 0x64
 800333a:	f240 204b 	movw	r0, #587	; 0x24b
 800333e:	f7ff ff43 	bl	80031c8 <playtoneRTOS>
        osDelay(412);
 8003342:	f44f 70ce 	mov.w	r0, #412	; 0x19c
 8003346:	f009 fef9 	bl	800d13c <osDelay>
        playtoneRTOS(932, 100, 3);
 800334a:	2203      	movs	r2, #3
 800334c:	2164      	movs	r1, #100	; 0x64
 800334e:	f44f 7069 	mov.w	r0, #932	; 0x3a4
 8003352:	f7ff ff39 	bl	80031c8 <playtoneRTOS>
        osDelay(412);
 8003356:	f44f 70ce 	mov.w	r0, #412	; 0x19c
 800335a:	f009 feef 	bl	800d13c <osDelay>
        playtoneRTOS(587, 100, 3);
 800335e:	e7ea      	b.n	8003336 <StartMusicTask+0x8>

08003360 <startStateMachine>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startStateMachine */
void startStateMachine(void const * argument)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startStateMachine */
    /* Infinite loop */
    for (;;) {

        osDelay(100);
 8003368:	2064      	movs	r0, #100	; 0x64
 800336a:	f009 fee7 	bl	800d13c <osDelay>
 800336e:	e7fb      	b.n	8003368 <startStateMachine+0x8>

08003370 <StartTelemTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemTask */
void StartTelemTask(void const * argument)
{
 8003370:	b590      	push	{r4, r7, lr}
 8003372:	b0ff      	sub	sp, #508	; 0x1fc
 8003374:	af02      	add	r7, sp, #8
 8003376:	1d3b      	adds	r3, r7, #4
 8003378:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartTelemTask */
    sx1280_custom radio;

    sxInit(&radio, &hspi3, LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 800337a:	f507 70d6 	add.w	r0, r7, #428	; 0x1ac
 800337e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003382:	4a70      	ldr	r2, [pc, #448]	; (8003544 <StartTelemTask+0x1d4>)
 8003384:	4970      	ldr	r1, [pc, #448]	; (8003548 <StartTelemTask+0x1d8>)
 8003386:	f7fe fa7f 	bl	8001888 <sxInit>
    sxSetDio1Pin(LORA_DIO1_GPIO_Port, LORA_DIO1_Pin);
 800338a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800338e:	486f      	ldr	r0, [pc, #444]	; (800354c <StartTelemTask+0x1dc>)
 8003390:	f7fe fada 	bl	8001948 <sxSetDio1Pin>
    float data[4];

    char printBuffer[128];

    //SetTxParams(0x06, 0xE0); // Power = 13 dBm (0x1F), Pout = -18 + power (dBm) ramptime = 20 us.
    SetTxParams(&radio, 0, 0xE0); // lowest power -18dBm
 8003394:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003398:	22e0      	movs	r2, #224	; 0xe0
 800339a:	2100      	movs	r1, #0
 800339c:	4618      	mov	r0, r3
 800339e:	f7fe fb27 	bl	80019f0 <SetTxParams>
    osDelay(3);
 80033a2:	2003      	movs	r0, #3
 80033a4:	f009 feca 	bl	800d13c <osDelay>

    lsm6dso imu;
    uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port,SPI2_NSS_Pin);
 80033a8:	f107 00a8 	add.w	r0, r7, #168	; 0xa8
 80033ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033b0:	4a67      	ldr	r2, [pc, #412]	; (8003550 <StartTelemTask+0x1e0>)
 80033b2:	4968      	ldr	r1, [pc, #416]	; (8003554 <StartTelemTask+0x1e4>)
 80033b4:	f7fd fe88 	bl	80010c8 <LSM_init>
 80033b8:	4603      	mov	r3, r0
 80033ba:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7

    Orientation ori;
    orientation_init(&ori);
 80033be:	f107 030c 	add.w	r3, r7, #12
 80033c2:	4618      	mov	r0, r3
 80033c4:	f000 f995 	bl	80036f2 <orientation_init>
    uint32_t counter = 0;
 80033c8:	2300      	movs	r3, #0
 80033ca:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec

    data[0] = ori.orientationQuat.w;
 80033ce:	f107 030c 	add.w	r3, r7, #12
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
    data[1] = ori.orientationQuat.v[0];
 80033d8:	f107 030c 	add.w	r3, r7, #12
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
    data[2] = ori.orientationQuat.v[1];
 80033e2:	f107 030c 	add.w	r3, r7, #12
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
    data[3] = ori.orientationQuat.v[2];
 80033ec:	f107 030c 	add.w	r3, r7, #12
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8

    WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
 80033f6:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 80033fa:	f507 70d6 	add.w	r0, r7, #428	; 0x1ac
 80033fe:	2310      	movs	r3, #16
 8003400:	2100      	movs	r1, #0
 8003402:	f7fe fb6e 	bl	8001ae2 <WriteBuffer>
    osDelay(1);
 8003406:	2001      	movs	r0, #1
 8003408:	f009 fe98 	bl	800d13c <osDelay>

    SetDioIrqParams(&radio, 1, 1, 0, 0); // txdone on gpio1
 800340c:	f507 70d6 	add.w	r0, r7, #428	; 0x1ac
 8003410:	2300      	movs	r3, #0
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	2300      	movs	r3, #0
 8003416:	2201      	movs	r2, #1
 8003418:	2101      	movs	r1, #1
 800341a:	f7fe fb96 	bl	8001b4a <SetDioIrqParams>

    osDelay(3);
 800341e:	2003      	movs	r0, #3
 8003420:	f009 fe8c 	bl	800d13c <osDelay>

    uint32_t lasttime = HAL_GetTick();
 8003424:	f000 fec0 	bl	80041a8 <HAL_GetTick>
 8003428:	f8c7 01e8 	str.w	r0, [r7, #488]	; 0x1e8
    uint32_t nowtime = HAL_GetTick();
 800342c:	f000 febc 	bl	80041a8 <HAL_GetTick>
 8003430:	f8c7 01e0 	str.w	r0, [r7, #480]	; 0x1e0
    float dt = 0;
 8003434:	f04f 0300 	mov.w	r3, #0
 8003438:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
    //changeLed(100, 100, 100);
    /* Infinite loop */
    for (;;) {

        LSM_pollsensors(&imu);
 800343c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003440:	4618      	mov	r0, r3
 8003442:	f7fd febb 	bl	80011bc <LSM_pollsensors>
        //changeLed(0, 0, 100);
        nowtime = HAL_GetTick();
 8003446:	f000 feaf 	bl	80041a8 <HAL_GetTick>
 800344a:	f8c7 01e0 	str.w	r0, [r7, #480]	; 0x1e0
        dt = (nowtime - lasttime) / 1000.0;
 800344e:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8003452:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	4618      	mov	r0, r3
 800345a:	f7fd f873 	bl	8000544 <__aeabi_ui2d>
 800345e:	f04f 0200 	mov.w	r2, #0
 8003462:	4b3d      	ldr	r3, [pc, #244]	; (8003558 <StartTelemTask+0x1e8>)
 8003464:	f7fd fa12 	bl	800088c <__aeabi_ddiv>
 8003468:	4603      	mov	r3, r0
 800346a:	460c      	mov	r4, r1
 800346c:	4618      	mov	r0, r3
 800346e:	4621      	mov	r1, r4
 8003470:	f7fd fbda 	bl	8000c28 <__aeabi_d2f>
 8003474:	4603      	mov	r3, r0
 8003476:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
        lasttime = nowtime;
 800347a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800347e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8

        orientation_setGyro(&ori, imu.gyroRPS);
 8003482:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003486:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800348a:	f107 030c 	add.w	r3, r7, #12
 800348e:	4611      	mov	r1, r2
 8003490:	4618      	mov	r0, r3
 8003492:	f000 f95c 	bl	800374e <orientation_setGyro>
        orientation_setAcc(&ori, imu.accMPS);
 8003496:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800349a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800349e:	f107 030c 	add.w	r3, r7, #12
 80034a2:	4611      	mov	r1, r2
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 f969 	bl	800377c <orientation_setAcc>
        orientation_update(&ori, dt);
 80034aa:	f107 030c 	add.w	r3, r7, #12
 80034ae:	ed97 0a77 	vldr	s0, [r7, #476]	; 0x1dc
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 f97c 	bl	80037b0 <orientation_update>


        counter++;
 80034b8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80034bc:	3301      	adds	r3, #1
 80034be:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec

        if (counter % 20 == 0) {
 80034c2:	f8d7 11ec 	ldr.w	r1, [r7, #492]	; 0x1ec
 80034c6:	4b25      	ldr	r3, [pc, #148]	; (800355c <StartTelemTask+0x1ec>)
 80034c8:	fba3 2301 	umull	r2, r3, r3, r1
 80034cc:	091a      	lsrs	r2, r3, #4
 80034ce:	4613      	mov	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	4413      	add	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	1aca      	subs	r2, r1, r3
 80034d8:	2a00      	cmp	r2, #0
 80034da:	d12e      	bne.n	800353a <StartTelemTask+0x1ca>
            data[0] = ori.orientationQuat.w;
 80034dc:	f107 030c 	add.w	r3, r7, #12
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
            data[1] = ori.orientationQuat.v[0];
 80034e6:	f107 030c 	add.w	r3, r7, #12
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
            data[2] = ori.orientationQuat.v[1];
 80034f0:	f107 030c 	add.w	r3, r7, #12
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
            data[3] = ori.orientationQuat.v[2];
 80034fa:	f107 030c 	add.w	r3, r7, #12
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
            //        data[1], data[2], data[3]);
            //sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",data[0],ori.orientationQuat.v[0],ori.orientationQuat.v[1],ori.orientationQuat.v[2]);
            //CDC_Transmit_FS((uint8_t*) printBuffer,
            //        MIN(strlen(printBuffer), 128));

            WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
 8003504:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 8003508:	f507 70d6 	add.w	r0, r7, #428	; 0x1ac
 800350c:	2310      	movs	r3, #16
 800350e:	2100      	movs	r1, #0
 8003510:	f7fe fae7 	bl	8001ae2 <WriteBuffer>
            osDelay(1);
 8003514:	2001      	movs	r0, #1
 8003516:	f009 fe11 	bl	800d13c <osDelay>
            ClrIrqStatus(&radio, 1); // clear txdone irq
 800351a:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800351e:	2101      	movs	r1, #1
 8003520:	4618      	mov	r0, r3
 8003522:	f7fe fb4c 	bl	8001bbe <ClrIrqStatus>
            osDelay(1);
 8003526:	2001      	movs	r0, #1
 8003528:	f009 fe08 	bl	800d13c <osDelay>
            SetTx(&radio, 0x02, 50); // time-out of 1ms * 50 = 50ms
 800352c:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003530:	2232      	movs	r2, #50	; 0x32
 8003532:	2102      	movs	r1, #2
 8003534:	4618      	mov	r0, r3
 8003536:	f7fe fb5d 	bl	8001bf4 <SetTx>
        }

        osDelay(1);
 800353a:	2001      	movs	r0, #1
 800353c:	f009 fdfe 	bl	800d13c <osDelay>
        LSM_pollsensors(&imu);
 8003540:	e77c      	b.n	800343c <StartTelemTask+0xcc>
 8003542:	bf00      	nop
 8003544:	40020000 	.word	0x40020000
 8003548:	20004450 	.word	0x20004450
 800354c:	40020800 	.word	0x40020800
 8003550:	40020400 	.word	0x40020400
 8003554:	200043b4 	.word	0x200043b4
 8003558:	408f4000 	.word	0x408f4000
 800355c:	cccccccd 	.word	0xcccccccd

08003560 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a04      	ldr	r2, [pc, #16]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d101      	bne.n	8003576 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003572:	f000 fe05 	bl	8004180 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003576:	bf00      	nop
 8003578:	3708      	adds	r7, #8
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	40010000 	.word	0x40010000

08003584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003588:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 800358a:	e7fe      	b.n	800358a <Error_Handler+0x6>

0800358c <cross_product>:


#include "orientation.h"
#include "constants.h"

void cross_product(float a[3], float b[3], float output[3]) {
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
    output[0] = a[1] * b[2] - a[2]*b[1];
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	3304      	adds	r3, #4
 800359c:	ed93 7a00 	vldr	s14, [r3]
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	3308      	adds	r3, #8
 80035a4:	edd3 7a00 	vldr	s15, [r3]
 80035a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	3308      	adds	r3, #8
 80035b0:	edd3 6a00 	vldr	s13, [r3]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	3304      	adds	r3, #4
 80035b8:	edd3 7a00 	vldr	s15, [r3]
 80035bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	edc3 7a00 	vstr	s15, [r3]
    output[1] = a[2] * b[0] - a[0]*b[2];
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	3308      	adds	r3, #8
 80035ce:	ed93 7a00 	vldr	s14, [r3]
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	edd3 7a00 	vldr	s15, [r3]
 80035d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	edd3 6a00 	vldr	s13, [r3]
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	3308      	adds	r3, #8
 80035e6:	edd3 7a00 	vldr	s15, [r3]
 80035ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	3304      	adds	r3, #4
 80035f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035f6:	edc3 7a00 	vstr	s15, [r3]
    output[2] = a[0] * b[1] - a[1]*b[0];
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	ed93 7a00 	vldr	s14, [r3]
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	3304      	adds	r3, #4
 8003604:	edd3 7a00 	vldr	s15, [r3]
 8003608:	ee27 7a27 	vmul.f32	s14, s14, s15
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	3304      	adds	r3, #4
 8003610:	edd3 6a00 	vldr	s13, [r3]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	edd3 7a00 	vldr	s15, [r3]
 800361a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	3308      	adds	r3, #8
 8003622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003626:	edc3 7a00 	vstr	s15, [r3]
}
 800362a:	bf00      	nop
 800362c:	3714      	adds	r7, #20
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr

08003636 <vector_sum>:

void vector_sum(float a[3], float b[3], float output[3]) {
 8003636:	b480      	push	{r7}
 8003638:	b085      	sub	sp, #20
 800363a:	af00      	add	r7, sp, #0
 800363c:	60f8      	str	r0, [r7, #12]
 800363e:	60b9      	str	r1, [r7, #8]
 8003640:	607a      	str	r2, [r7, #4]
    output[0] = a[0] + b[0];
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	ed93 7a00 	vldr	s14, [r3]
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	edd3 7a00 	vldr	s15, [r3]
 800364e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	edc3 7a00 	vstr	s15, [r3]
    output[1] = a[1] + b[1];
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	3304      	adds	r3, #4
 800365c:	ed93 7a00 	vldr	s14, [r3]
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	3304      	adds	r3, #4
 8003664:	edd3 7a00 	vldr	s15, [r3]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	3304      	adds	r3, #4
 800366c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003670:	edc3 7a00 	vstr	s15, [r3]
    output[2] = a[2] + b[2];
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	3308      	adds	r3, #8
 8003678:	ed93 7a00 	vldr	s14, [r3]
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	3308      	adds	r3, #8
 8003680:	edd3 7a00 	vldr	s15, [r3]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3308      	adds	r3, #8
 8003688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800368c:	edc3 7a00 	vstr	s15, [r3]
}
 8003690:	bf00      	nop
 8003692:	3714      	adds	r7, #20
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <vector_lenSquared>:

float vector_lenSquared(float a[3]) {
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
    return a[0]*a[0] + a[1]*a[1] + a[2]*a[2];
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	ed93 7a00 	vldr	s14, [r3]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	edd3 7a00 	vldr	s15, [r3]
 80036b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3304      	adds	r3, #4
 80036b8:	edd3 6a00 	vldr	s13, [r3]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	3304      	adds	r3, #4
 80036c0:	edd3 7a00 	vldr	s15, [r3]
 80036c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3308      	adds	r3, #8
 80036d0:	edd3 6a00 	vldr	s13, [r3]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3308      	adds	r3, #8
 80036d8:	edd3 7a00 	vldr	s15, [r3]
 80036dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036e0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80036e4:	eeb0 0a67 	vmov.f32	s0, s15
 80036e8:	370c      	adds	r7, #12
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr

080036f2 <orientation_init>:

void orientation_init(Orientation *ori) {
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
    Quaternion_setIdentity(&ori->orientationQuat);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7fe fae3 	bl	8001cc8 <Quaternion_setIdentity>
    Quaternion_setIdentity(&ori->accQuat);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	3370      	adds	r3, #112	; 0x70
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe fade 	bl	8001cc8 <Quaternion_setIdentity>
    Quaternion_setIdentity(&ori->gyroQuat);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3360      	adds	r3, #96	; 0x60
 8003710:	4618      	mov	r0, r3
 8003712:	f7fe fad9 	bl	8001cc8 <Quaternion_setIdentity>

    // Point down (-z axis)
    ori->vertical[0] = 0;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f04f 0200 	mov.w	r2, #0
 800371c:	655a      	str	r2, [r3, #84]	; 0x54
    ori->vertical[1] = 0;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	659a      	str	r2, [r3, #88]	; 0x58
    ori->vertical[2] = 1;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800372c:	65da      	str	r2, [r3, #92]	; 0x5c

    ori->gyroVec[0] = 0;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f04f 0200 	mov.w	r2, #0
 8003734:	631a      	str	r2, [r3, #48]	; 0x30
    ori->gyroVec[1] = 0;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f04f 0200 	mov.w	r2, #0
 800373c:	635a      	str	r2, [r3, #52]	; 0x34
    ori->gyroVec[2] = 0;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f04f 0200 	mov.w	r2, #0
 8003744:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003746:	bf00      	nop
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <orientation_setGyro>:

void orientation_setGyro(Orientation *ori, float gyro[3]) {
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
 8003756:	6039      	str	r1, [r7, #0]
    ori->gyroVec[0] = gyro[0];
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	631a      	str	r2, [r3, #48]	; 0x30
    ori->gyroVec[1] = gyro[1];
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	635a      	str	r2, [r3, #52]	; 0x34
    ori->gyroVec[2] = gyro[2];
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	689a      	ldr	r2, [r3, #8]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <orientation_setAcc>:

void orientation_setAcc(Orientation *ori, float acc[3]) {
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
    ori->accBodyVec[0] = acc[0];
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	63da      	str	r2, [r3, #60]	; 0x3c
    ori->accBodyVec[1] = acc[1];
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685a      	ldr	r2, [r3, #4]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	641a      	str	r2, [r3, #64]	; 0x40
    ori->accBodyVec[2] = acc[2];
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	689a      	ldr	r2, [r3, #8]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	645a      	str	r2, [r3, #68]	; 0x44
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	0000      	movs	r0, r0
 80037ac:	0000      	movs	r0, r0
	...

080037b0 <orientation_update>:

// based on https://github.com/daPhoosa/SimpleIMU-6/blob/master/SimpleIMU-6.ino
void orientation_update(Orientation *ori, float dt) {
 80037b0:	b590      	push	{r4, r7, lr}
 80037b2:	b08f      	sub	sp, #60	; 0x3c
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	ed87 0a00 	vstr	s0, [r7]

    //Quaternion_set(0,ori->gyroVec[0],ori->gyroVec[1],ori->gyroVec[2],&ori->gyroQuat);
    //Quaternion_set(0,ori->accBodyVec[0],ori->accBodyVec[1],ori->accBodyVec[2],&ori->accQuat);

    Quaternion_rotate(&ori->orientationQuat, ori->accBodyVec, ori->accWorldVec);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	3348      	adds	r3, #72	; 0x48
 80037c8:	461a      	mov	r2, r3
 80037ca:	f7fe fcd5 	bl	8002178 <Quaternion_rotate>
    float correctionWorld[3];
    cross_product(ori->accWorldVec, ori->vertical, correctionWorld);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f103 0048 	add.w	r0, r3, #72	; 0x48
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3354      	adds	r3, #84	; 0x54
 80037d8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037dc:	4619      	mov	r1, r3
 80037de:	f7ff fed5 	bl	800358c <cross_product>

    float correctionBody[3];
    Quaternion_conjugate(&ori->orientationQuat, &ori->orientationQuatConj);
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3310      	adds	r3, #16
 80037e8:	4619      	mov	r1, r3
 80037ea:	4610      	mov	r0, r2
 80037ec:	f7fe fbd0 	bl	8001f90 <Quaternion_conjugate>
    Quaternion_rotate(&ori->orientationQuatConj, correctionWorld, correctionBody);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	3310      	adds	r3, #16
 80037f4:	f107 021c 	add.w	r2, r7, #28
 80037f8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7fe fcbb 	bl	8002178 <Quaternion_rotate>

    correctionBody[0] = correctionBody[0] * 0.1;
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	4618      	mov	r0, r3
 8003806:	f7fc febf 	bl	8000588 <__aeabi_f2d>
 800380a:	a347      	add	r3, pc, #284	; (adr r3, 8003928 <orientation_update+0x178>)
 800380c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003810:	f7fc ff12 	bl	8000638 <__aeabi_dmul>
 8003814:	4603      	mov	r3, r0
 8003816:	460c      	mov	r4, r1
 8003818:	4618      	mov	r0, r3
 800381a:	4621      	mov	r1, r4
 800381c:	f7fd fa04 	bl	8000c28 <__aeabi_d2f>
 8003820:	4603      	mov	r3, r0
 8003822:	61fb      	str	r3, [r7, #28]
    correctionBody[1] = correctionBody[1] * 0.1;
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	4618      	mov	r0, r3
 8003828:	f7fc feae 	bl	8000588 <__aeabi_f2d>
 800382c:	a33e      	add	r3, pc, #248	; (adr r3, 8003928 <orientation_update+0x178>)
 800382e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003832:	f7fc ff01 	bl	8000638 <__aeabi_dmul>
 8003836:	4603      	mov	r3, r0
 8003838:	460c      	mov	r4, r1
 800383a:	4618      	mov	r0, r3
 800383c:	4621      	mov	r1, r4
 800383e:	f7fd f9f3 	bl	8000c28 <__aeabi_d2f>
 8003842:	4603      	mov	r3, r0
 8003844:	623b      	str	r3, [r7, #32]
    correctionBody[2] = correctionBody[2] * 0.1;
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	4618      	mov	r0, r3
 800384a:	f7fc fe9d 	bl	8000588 <__aeabi_f2d>
 800384e:	a336      	add	r3, pc, #216	; (adr r3, 8003928 <orientation_update+0x178>)
 8003850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003854:	f7fc fef0 	bl	8000638 <__aeabi_dmul>
 8003858:	4603      	mov	r3, r0
 800385a:	460c      	mov	r4, r1
 800385c:	4618      	mov	r0, r3
 800385e:	4621      	mov	r1, r4
 8003860:	f7fd f9e2 	bl	8000c28 <__aeabi_d2f>
 8003864:	4603      	mov	r3, r0
 8003866:	627b      	str	r3, [r7, #36]	; 0x24

    float GsSquared = vector_lenSquared(ori->accBodyVec) / (standardGravity * standardGravity);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	333c      	adds	r3, #60	; 0x3c
 800386c:	4618      	mov	r0, r3
 800386e:	f7ff ff15 	bl	800369c <vector_lenSquared>
 8003872:	ee10 3a10 	vmov	r3, s0
 8003876:	4618      	mov	r0, r3
 8003878:	f7fc fe86 	bl	8000588 <__aeabi_f2d>
 800387c:	a32c      	add	r3, pc, #176	; (adr r3, 8003930 <orientation_update+0x180>)
 800387e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003882:	f7fd f803 	bl	800088c <__aeabi_ddiv>
 8003886:	4603      	mov	r3, r0
 8003888:	460c      	mov	r4, r1
 800388a:	4618      	mov	r0, r3
 800388c:	4621      	mov	r1, r4
 800388e:	f7fd f9cb 	bl	8000c28 <__aeabi_d2f>
 8003892:	4603      	mov	r3, r0
 8003894:	637b      	str	r3, [r7, #52]	; 0x34
    if (GsSquared > 0.81 && GsSquared < 1.21) {
 8003896:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003898:	f7fc fe76 	bl	8000588 <__aeabi_f2d>
 800389c:	a326      	add	r3, pc, #152	; (adr r3, 8003938 <orientation_update+0x188>)
 800389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a2:	f7fd f959 	bl	8000b58 <__aeabi_dcmpgt>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d015      	beq.n	80038d8 <orientation_update+0x128>
 80038ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80038ae:	f7fc fe6b 	bl	8000588 <__aeabi_f2d>
 80038b2:	a323      	add	r3, pc, #140	; (adr r3, 8003940 <orientation_update+0x190>)
 80038b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b8:	f7fd f930 	bl	8000b1c <__aeabi_dcmplt>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <orientation_update+0x128>
        vector_sum(ori->gyroVec, correctionBody, ori->gyroVec);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80038ce:	f107 031c 	add.w	r3, r7, #28
 80038d2:	4619      	mov	r1, r3
 80038d4:	f7ff feaf 	bl	8003636 <vector_sum>
    }
    Quaternion_fromRate(ori->gyroVec, dt, &ori->incrementalRotation);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	3320      	adds	r3, #32
 80038e2:	4619      	mov	r1, r3
 80038e4:	ed97 0a00 	vldr	s0, [r7]
 80038e8:	4610      	mov	r0, r2
 80038ea:	f7fe fdcd 	bl	8002488 <Quaternion_fromRate>

    Quaternion tempQuat;

    Quaternion_multiply(&ori->orientationQuat, &ori->incrementalRotation, &tempQuat);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3320      	adds	r3, #32
 80038f4:	f107 020c 	add.w	r2, r7, #12
 80038f8:	4619      	mov	r1, r3
 80038fa:	f7fe fb7d 	bl	8001ff8 <Quaternion_multiply>
    Quaternion_copy(&tempQuat, &ori->orientationQuat);
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	f107 030c 	add.w	r3, r7, #12
 8003904:	4611      	mov	r1, r2
 8003906:	4618      	mov	r0, r3
 8003908:	f7fe fa02 	bl	8001d10 <Quaternion_copy>
    //Quaternion_lockY(&ori->orientationQuat, &ori->horQuat);
    Quaternion_toEulerZYX(&ori->orientationQuat, ori->eulerZYX);
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	3380      	adds	r3, #128	; 0x80
 8003912:	4619      	mov	r1, r3
 8003914:	4610      	mov	r0, r2
 8003916:	f7fe fa1b 	bl	8001d50 <Quaternion_toEulerZYX>
    //ori->eulerZYX[2] = 0;
    //Quaternion_fromEulerZYX(ori->eulerZYX, &ori->horQuat);
}
 800391a:	bf00      	nop
 800391c:	373c      	adds	r7, #60	; 0x3c
 800391e:	46bd      	mov	sp, r7
 8003920:	bd90      	pop	{r4, r7, pc}
 8003922:	bf00      	nop
 8003924:	f3af 8000 	nop.w
 8003928:	9999999a 	.word	0x9999999a
 800392c:	3fb99999 	.word	0x3fb99999
 8003930:	9339d914 	.word	0x9339d914
 8003934:	40580ae7 	.word	0x40580ae7
 8003938:	1eb851ec 	.word	0x1eb851ec
 800393c:	3fe9eb85 	.word	0x3fe9eb85
 8003940:	f5c28f5c 	.word	0xf5c28f5c
 8003944:	3ff35c28 	.word	0x3ff35c28

08003948 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	607b      	str	r3, [r7, #4]
 8003952:	4b12      	ldr	r3, [pc, #72]	; (800399c <HAL_MspInit+0x54>)
 8003954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003956:	4a11      	ldr	r2, [pc, #68]	; (800399c <HAL_MspInit+0x54>)
 8003958:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800395c:	6453      	str	r3, [r2, #68]	; 0x44
 800395e:	4b0f      	ldr	r3, [pc, #60]	; (800399c <HAL_MspInit+0x54>)
 8003960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003966:	607b      	str	r3, [r7, #4]
 8003968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800396a:	2300      	movs	r3, #0
 800396c:	603b      	str	r3, [r7, #0]
 800396e:	4b0b      	ldr	r3, [pc, #44]	; (800399c <HAL_MspInit+0x54>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	4a0a      	ldr	r2, [pc, #40]	; (800399c <HAL_MspInit+0x54>)
 8003974:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003978:	6413      	str	r3, [r2, #64]	; 0x40
 800397a:	4b08      	ldr	r3, [pc, #32]	; (800399c <HAL_MspInit+0x54>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003982:	603b      	str	r3, [r7, #0]
 8003984:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003986:	2200      	movs	r2, #0
 8003988:	210f      	movs	r1, #15
 800398a:	f06f 0001 	mvn.w	r0, #1
 800398e:	f000 ff63 	bl	8004858 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003992:	bf00      	nop
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40023800 	.word	0x40023800

080039a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08a      	sub	sp, #40	; 0x28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	605a      	str	r2, [r3, #4]
 80039b2:	609a      	str	r2, [r3, #8]
 80039b4:	60da      	str	r2, [r3, #12]
 80039b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a17      	ldr	r2, [pc, #92]	; (8003a1c <HAL_ADC_MspInit+0x7c>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d127      	bne.n	8003a12 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	4b16      	ldr	r3, [pc, #88]	; (8003a20 <HAL_ADC_MspInit+0x80>)
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ca:	4a15      	ldr	r2, [pc, #84]	; (8003a20 <HAL_ADC_MspInit+0x80>)
 80039cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039d0:	6453      	str	r3, [r2, #68]	; 0x44
 80039d2:	4b13      	ldr	r3, [pc, #76]	; (8003a20 <HAL_ADC_MspInit+0x80>)
 80039d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039da:	613b      	str	r3, [r7, #16]
 80039dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
 80039e2:	4b0f      	ldr	r3, [pc, #60]	; (8003a20 <HAL_ADC_MspInit+0x80>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	4a0e      	ldr	r2, [pc, #56]	; (8003a20 <HAL_ADC_MspInit+0x80>)
 80039e8:	f043 0304 	orr.w	r3, r3, #4
 80039ec:	6313      	str	r3, [r2, #48]	; 0x30
 80039ee:	4b0c      	ldr	r3, [pc, #48]	; (8003a20 <HAL_ADC_MspInit+0x80>)
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	f003 0304 	and.w	r3, r3, #4
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = VOLTAGE_Pin;
 80039fa:	2304      	movs	r3, #4
 80039fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039fe:	2303      	movs	r3, #3
 8003a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a02:	2300      	movs	r3, #0
 8003a04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003a06:	f107 0314 	add.w	r3, r7, #20
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4805      	ldr	r0, [pc, #20]	; (8003a24 <HAL_ADC_MspInit+0x84>)
 8003a0e:	f000 ff4d 	bl	80048ac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003a12:	bf00      	nop
 8003a14:	3728      	adds	r7, #40	; 0x28
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40012000 	.word	0x40012000
 8003a20:	40023800 	.word	0x40023800
 8003a24:	40020800 	.word	0x40020800

08003a28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b08a      	sub	sp, #40	; 0x28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a30:	f107 0314 	add.w	r3, r7, #20
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
 8003a38:	605a      	str	r2, [r3, #4]
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	60da      	str	r2, [r3, #12]
 8003a3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a29      	ldr	r2, [pc, #164]	; (8003aec <HAL_I2C_MspInit+0xc4>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d14b      	bne.n	8003ae2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	613b      	str	r3, [r7, #16]
 8003a4e:	4b28      	ldr	r3, [pc, #160]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	4a27      	ldr	r2, [pc, #156]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003a54:	f043 0304 	orr.w	r3, r3, #4
 8003a58:	6313      	str	r3, [r2, #48]	; 0x30
 8003a5a:	4b25      	ldr	r3, [pc, #148]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	613b      	str	r3, [r7, #16]
 8003a64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	4b21      	ldr	r3, [pc, #132]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6e:	4a20      	ldr	r2, [pc, #128]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	6313      	str	r3, [r2, #48]	; 0x30
 8003a76:	4b1e      	ldr	r3, [pc, #120]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	60fb      	str	r3, [r7, #12]
 8003a80:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003a82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a88:	2312      	movs	r3, #18
 8003a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a90:	2303      	movs	r3, #3
 8003a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003a94:	2304      	movs	r3, #4
 8003a96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a98:	f107 0314 	add.w	r3, r7, #20
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4815      	ldr	r0, [pc, #84]	; (8003af4 <HAL_I2C_MspInit+0xcc>)
 8003aa0:	f000 ff04 	bl	80048ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003aa4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aaa:	2312      	movs	r3, #18
 8003aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003ab6:	2304      	movs	r3, #4
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aba:	f107 0314 	add.w	r3, r7, #20
 8003abe:	4619      	mov	r1, r3
 8003ac0:	480d      	ldr	r0, [pc, #52]	; (8003af8 <HAL_I2C_MspInit+0xd0>)
 8003ac2:	f000 fef3 	bl	80048ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	60bb      	str	r3, [r7, #8]
 8003aca:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ace:	4a08      	ldr	r2, [pc, #32]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003ad0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ad6:	4b06      	ldr	r3, [pc, #24]	; (8003af0 <HAL_I2C_MspInit+0xc8>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ada:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ade:	60bb      	str	r3, [r7, #8]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003ae2:	bf00      	nop
 8003ae4:	3728      	adds	r7, #40	; 0x28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	40005c00 	.word	0x40005c00
 8003af0:	40023800 	.word	0x40023800
 8003af4:	40020800 	.word	0x40020800
 8003af8:	40020000 	.word	0x40020000

08003afc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b08e      	sub	sp, #56	; 0x38
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b08:	2200      	movs	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	605a      	str	r2, [r3, #4]
 8003b0e:	609a      	str	r2, [r3, #8]
 8003b10:	60da      	str	r2, [r3, #12]
 8003b12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a5b      	ldr	r2, [pc, #364]	; (8003c88 <HAL_SPI_MspInit+0x18c>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d12c      	bne.n	8003b78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b1e:	2300      	movs	r3, #0
 8003b20:	623b      	str	r3, [r7, #32]
 8003b22:	4b5a      	ldr	r3, [pc, #360]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b26:	4a59      	ldr	r2, [pc, #356]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003b2e:	4b57      	ldr	r3, [pc, #348]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b36:	623b      	str	r3, [r7, #32]
 8003b38:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61fb      	str	r3, [r7, #28]
 8003b3e:	4b53      	ldr	r3, [pc, #332]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b42:	4a52      	ldr	r2, [pc, #328]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b44:	f043 0301 	orr.w	r3, r3, #1
 8003b48:	6313      	str	r3, [r2, #48]	; 0x30
 8003b4a:	4b50      	ldr	r3, [pc, #320]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	61fb      	str	r3, [r7, #28]
 8003b54:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003b56:	23e0      	movs	r3, #224	; 0xe0
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b62:	2303      	movs	r3, #3
 8003b64:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b66:	2305      	movs	r3, #5
 8003b68:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4847      	ldr	r0, [pc, #284]	; (8003c90 <HAL_SPI_MspInit+0x194>)
 8003b72:	f000 fe9b 	bl	80048ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003b76:	e082      	b.n	8003c7e <HAL_SPI_MspInit+0x182>
  else if(hspi->Instance==SPI2)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a45      	ldr	r2, [pc, #276]	; (8003c94 <HAL_SPI_MspInit+0x198>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d12d      	bne.n	8003bde <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	61bb      	str	r3, [r7, #24]
 8003b86:	4b41      	ldr	r3, [pc, #260]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	4a40      	ldr	r2, [pc, #256]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b90:	6413      	str	r3, [r2, #64]	; 0x40
 8003b92:	4b3e      	ldr	r3, [pc, #248]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b9a:	61bb      	str	r3, [r7, #24]
 8003b9c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	617b      	str	r3, [r7, #20]
 8003ba2:	4b3a      	ldr	r3, [pc, #232]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba6:	4a39      	ldr	r2, [pc, #228]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003ba8:	f043 0302 	orr.w	r3, r3, #2
 8003bac:	6313      	str	r3, [r2, #48]	; 0x30
 8003bae:	4b37      	ldr	r3, [pc, #220]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	617b      	str	r3, [r7, #20]
 8003bb8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003bba:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003bbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003bcc:	2305      	movs	r3, #5
 8003bce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4830      	ldr	r0, [pc, #192]	; (8003c98 <HAL_SPI_MspInit+0x19c>)
 8003bd8:	f000 fe68 	bl	80048ac <HAL_GPIO_Init>
}
 8003bdc:	e04f      	b.n	8003c7e <HAL_SPI_MspInit+0x182>
  else if(hspi->Instance==SPI3)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a2e      	ldr	r2, [pc, #184]	; (8003c9c <HAL_SPI_MspInit+0x1a0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d14a      	bne.n	8003c7e <HAL_SPI_MspInit+0x182>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003be8:	2300      	movs	r3, #0
 8003bea:	613b      	str	r3, [r7, #16]
 8003bec:	4b27      	ldr	r3, [pc, #156]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf0:	4a26      	ldr	r2, [pc, #152]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003bf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8003bf8:	4b24      	ldr	r3, [pc, #144]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c00:	613b      	str	r3, [r7, #16]
 8003c02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c04:	2300      	movs	r3, #0
 8003c06:	60fb      	str	r3, [r7, #12]
 8003c08:	4b20      	ldr	r3, [pc, #128]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0c:	4a1f      	ldr	r2, [pc, #124]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003c0e:	f043 0304 	orr.w	r3, r3, #4
 8003c12:	6313      	str	r3, [r2, #48]	; 0x30
 8003c14:	4b1d      	ldr	r3, [pc, #116]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c18:	f003 0304 	and.w	r3, r3, #4
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c20:	2300      	movs	r3, #0
 8003c22:	60bb      	str	r3, [r7, #8]
 8003c24:	4b19      	ldr	r3, [pc, #100]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	4a18      	ldr	r2, [pc, #96]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003c2a:	f043 0302 	orr.w	r3, r3, #2
 8003c2e:	6313      	str	r3, [r2, #48]	; 0x30
 8003c30:	4b16      	ldr	r3, [pc, #88]	; (8003c8c <HAL_SPI_MspInit+0x190>)
 8003c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003c3c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c42:	2302      	movs	r3, #2
 8003c44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003c4e:	2306      	movs	r3, #6
 8003c50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c56:	4619      	mov	r1, r3
 8003c58:	4811      	ldr	r0, [pc, #68]	; (8003ca0 <HAL_SPI_MspInit+0x1a4>)
 8003c5a:	f000 fe27 	bl	80048ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003c5e:	2320      	movs	r3, #32
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c62:	2302      	movs	r3, #2
 8003c64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003c6e:	2306      	movs	r3, #6
 8003c70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c76:	4619      	mov	r1, r3
 8003c78:	4807      	ldr	r0, [pc, #28]	; (8003c98 <HAL_SPI_MspInit+0x19c>)
 8003c7a:	f000 fe17 	bl	80048ac <HAL_GPIO_Init>
}
 8003c7e:	bf00      	nop
 8003c80:	3738      	adds	r7, #56	; 0x38
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40013000 	.word	0x40013000
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	40020000 	.word	0x40020000
 8003c94:	40003800 	.word	0x40003800
 8003c98:	40020400 	.word	0x40020400
 8003c9c:	40003c00 	.word	0x40003c00
 8003ca0:	40020800 	.word	0x40020800

08003ca4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cb4:	d10d      	bne.n	8003cd2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <HAL_TIM_PWM_MspInit+0x3c>)
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	4a08      	ldr	r2, [pc, #32]	; (8003ce0 <HAL_TIM_PWM_MspInit+0x3c>)
 8003cc0:	f043 0301 	orr.w	r3, r3, #1
 8003cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003cc6:	4b06      	ldr	r3, [pc, #24]	; (8003ce0 <HAL_TIM_PWM_MspInit+0x3c>)
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003cd2:	bf00      	nop
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	40023800 	.word	0x40023800

08003ce4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a0b      	ldr	r2, [pc, #44]	; (8003d20 <HAL_TIM_Base_MspInit+0x3c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d10d      	bne.n	8003d12 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60fb      	str	r3, [r7, #12]
 8003cfa:	4b0a      	ldr	r3, [pc, #40]	; (8003d24 <HAL_TIM_Base_MspInit+0x40>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	4a09      	ldr	r2, [pc, #36]	; (8003d24 <HAL_TIM_Base_MspInit+0x40>)
 8003d00:	f043 0302 	orr.w	r3, r3, #2
 8003d04:	6413      	str	r3, [r2, #64]	; 0x40
 8003d06:	4b07      	ldr	r3, [pc, #28]	; (8003d24 <HAL_TIM_Base_MspInit+0x40>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	60fb      	str	r3, [r7, #12]
 8003d10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003d12:	bf00      	nop
 8003d14:	3714      	adds	r7, #20
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	40000400 	.word	0x40000400
 8003d24:	40023800 	.word	0x40023800

08003d28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b08a      	sub	sp, #40	; 0x28
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d30:	f107 0314 	add.w	r3, r7, #20
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]
 8003d38:	605a      	str	r2, [r3, #4]
 8003d3a:	609a      	str	r2, [r3, #8]
 8003d3c:	60da      	str	r2, [r3, #12]
 8003d3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d48:	d11e      	bne.n	8003d88 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	613b      	str	r3, [r7, #16]
 8003d4e:	4b31      	ldr	r3, [pc, #196]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d52:	4a30      	ldr	r2, [pc, #192]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003d54:	f043 0301 	orr.w	r3, r3, #1
 8003d58:	6313      	str	r3, [r2, #48]	; 0x30
 8003d5a:	4b2e      	ldr	r3, [pc, #184]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	613b      	str	r3, [r7, #16]
 8003d64:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8003d66:	2309      	movs	r3, #9
 8003d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d72:	2300      	movs	r3, #0
 8003d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003d76:	2301      	movs	r3, #1
 8003d78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d7a:	f107 0314 	add.w	r3, r7, #20
 8003d7e:	4619      	mov	r1, r3
 8003d80:	4825      	ldr	r0, [pc, #148]	; (8003e18 <HAL_TIM_MspPostInit+0xf0>)
 8003d82:	f000 fd93 	bl	80048ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003d86:	e041      	b.n	8003e0c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a23      	ldr	r2, [pc, #140]	; (8003e1c <HAL_TIM_MspPostInit+0xf4>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d13c      	bne.n	8003e0c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d92:	2300      	movs	r3, #0
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	4b1f      	ldr	r3, [pc, #124]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	4a1e      	ldr	r2, [pc, #120]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003d9c:	f043 0302 	orr.w	r3, r3, #2
 8003da0:	6313      	str	r3, [r2, #48]	; 0x30
 8003da2:	4b1c      	ldr	r3, [pc, #112]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	60fb      	str	r3, [r7, #12]
 8003dac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dae:	2300      	movs	r3, #0
 8003db0:	60bb      	str	r3, [r7, #8]
 8003db2:	4b18      	ldr	r3, [pc, #96]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db6:	4a17      	ldr	r2, [pc, #92]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003db8:	f043 0304 	orr.w	r3, r3, #4
 8003dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dbe:	4b15      	ldr	r3, [pc, #84]	; (8003e14 <HAL_TIM_MspPostInit+0xec>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	f003 0304 	and.w	r3, r3, #4
 8003dc6:	60bb      	str	r3, [r7, #8]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003dca:	2302      	movs	r3, #2
 8003dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dce:	2302      	movs	r3, #2
 8003dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003dda:	2302      	movs	r3, #2
 8003ddc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dde:	f107 0314 	add.w	r3, r7, #20
 8003de2:	4619      	mov	r1, r3
 8003de4:	480e      	ldr	r0, [pc, #56]	; (8003e20 <HAL_TIM_MspPostInit+0xf8>)
 8003de6:	f000 fd61 	bl	80048ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8003dea:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8003dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df0:	2302      	movs	r3, #2
 8003df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e00:	f107 0314 	add.w	r3, r7, #20
 8003e04:	4619      	mov	r1, r3
 8003e06:	4807      	ldr	r0, [pc, #28]	; (8003e24 <HAL_TIM_MspPostInit+0xfc>)
 8003e08:	f000 fd50 	bl	80048ac <HAL_GPIO_Init>
}
 8003e0c:	bf00      	nop
 8003e0e:	3728      	adds	r7, #40	; 0x28
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40023800 	.word	0x40023800
 8003e18:	40020000 	.word	0x40020000
 8003e1c:	40000400 	.word	0x40000400
 8003e20:	40020400 	.word	0x40020400
 8003e24:	40020800 	.word	0x40020800

08003e28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b08c      	sub	sp, #48	; 0x30
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003e30:	2300      	movs	r3, #0
 8003e32:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003e34:	2300      	movs	r3, #0
 8003e36:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8003e38:	2200      	movs	r2, #0
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	2019      	movs	r0, #25
 8003e3e:	f000 fd0b 	bl	8004858 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003e42:	2019      	movs	r0, #25
 8003e44:	f000 fd24 	bl	8004890 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003e48:	2300      	movs	r3, #0
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	4b1f      	ldr	r3, [pc, #124]	; (8003ecc <HAL_InitTick+0xa4>)
 8003e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e50:	4a1e      	ldr	r2, [pc, #120]	; (8003ecc <HAL_InitTick+0xa4>)
 8003e52:	f043 0301 	orr.w	r3, r3, #1
 8003e56:	6453      	str	r3, [r2, #68]	; 0x44
 8003e58:	4b1c      	ldr	r3, [pc, #112]	; (8003ecc <HAL_InitTick+0xa4>)
 8003e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003e64:	f107 0210 	add.w	r2, r7, #16
 8003e68:	f107 0314 	add.w	r3, r7, #20
 8003e6c:	4611      	mov	r1, r2
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f003 f9b4 	bl	80071dc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003e74:	f003 f99e 	bl	80071b4 <HAL_RCC_GetPCLK2Freq>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	005b      	lsls	r3, r3, #1
 8003e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e80:	4a13      	ldr	r2, [pc, #76]	; (8003ed0 <HAL_InitTick+0xa8>)
 8003e82:	fba2 2303 	umull	r2, r3, r2, r3
 8003e86:	0c9b      	lsrs	r3, r3, #18
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003e8c:	4b11      	ldr	r3, [pc, #68]	; (8003ed4 <HAL_InitTick+0xac>)
 8003e8e:	4a12      	ldr	r2, [pc, #72]	; (8003ed8 <HAL_InitTick+0xb0>)
 8003e90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003e92:	4b10      	ldr	r3, [pc, #64]	; (8003ed4 <HAL_InitTick+0xac>)
 8003e94:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003e98:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003e9a:	4a0e      	ldr	r2, [pc, #56]	; (8003ed4 <HAL_InitTick+0xac>)
 8003e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e9e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003ea0:	4b0c      	ldr	r3, [pc, #48]	; (8003ed4 <HAL_InitTick+0xac>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ea6:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <HAL_InitTick+0xac>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003eac:	4809      	ldr	r0, [pc, #36]	; (8003ed4 <HAL_InitTick+0xac>)
 8003eae:	f004 fcdf 	bl	8008870 <HAL_TIM_Base_Init>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d104      	bne.n	8003ec2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003eb8:	4806      	ldr	r0, [pc, #24]	; (8003ed4 <HAL_InitTick+0xac>)
 8003eba:	f004 fd04 	bl	80088c6 <HAL_TIM_Base_Start_IT>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	e000      	b.n	8003ec4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3730      	adds	r7, #48	; 0x30
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40023800 	.word	0x40023800
 8003ed0:	431bde83 	.word	0x431bde83
 8003ed4:	20004594 	.word	0x20004594
 8003ed8:	40010000 	.word	0x40010000

08003edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ee0:	e7fe      	b.n	8003ee0 <NMI_Handler+0x4>

08003ee2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ee6:	e7fe      	b.n	8003ee6 <HardFault_Handler+0x4>

08003ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003eec:	e7fe      	b.n	8003eec <MemManage_Handler+0x4>

08003eee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ef2:	e7fe      	b.n	8003ef2 <BusFault_Handler+0x4>

08003ef4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ef8:	e7fe      	b.n	8003ef8 <UsageFault_Handler+0x4>

08003efa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003efa:	b480      	push	{r7}
 8003efc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003efe:	bf00      	nop
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003f0c:	4802      	ldr	r0, [pc, #8]	; (8003f18 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003f0e:	f004 fd67 	bl	80089e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003f12:	bf00      	nop
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20004594 	.word	0x20004594

08003f1c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003f20:	4802      	ldr	r0, [pc, #8]	; (8003f2c <OTG_FS_IRQHandler+0x10>)
 8003f22:	f001 ff79 	bl	8005e18 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003f26:	bf00      	nop
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	20005f1c 	.word	0x20005f1c

08003f30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
	return 1;
 8003f34:	2301      	movs	r3, #1
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <_kill>:

int _kill(int pid, int sig)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003f4a:	f00b f843 	bl	800efd4 <__errno>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	2316      	movs	r3, #22
 8003f52:	6013      	str	r3, [r2, #0]
	return -1;
 8003f54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3708      	adds	r7, #8
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <_exit>:

void _exit (int status)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003f68:	f04f 31ff 	mov.w	r1, #4294967295
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7ff ffe7 	bl	8003f40 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003f72:	e7fe      	b.n	8003f72 <_exit+0x12>

08003f74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f80:	2300      	movs	r3, #0
 8003f82:	617b      	str	r3, [r7, #20]
 8003f84:	e00a      	b.n	8003f9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003f86:	f3af 8000 	nop.w
 8003f8a:	4601      	mov	r1, r0
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	1c5a      	adds	r2, r3, #1
 8003f90:	60ba      	str	r2, [r7, #8]
 8003f92:	b2ca      	uxtb	r2, r1
 8003f94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	617b      	str	r3, [r7, #20]
 8003f9c:	697a      	ldr	r2, [r7, #20]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	dbf0      	blt.n	8003f86 <_read+0x12>
	}

return len;
 8003fa4:	687b      	ldr	r3, [r7, #4]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b086      	sub	sp, #24
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
 8003fbe:	e009      	b.n	8003fd4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	1c5a      	adds	r2, r3, #1
 8003fc4:	60ba      	str	r2, [r7, #8]
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	697a      	ldr	r2, [r7, #20]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	dbf1      	blt.n	8003fc0 <_write+0x12>
	}
	return len;
 8003fdc:	687b      	ldr	r3, [r7, #4]
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3718      	adds	r7, #24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <_close>:

int _close(int file)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	b083      	sub	sp, #12
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
	return -1;
 8003fee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
 8004006:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800400e:	605a      	str	r2, [r3, #4]
	return 0;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <_isatty>:

int _isatty(int file)
{
 800401e:	b480      	push	{r7}
 8004020:	b083      	sub	sp, #12
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
	return 1;
 8004026:	2301      	movs	r3, #1
}
 8004028:	4618      	mov	r0, r3
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
	return 0;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3714      	adds	r7, #20
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
	...

08004050 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004058:	4a14      	ldr	r2, [pc, #80]	; (80040ac <_sbrk+0x5c>)
 800405a:	4b15      	ldr	r3, [pc, #84]	; (80040b0 <_sbrk+0x60>)
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004064:	4b13      	ldr	r3, [pc, #76]	; (80040b4 <_sbrk+0x64>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d102      	bne.n	8004072 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800406c:	4b11      	ldr	r3, [pc, #68]	; (80040b4 <_sbrk+0x64>)
 800406e:	4a12      	ldr	r2, [pc, #72]	; (80040b8 <_sbrk+0x68>)
 8004070:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004072:	4b10      	ldr	r3, [pc, #64]	; (80040b4 <_sbrk+0x64>)
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4413      	add	r3, r2
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	429a      	cmp	r2, r3
 800407e:	d207      	bcs.n	8004090 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004080:	f00a ffa8 	bl	800efd4 <__errno>
 8004084:	4602      	mov	r2, r0
 8004086:	230c      	movs	r3, #12
 8004088:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800408a:	f04f 33ff 	mov.w	r3, #4294967295
 800408e:	e009      	b.n	80040a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004090:	4b08      	ldr	r3, [pc, #32]	; (80040b4 <_sbrk+0x64>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004096:	4b07      	ldr	r3, [pc, #28]	; (80040b4 <_sbrk+0x64>)
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4413      	add	r3, r2
 800409e:	4a05      	ldr	r2, [pc, #20]	; (80040b4 <_sbrk+0x64>)
 80040a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040a2:	68fb      	ldr	r3, [r7, #12]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3718      	adds	r7, #24
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	20020000 	.word	0x20020000
 80040b0:	00000400 	.word	0x00000400
 80040b4:	200005f8 	.word	0x200005f8
 80040b8:	20006328 	.word	0x20006328

080040bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040bc:	b480      	push	{r7}
 80040be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040c0:	4b08      	ldr	r3, [pc, #32]	; (80040e4 <SystemInit+0x28>)
 80040c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c6:	4a07      	ldr	r2, [pc, #28]	; (80040e4 <SystemInit+0x28>)
 80040c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80040d0:	4b04      	ldr	r3, [pc, #16]	; (80040e4 <SystemInit+0x28>)
 80040d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80040d6:	609a      	str	r2, [r3, #8]
#endif
}
 80040d8:	bf00      	nop
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	e000ed00 	.word	0xe000ed00

080040e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80040e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004120 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80040ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80040ee:	e003      	b.n	80040f8 <LoopCopyDataInit>

080040f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80040f0:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80040f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80040f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80040f6:	3104      	adds	r1, #4

080040f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80040f8:	480b      	ldr	r0, [pc, #44]	; (8004128 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80040fa:	4b0c      	ldr	r3, [pc, #48]	; (800412c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80040fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80040fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004100:	d3f6      	bcc.n	80040f0 <CopyDataInit>
  ldr  r2, =_sbss
 8004102:	4a0b      	ldr	r2, [pc, #44]	; (8004130 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004104:	e002      	b.n	800410c <LoopFillZerobss>

08004106 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004106:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004108:	f842 3b04 	str.w	r3, [r2], #4

0800410c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800410c:	4b09      	ldr	r3, [pc, #36]	; (8004134 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800410e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004110:	d3f9      	bcc.n	8004106 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004112:	f7ff ffd3 	bl	80040bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004116:	f00a ff75 	bl	800f004 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800411a:	f7fe faad 	bl	8002678 <main>
  bx  lr    
 800411e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004120:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004124:	08014348 	.word	0x08014348
  ldr  r0, =_sdata
 8004128:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800412c:	20000388 	.word	0x20000388
  ldr  r2, =_sbss
 8004130:	20000388 	.word	0x20000388
  ldr  r3, = _ebss
 8004134:	20006328 	.word	0x20006328

08004138 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004138:	e7fe      	b.n	8004138 <ADC_IRQHandler>
	...

0800413c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004140:	4b0e      	ldr	r3, [pc, #56]	; (800417c <HAL_Init+0x40>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a0d      	ldr	r2, [pc, #52]	; (800417c <HAL_Init+0x40>)
 8004146:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800414a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800414c:	4b0b      	ldr	r3, [pc, #44]	; (800417c <HAL_Init+0x40>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a0a      	ldr	r2, [pc, #40]	; (800417c <HAL_Init+0x40>)
 8004152:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004156:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004158:	4b08      	ldr	r3, [pc, #32]	; (800417c <HAL_Init+0x40>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a07      	ldr	r2, [pc, #28]	; (800417c <HAL_Init+0x40>)
 800415e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004162:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004164:	2003      	movs	r0, #3
 8004166:	f000 fb6c 	bl	8004842 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800416a:	2000      	movs	r0, #0
 800416c:	f7ff fe5c 	bl	8003e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004170:	f7ff fbea 	bl	8003948 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	40023c00 	.word	0x40023c00

08004180 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004184:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <HAL_IncTick+0x20>)
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	461a      	mov	r2, r3
 800418a:	4b06      	ldr	r3, [pc, #24]	; (80041a4 <HAL_IncTick+0x24>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4413      	add	r3, r2
 8004190:	4a04      	ldr	r2, [pc, #16]	; (80041a4 <HAL_IncTick+0x24>)
 8004192:	6013      	str	r3, [r2, #0]
}
 8004194:	bf00      	nop
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	20000008 	.word	0x20000008
 80041a4:	200045d4 	.word	0x200045d4

080041a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  return uwTick;
 80041ac:	4b03      	ldr	r3, [pc, #12]	; (80041bc <HAL_GetTick+0x14>)
 80041ae:	681b      	ldr	r3, [r3, #0]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	200045d4 	.word	0x200045d4

080041c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041c8:	f7ff ffee 	bl	80041a8 <HAL_GetTick>
 80041cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d8:	d005      	beq.n	80041e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041da:	4b09      	ldr	r3, [pc, #36]	; (8004200 <HAL_Delay+0x40>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	461a      	mov	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4413      	add	r3, r2
 80041e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041e6:	bf00      	nop
 80041e8:	f7ff ffde 	bl	80041a8 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d8f7      	bhi.n	80041e8 <HAL_Delay+0x28>
  {
  }
}
 80041f8:	bf00      	nop
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	20000008 	.word	0x20000008

08004204 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800420c:	2300      	movs	r3, #0
 800420e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e033      	b.n	8004282 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	2b00      	cmp	r3, #0
 8004220:	d109      	bne.n	8004236 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7ff fbbc 	bl	80039a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	2b00      	cmp	r3, #0
 8004240:	d118      	bne.n	8004274 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800424a:	f023 0302 	bic.w	r3, r3, #2
 800424e:	f043 0202 	orr.w	r2, r3, #2
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f94a 	bl	80044f0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	f023 0303 	bic.w	r3, r3, #3
 800426a:	f043 0201 	orr.w	r2, r3, #1
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	641a      	str	r2, [r3, #64]	; 0x40
 8004272:	e001      	b.n	8004278 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004280:	7bfb      	ldrb	r3, [r7, #15]
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004296:	2300      	movs	r3, #0
 8004298:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x1c>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e113      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x244>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b09      	cmp	r3, #9
 80042b6:	d925      	bls.n	8004304 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68d9      	ldr	r1, [r3, #12]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	461a      	mov	r2, r3
 80042c6:	4613      	mov	r3, r2
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	4413      	add	r3, r2
 80042cc:	3b1e      	subs	r3, #30
 80042ce:	2207      	movs	r2, #7
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	43da      	mvns	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	400a      	ands	r2, r1
 80042dc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68d9      	ldr	r1, [r3, #12]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	4618      	mov	r0, r3
 80042f0:	4603      	mov	r3, r0
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	4403      	add	r3, r0
 80042f6:	3b1e      	subs	r3, #30
 80042f8:	409a      	lsls	r2, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	430a      	orrs	r2, r1
 8004300:	60da      	str	r2, [r3, #12]
 8004302:	e022      	b.n	800434a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6919      	ldr	r1, [r3, #16]
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	b29b      	uxth	r3, r3
 8004310:	461a      	mov	r2, r3
 8004312:	4613      	mov	r3, r2
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	4413      	add	r3, r2
 8004318:	2207      	movs	r2, #7
 800431a:	fa02 f303 	lsl.w	r3, r2, r3
 800431e:	43da      	mvns	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	400a      	ands	r2, r1
 8004326:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6919      	ldr	r1, [r3, #16]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	689a      	ldr	r2, [r3, #8]
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	b29b      	uxth	r3, r3
 8004338:	4618      	mov	r0, r3
 800433a:	4603      	mov	r3, r0
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	4403      	add	r3, r0
 8004340:	409a      	lsls	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	2b06      	cmp	r3, #6
 8004350:	d824      	bhi.n	800439c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685a      	ldr	r2, [r3, #4]
 800435c:	4613      	mov	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	4413      	add	r3, r2
 8004362:	3b05      	subs	r3, #5
 8004364:	221f      	movs	r2, #31
 8004366:	fa02 f303 	lsl.w	r3, r2, r3
 800436a:	43da      	mvns	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	400a      	ands	r2, r1
 8004372:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	b29b      	uxth	r3, r3
 8004380:	4618      	mov	r0, r3
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	4613      	mov	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4413      	add	r3, r2
 800438c:	3b05      	subs	r3, #5
 800438e:	fa00 f203 	lsl.w	r2, r0, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	430a      	orrs	r2, r1
 8004398:	635a      	str	r2, [r3, #52]	; 0x34
 800439a:	e04c      	b.n	8004436 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b0c      	cmp	r3, #12
 80043a2:	d824      	bhi.n	80043ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	4613      	mov	r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4413      	add	r3, r2
 80043b4:	3b23      	subs	r3, #35	; 0x23
 80043b6:	221f      	movs	r2, #31
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	43da      	mvns	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	400a      	ands	r2, r1
 80043c4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	4618      	mov	r0, r3
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	4613      	mov	r3, r2
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	3b23      	subs	r3, #35	; 0x23
 80043e0:	fa00 f203 	lsl.w	r2, r0, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	430a      	orrs	r2, r1
 80043ea:	631a      	str	r2, [r3, #48]	; 0x30
 80043ec:	e023      	b.n	8004436 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	4413      	add	r3, r2
 80043fe:	3b41      	subs	r3, #65	; 0x41
 8004400:	221f      	movs	r2, #31
 8004402:	fa02 f303 	lsl.w	r3, r2, r3
 8004406:	43da      	mvns	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	400a      	ands	r2, r1
 800440e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	b29b      	uxth	r3, r3
 800441c:	4618      	mov	r0, r3
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685a      	ldr	r2, [r3, #4]
 8004422:	4613      	mov	r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	4413      	add	r3, r2
 8004428:	3b41      	subs	r3, #65	; 0x41
 800442a:	fa00 f203 	lsl.w	r2, r0, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	430a      	orrs	r2, r1
 8004434:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004436:	4b29      	ldr	r3, [pc, #164]	; (80044dc <HAL_ADC_ConfigChannel+0x250>)
 8004438:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a28      	ldr	r2, [pc, #160]	; (80044e0 <HAL_ADC_ConfigChannel+0x254>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d10f      	bne.n	8004464 <HAL_ADC_ConfigChannel+0x1d8>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b12      	cmp	r3, #18
 800444a:	d10b      	bne.n	8004464 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a1d      	ldr	r2, [pc, #116]	; (80044e0 <HAL_ADC_ConfigChannel+0x254>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d12b      	bne.n	80044c6 <HAL_ADC_ConfigChannel+0x23a>
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a1c      	ldr	r2, [pc, #112]	; (80044e4 <HAL_ADC_ConfigChannel+0x258>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d003      	beq.n	8004480 <HAL_ADC_ConfigChannel+0x1f4>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b11      	cmp	r3, #17
 800447e:	d122      	bne.n	80044c6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a11      	ldr	r2, [pc, #68]	; (80044e4 <HAL_ADC_ConfigChannel+0x258>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d111      	bne.n	80044c6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80044a2:	4b11      	ldr	r3, [pc, #68]	; (80044e8 <HAL_ADC_ConfigChannel+0x25c>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a11      	ldr	r2, [pc, #68]	; (80044ec <HAL_ADC_ConfigChannel+0x260>)
 80044a8:	fba2 2303 	umull	r2, r3, r2, r3
 80044ac:	0c9a      	lsrs	r2, r3, #18
 80044ae:	4613      	mov	r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	4413      	add	r3, r2
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80044b8:	e002      	b.n	80044c0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	3b01      	subs	r3, #1
 80044be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1f9      	bne.n	80044ba <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3714      	adds	r7, #20
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr
 80044dc:	40012300 	.word	0x40012300
 80044e0:	40012000 	.word	0x40012000
 80044e4:	10000012 	.word	0x10000012
 80044e8:	20000000 	.word	0x20000000
 80044ec:	431bde83 	.word	0x431bde83

080044f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80044f8:	4b79      	ldr	r3, [pc, #484]	; (80046e0 <ADC_Init+0x1f0>)
 80044fa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	431a      	orrs	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004524:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6859      	ldr	r1, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	021a      	lsls	r2, r3, #8
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	430a      	orrs	r2, r1
 8004538:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004548:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6859      	ldr	r1, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689a      	ldr	r2, [r3, #8]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689a      	ldr	r2, [r3, #8]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800456a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6899      	ldr	r1, [r3, #8]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68da      	ldr	r2, [r3, #12]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	430a      	orrs	r2, r1
 800457c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004582:	4a58      	ldr	r2, [pc, #352]	; (80046e4 <ADC_Init+0x1f4>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d022      	beq.n	80045ce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004596:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6899      	ldr	r1, [r3, #8]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80045b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6899      	ldr	r1, [r3, #8]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	609a      	str	r2, [r3, #8]
 80045cc:	e00f      	b.n	80045ee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	689a      	ldr	r2, [r3, #8]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80045dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	689a      	ldr	r2, [r3, #8]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80045ec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f022 0202 	bic.w	r2, r2, #2
 80045fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6899      	ldr	r1, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	7e1b      	ldrb	r3, [r3, #24]
 8004608:	005a      	lsls	r2, r3, #1
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d01b      	beq.n	8004654 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800462a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	685a      	ldr	r2, [r3, #4]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800463a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6859      	ldr	r1, [r3, #4]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004646:	3b01      	subs	r3, #1
 8004648:	035a      	lsls	r2, r3, #13
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	605a      	str	r2, [r3, #4]
 8004652:	e007      	b.n	8004664 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004662:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004672:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	3b01      	subs	r3, #1
 8004680:	051a      	lsls	r2, r3, #20
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689a      	ldr	r2, [r3, #8]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004698:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6899      	ldr	r1, [r3, #8]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80046a6:	025a      	lsls	r2, r3, #9
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689a      	ldr	r2, [r3, #8]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6899      	ldr	r1, [r3, #8]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	029a      	lsls	r2, r3, #10
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	609a      	str	r2, [r3, #8]
}
 80046d4:	bf00      	nop
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	40012300 	.word	0x40012300
 80046e4:	0f000001 	.word	0x0f000001

080046e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046f8:	4b0c      	ldr	r3, [pc, #48]	; (800472c <__NVIC_SetPriorityGrouping+0x44>)
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004704:	4013      	ands	r3, r2
 8004706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800471a:	4a04      	ldr	r2, [pc, #16]	; (800472c <__NVIC_SetPriorityGrouping+0x44>)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	60d3      	str	r3, [r2, #12]
}
 8004720:	bf00      	nop
 8004722:	3714      	adds	r7, #20
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr
 800472c:	e000ed00 	.word	0xe000ed00

08004730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004734:	4b04      	ldr	r3, [pc, #16]	; (8004748 <__NVIC_GetPriorityGrouping+0x18>)
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	0a1b      	lsrs	r3, r3, #8
 800473a:	f003 0307 	and.w	r3, r3, #7
}
 800473e:	4618      	mov	r0, r3
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	e000ed00 	.word	0xe000ed00

0800474c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800475a:	2b00      	cmp	r3, #0
 800475c:	db0b      	blt.n	8004776 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800475e:	79fb      	ldrb	r3, [r7, #7]
 8004760:	f003 021f 	and.w	r2, r3, #31
 8004764:	4907      	ldr	r1, [pc, #28]	; (8004784 <__NVIC_EnableIRQ+0x38>)
 8004766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476a:	095b      	lsrs	r3, r3, #5
 800476c:	2001      	movs	r0, #1
 800476e:	fa00 f202 	lsl.w	r2, r0, r2
 8004772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	e000e100 	.word	0xe000e100

08004788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	4603      	mov	r3, r0
 8004790:	6039      	str	r1, [r7, #0]
 8004792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004798:	2b00      	cmp	r3, #0
 800479a:	db0a      	blt.n	80047b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	b2da      	uxtb	r2, r3
 80047a0:	490c      	ldr	r1, [pc, #48]	; (80047d4 <__NVIC_SetPriority+0x4c>)
 80047a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047a6:	0112      	lsls	r2, r2, #4
 80047a8:	b2d2      	uxtb	r2, r2
 80047aa:	440b      	add	r3, r1
 80047ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047b0:	e00a      	b.n	80047c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	4908      	ldr	r1, [pc, #32]	; (80047d8 <__NVIC_SetPriority+0x50>)
 80047b8:	79fb      	ldrb	r3, [r7, #7]
 80047ba:	f003 030f 	and.w	r3, r3, #15
 80047be:	3b04      	subs	r3, #4
 80047c0:	0112      	lsls	r2, r2, #4
 80047c2:	b2d2      	uxtb	r2, r2
 80047c4:	440b      	add	r3, r1
 80047c6:	761a      	strb	r2, [r3, #24]
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr
 80047d4:	e000e100 	.word	0xe000e100
 80047d8:	e000ed00 	.word	0xe000ed00

080047dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047dc:	b480      	push	{r7}
 80047de:	b089      	sub	sp, #36	; 0x24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f003 0307 	and.w	r3, r3, #7
 80047ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	f1c3 0307 	rsb	r3, r3, #7
 80047f6:	2b04      	cmp	r3, #4
 80047f8:	bf28      	it	cs
 80047fa:	2304      	movcs	r3, #4
 80047fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	3304      	adds	r3, #4
 8004802:	2b06      	cmp	r3, #6
 8004804:	d902      	bls.n	800480c <NVIC_EncodePriority+0x30>
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	3b03      	subs	r3, #3
 800480a:	e000      	b.n	800480e <NVIC_EncodePriority+0x32>
 800480c:	2300      	movs	r3, #0
 800480e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004810:	f04f 32ff 	mov.w	r2, #4294967295
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	fa02 f303 	lsl.w	r3, r2, r3
 800481a:	43da      	mvns	r2, r3
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	401a      	ands	r2, r3
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004824:	f04f 31ff 	mov.w	r1, #4294967295
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	fa01 f303 	lsl.w	r3, r1, r3
 800482e:	43d9      	mvns	r1, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004834:	4313      	orrs	r3, r2
         );
}
 8004836:	4618      	mov	r0, r3
 8004838:	3724      	adds	r7, #36	; 0x24
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr

08004842 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004842:	b580      	push	{r7, lr}
 8004844:	b082      	sub	sp, #8
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7ff ff4c 	bl	80046e8 <__NVIC_SetPriorityGrouping>
}
 8004850:	bf00      	nop
 8004852:	3708      	adds	r7, #8
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	4603      	mov	r3, r0
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004866:	2300      	movs	r3, #0
 8004868:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800486a:	f7ff ff61 	bl	8004730 <__NVIC_GetPriorityGrouping>
 800486e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	68b9      	ldr	r1, [r7, #8]
 8004874:	6978      	ldr	r0, [r7, #20]
 8004876:	f7ff ffb1 	bl	80047dc <NVIC_EncodePriority>
 800487a:	4602      	mov	r2, r0
 800487c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004880:	4611      	mov	r1, r2
 8004882:	4618      	mov	r0, r3
 8004884:	f7ff ff80 	bl	8004788 <__NVIC_SetPriority>
}
 8004888:	bf00      	nop
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	4603      	mov	r3, r0
 8004898:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800489a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800489e:	4618      	mov	r0, r3
 80048a0:	f7ff ff54 	bl	800474c <__NVIC_EnableIRQ>
}
 80048a4:	bf00      	nop
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b089      	sub	sp, #36	; 0x24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80048b6:	2300      	movs	r3, #0
 80048b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80048ba:	2300      	movs	r3, #0
 80048bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80048be:	2300      	movs	r3, #0
 80048c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048c2:	2300      	movs	r3, #0
 80048c4:	61fb      	str	r3, [r7, #28]
 80048c6:	e165      	b.n	8004b94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048c8:	2201      	movs	r2, #1
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	fa02 f303 	lsl.w	r3, r2, r3
 80048d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	4013      	ands	r3, r2
 80048da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	f040 8154 	bne.w	8004b8e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d00b      	beq.n	8004906 <HAL_GPIO_Init+0x5a>
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d007      	beq.n	8004906 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80048fa:	2b11      	cmp	r3, #17
 80048fc:	d003      	beq.n	8004906 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b12      	cmp	r3, #18
 8004904:	d130      	bne.n	8004968 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	2203      	movs	r2, #3
 8004912:	fa02 f303 	lsl.w	r3, r2, r3
 8004916:	43db      	mvns	r3, r3
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	4013      	ands	r3, r2
 800491c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	68da      	ldr	r2, [r3, #12]
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	005b      	lsls	r3, r3, #1
 8004926:	fa02 f303 	lsl.w	r3, r2, r3
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	4313      	orrs	r3, r2
 800492e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	69ba      	ldr	r2, [r7, #24]
 8004934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800493c:	2201      	movs	r2, #1
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	fa02 f303 	lsl.w	r3, r2, r3
 8004944:	43db      	mvns	r3, r3
 8004946:	69ba      	ldr	r2, [r7, #24]
 8004948:	4013      	ands	r3, r2
 800494a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	091b      	lsrs	r3, r3, #4
 8004952:	f003 0201 	and.w	r2, r3, #1
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	69ba      	ldr	r2, [r7, #24]
 800495e:	4313      	orrs	r3, r2
 8004960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	69ba      	ldr	r2, [r7, #24]
 8004966:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	2203      	movs	r2, #3
 8004974:	fa02 f303 	lsl.w	r3, r2, r3
 8004978:	43db      	mvns	r3, r3
 800497a:	69ba      	ldr	r2, [r7, #24]
 800497c:	4013      	ands	r3, r2
 800497e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	005b      	lsls	r3, r3, #1
 8004988:	fa02 f303 	lsl.w	r3, r2, r3
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	4313      	orrs	r3, r2
 8004990:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b02      	cmp	r3, #2
 800499e:	d003      	beq.n	80049a8 <HAL_GPIO_Init+0xfc>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	2b12      	cmp	r3, #18
 80049a6:	d123      	bne.n	80049f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	08da      	lsrs	r2, r3, #3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	3208      	adds	r2, #8
 80049b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	f003 0307 	and.w	r3, r3, #7
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	220f      	movs	r2, #15
 80049c0:	fa02 f303 	lsl.w	r3, r2, r3
 80049c4:	43db      	mvns	r3, r3
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	4013      	ands	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	691a      	ldr	r2, [r3, #16]
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	f003 0307 	and.w	r3, r3, #7
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	69ba      	ldr	r2, [r7, #24]
 80049de:	4313      	orrs	r3, r2
 80049e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	08da      	lsrs	r2, r3, #3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	3208      	adds	r2, #8
 80049ea:	69b9      	ldr	r1, [r7, #24]
 80049ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	2203      	movs	r2, #3
 80049fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004a00:	43db      	mvns	r3, r3
 8004a02:	69ba      	ldr	r2, [r7, #24]
 8004a04:	4013      	ands	r3, r2
 8004a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f003 0203 	and.w	r2, r3, #3
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	005b      	lsls	r3, r3, #1
 8004a14:	fa02 f303 	lsl.w	r3, r2, r3
 8004a18:	69ba      	ldr	r2, [r7, #24]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	f000 80ae 	beq.w	8004b8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a32:	2300      	movs	r3, #0
 8004a34:	60fb      	str	r3, [r7, #12]
 8004a36:	4b5c      	ldr	r3, [pc, #368]	; (8004ba8 <HAL_GPIO_Init+0x2fc>)
 8004a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3a:	4a5b      	ldr	r2, [pc, #364]	; (8004ba8 <HAL_GPIO_Init+0x2fc>)
 8004a3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a40:	6453      	str	r3, [r2, #68]	; 0x44
 8004a42:	4b59      	ldr	r3, [pc, #356]	; (8004ba8 <HAL_GPIO_Init+0x2fc>)
 8004a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a4a:	60fb      	str	r3, [r7, #12]
 8004a4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a4e:	4a57      	ldr	r2, [pc, #348]	; (8004bac <HAL_GPIO_Init+0x300>)
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	089b      	lsrs	r3, r3, #2
 8004a54:	3302      	adds	r3, #2
 8004a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	f003 0303 	and.w	r3, r3, #3
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	220f      	movs	r2, #15
 8004a66:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6a:	43db      	mvns	r3, r3
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a4e      	ldr	r2, [pc, #312]	; (8004bb0 <HAL_GPIO_Init+0x304>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d025      	beq.n	8004ac6 <HAL_GPIO_Init+0x21a>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a4d      	ldr	r2, [pc, #308]	; (8004bb4 <HAL_GPIO_Init+0x308>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d01f      	beq.n	8004ac2 <HAL_GPIO_Init+0x216>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a4c      	ldr	r2, [pc, #304]	; (8004bb8 <HAL_GPIO_Init+0x30c>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d019      	beq.n	8004abe <HAL_GPIO_Init+0x212>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a4b      	ldr	r2, [pc, #300]	; (8004bbc <HAL_GPIO_Init+0x310>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d013      	beq.n	8004aba <HAL_GPIO_Init+0x20e>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a4a      	ldr	r2, [pc, #296]	; (8004bc0 <HAL_GPIO_Init+0x314>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d00d      	beq.n	8004ab6 <HAL_GPIO_Init+0x20a>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a49      	ldr	r2, [pc, #292]	; (8004bc4 <HAL_GPIO_Init+0x318>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d007      	beq.n	8004ab2 <HAL_GPIO_Init+0x206>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a48      	ldr	r2, [pc, #288]	; (8004bc8 <HAL_GPIO_Init+0x31c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d101      	bne.n	8004aae <HAL_GPIO_Init+0x202>
 8004aaa:	2306      	movs	r3, #6
 8004aac:	e00c      	b.n	8004ac8 <HAL_GPIO_Init+0x21c>
 8004aae:	2307      	movs	r3, #7
 8004ab0:	e00a      	b.n	8004ac8 <HAL_GPIO_Init+0x21c>
 8004ab2:	2305      	movs	r3, #5
 8004ab4:	e008      	b.n	8004ac8 <HAL_GPIO_Init+0x21c>
 8004ab6:	2304      	movs	r3, #4
 8004ab8:	e006      	b.n	8004ac8 <HAL_GPIO_Init+0x21c>
 8004aba:	2303      	movs	r3, #3
 8004abc:	e004      	b.n	8004ac8 <HAL_GPIO_Init+0x21c>
 8004abe:	2302      	movs	r3, #2
 8004ac0:	e002      	b.n	8004ac8 <HAL_GPIO_Init+0x21c>
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e000      	b.n	8004ac8 <HAL_GPIO_Init+0x21c>
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	69fa      	ldr	r2, [r7, #28]
 8004aca:	f002 0203 	and.w	r2, r2, #3
 8004ace:	0092      	lsls	r2, r2, #2
 8004ad0:	4093      	lsls	r3, r2
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ad8:	4934      	ldr	r1, [pc, #208]	; (8004bac <HAL_GPIO_Init+0x300>)
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	089b      	lsrs	r3, r3, #2
 8004ade:	3302      	adds	r3, #2
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ae6:	4b39      	ldr	r3, [pc, #228]	; (8004bcc <HAL_GPIO_Init+0x320>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	43db      	mvns	r3, r3
 8004af0:	69ba      	ldr	r2, [r7, #24]
 8004af2:	4013      	ands	r3, r2
 8004af4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d003      	beq.n	8004b0a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b0a:	4a30      	ldr	r2, [pc, #192]	; (8004bcc <HAL_GPIO_Init+0x320>)
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004b10:	4b2e      	ldr	r3, [pc, #184]	; (8004bcc <HAL_GPIO_Init+0x320>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	43db      	mvns	r3, r3
 8004b1a:	69ba      	ldr	r2, [r7, #24]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d003      	beq.n	8004b34 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b34:	4a25      	ldr	r2, [pc, #148]	; (8004bcc <HAL_GPIO_Init+0x320>)
 8004b36:	69bb      	ldr	r3, [r7, #24]
 8004b38:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b3a:	4b24      	ldr	r3, [pc, #144]	; (8004bcc <HAL_GPIO_Init+0x320>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	43db      	mvns	r3, r3
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	4013      	ands	r3, r2
 8004b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d003      	beq.n	8004b5e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004b56:	69ba      	ldr	r2, [r7, #24]
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b5e:	4a1b      	ldr	r2, [pc, #108]	; (8004bcc <HAL_GPIO_Init+0x320>)
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b64:	4b19      	ldr	r3, [pc, #100]	; (8004bcc <HAL_GPIO_Init+0x320>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	43db      	mvns	r3, r3
 8004b6e:	69ba      	ldr	r2, [r7, #24]
 8004b70:	4013      	ands	r3, r2
 8004b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d003      	beq.n	8004b88 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b88:	4a10      	ldr	r2, [pc, #64]	; (8004bcc <HAL_GPIO_Init+0x320>)
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	3301      	adds	r3, #1
 8004b92:	61fb      	str	r3, [r7, #28]
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	2b0f      	cmp	r3, #15
 8004b98:	f67f ae96 	bls.w	80048c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b9c:	bf00      	nop
 8004b9e:	3724      	adds	r7, #36	; 0x24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	40023800 	.word	0x40023800
 8004bac:	40013800 	.word	0x40013800
 8004bb0:	40020000 	.word	0x40020000
 8004bb4:	40020400 	.word	0x40020400
 8004bb8:	40020800 	.word	0x40020800
 8004bbc:	40020c00 	.word	0x40020c00
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	40021400 	.word	0x40021400
 8004bc8:	40021800 	.word	0x40021800
 8004bcc:	40013c00 	.word	0x40013c00

08004bd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	460b      	mov	r3, r1
 8004bda:	807b      	strh	r3, [r7, #2]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004be0:	787b      	ldrb	r3, [r7, #1]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004be6:	887a      	ldrh	r2, [r7, #2]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004bec:	e003      	b.n	8004bf6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004bee:	887b      	ldrh	r3, [r7, #2]
 8004bf0:	041a      	lsls	r2, r3, #16
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	619a      	str	r2, [r3, #24]
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
	...

08004c04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e11f      	b.n	8004e56 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d106      	bne.n	8004c30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f7fe fefc 	bl	8003a28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2224      	movs	r2, #36	; 0x24
 8004c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0201 	bic.w	r2, r2, #1
 8004c46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c68:	f002 fa90 	bl	800718c <HAL_RCC_GetPCLK1Freq>
 8004c6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	4a7b      	ldr	r2, [pc, #492]	; (8004e60 <HAL_I2C_Init+0x25c>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d807      	bhi.n	8004c88 <HAL_I2C_Init+0x84>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	4a7a      	ldr	r2, [pc, #488]	; (8004e64 <HAL_I2C_Init+0x260>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	bf94      	ite	ls
 8004c80:	2301      	movls	r3, #1
 8004c82:	2300      	movhi	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	e006      	b.n	8004c96 <HAL_I2C_Init+0x92>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	4a77      	ldr	r2, [pc, #476]	; (8004e68 <HAL_I2C_Init+0x264>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	bf94      	ite	ls
 8004c90:	2301      	movls	r3, #1
 8004c92:	2300      	movhi	r3, #0
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e0db      	b.n	8004e56 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	4a72      	ldr	r2, [pc, #456]	; (8004e6c <HAL_I2C_Init+0x268>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	0c9b      	lsrs	r3, r3, #18
 8004ca8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68ba      	ldr	r2, [r7, #8]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	6a1b      	ldr	r3, [r3, #32]
 8004cc4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	4a64      	ldr	r2, [pc, #400]	; (8004e60 <HAL_I2C_Init+0x25c>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d802      	bhi.n	8004cd8 <HAL_I2C_Init+0xd4>
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	e009      	b.n	8004cec <HAL_I2C_Init+0xe8>
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004cde:	fb02 f303 	mul.w	r3, r2, r3
 8004ce2:	4a63      	ldr	r2, [pc, #396]	; (8004e70 <HAL_I2C_Init+0x26c>)
 8004ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce8:	099b      	lsrs	r3, r3, #6
 8004cea:	3301      	adds	r3, #1
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	6812      	ldr	r2, [r2, #0]
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	69db      	ldr	r3, [r3, #28]
 8004cfa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004cfe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	4956      	ldr	r1, [pc, #344]	; (8004e60 <HAL_I2C_Init+0x25c>)
 8004d08:	428b      	cmp	r3, r1
 8004d0a:	d80d      	bhi.n	8004d28 <HAL_I2C_Init+0x124>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	1e59      	subs	r1, r3, #1
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d20:	2b04      	cmp	r3, #4
 8004d22:	bf38      	it	cc
 8004d24:	2304      	movcc	r3, #4
 8004d26:	e04f      	b.n	8004dc8 <HAL_I2C_Init+0x1c4>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d111      	bne.n	8004d54 <HAL_I2C_Init+0x150>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	1e58      	subs	r0, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6859      	ldr	r1, [r3, #4]
 8004d38:	460b      	mov	r3, r1
 8004d3a:	005b      	lsls	r3, r3, #1
 8004d3c:	440b      	add	r3, r1
 8004d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d42:	3301      	adds	r3, #1
 8004d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	bf0c      	ite	eq
 8004d4c:	2301      	moveq	r3, #1
 8004d4e:	2300      	movne	r3, #0
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	e012      	b.n	8004d7a <HAL_I2C_Init+0x176>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	1e58      	subs	r0, r3, #1
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6859      	ldr	r1, [r3, #4]
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	440b      	add	r3, r1
 8004d62:	0099      	lsls	r1, r3, #2
 8004d64:	440b      	add	r3, r1
 8004d66:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	bf0c      	ite	eq
 8004d74:	2301      	moveq	r3, #1
 8004d76:	2300      	movne	r3, #0
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <HAL_I2C_Init+0x17e>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e022      	b.n	8004dc8 <HAL_I2C_Init+0x1c4>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10e      	bne.n	8004da8 <HAL_I2C_Init+0x1a4>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	1e58      	subs	r0, r3, #1
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6859      	ldr	r1, [r3, #4]
 8004d92:	460b      	mov	r3, r1
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	440b      	add	r3, r1
 8004d98:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004da6:	e00f      	b.n	8004dc8 <HAL_I2C_Init+0x1c4>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	1e58      	subs	r0, r3, #1
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6859      	ldr	r1, [r3, #4]
 8004db0:	460b      	mov	r3, r1
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	0099      	lsls	r1, r3, #2
 8004db8:	440b      	add	r3, r1
 8004dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004dc8:	6879      	ldr	r1, [r7, #4]
 8004dca:	6809      	ldr	r1, [r1, #0]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	69da      	ldr	r2, [r3, #28]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	431a      	orrs	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004df6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6911      	ldr	r1, [r2, #16]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	68d2      	ldr	r2, [r2, #12]
 8004e02:	4311      	orrs	r1, r2
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	6812      	ldr	r2, [r2, #0]
 8004e08:	430b      	orrs	r3, r1
 8004e0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	695a      	ldr	r2, [r3, #20]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	431a      	orrs	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0201 	orr.w	r2, r2, #1
 8004e36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2220      	movs	r2, #32
 8004e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	000186a0 	.word	0x000186a0
 8004e64:	001e847f 	.word	0x001e847f
 8004e68:	003d08ff 	.word	0x003d08ff
 8004e6c:	431bde83 	.word	0x431bde83
 8004e70:	10624dd3 	.word	0x10624dd3

08004e74 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b088      	sub	sp, #32
 8004e78:	af02      	add	r7, sp, #8
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	4608      	mov	r0, r1
 8004e7e:	4611      	mov	r1, r2
 8004e80:	461a      	mov	r2, r3
 8004e82:	4603      	mov	r3, r0
 8004e84:	817b      	strh	r3, [r7, #10]
 8004e86:	460b      	mov	r3, r1
 8004e88:	813b      	strh	r3, [r7, #8]
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e8e:	f7ff f98b 	bl	80041a8 <HAL_GetTick>
 8004e92:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b20      	cmp	r3, #32
 8004e9e:	f040 80d9 	bne.w	8005054 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	2319      	movs	r3, #25
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	496d      	ldr	r1, [pc, #436]	; (8005060 <HAL_I2C_Mem_Write+0x1ec>)
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f000 fc7f 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d001      	beq.n	8004ebc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004eb8:	2302      	movs	r3, #2
 8004eba:	e0cc      	b.n	8005056 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d101      	bne.n	8004eca <HAL_I2C_Mem_Write+0x56>
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	e0c5      	b.n	8005056 <HAL_I2C_Mem_Write+0x1e2>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0301 	and.w	r3, r3, #1
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d007      	beq.n	8004ef0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f042 0201 	orr.w	r2, r2, #1
 8004eee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004efe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2221      	movs	r2, #33	; 0x21
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2240      	movs	r2, #64	; 0x40
 8004f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6a3a      	ldr	r2, [r7, #32]
 8004f1a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004f20:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4a4d      	ldr	r2, [pc, #308]	; (8005064 <HAL_I2C_Mem_Write+0x1f0>)
 8004f30:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f32:	88f8      	ldrh	r0, [r7, #6]
 8004f34:	893a      	ldrh	r2, [r7, #8]
 8004f36:	8979      	ldrh	r1, [r7, #10]
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	9301      	str	r3, [sp, #4]
 8004f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3e:	9300      	str	r3, [sp, #0]
 8004f40:	4603      	mov	r3, r0
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 fab6 	bl	80054b4 <I2C_RequestMemoryWrite>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d052      	beq.n	8004ff4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e081      	b.n	8005056 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 fd00 	bl	800595c <I2C_WaitOnTXEFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00d      	beq.n	8004f7e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	d107      	bne.n	8004f7a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e06b      	b.n	8005056 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	781a      	ldrb	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b04      	cmp	r3, #4
 8004fba:	d11b      	bne.n	8004ff4 <HAL_I2C_Mem_Write+0x180>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d017      	beq.n	8004ff4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc8:	781a      	ldrb	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd4:	1c5a      	adds	r2, r3, #1
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	3b01      	subs	r3, #1
 8004fee:	b29a      	uxth	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1aa      	bne.n	8004f52 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f000 fcec 	bl	80059de <I2C_WaitOnBTFFlagUntilTimeout>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00d      	beq.n	8005028 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005010:	2b04      	cmp	r3, #4
 8005012:	d107      	bne.n	8005024 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005022:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e016      	b.n	8005056 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005036:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2220      	movs	r2, #32
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005050:	2300      	movs	r3, #0
 8005052:	e000      	b.n	8005056 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005054:	2302      	movs	r3, #2
  }
}
 8005056:	4618      	mov	r0, r3
 8005058:	3718      	adds	r7, #24
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	00100002 	.word	0x00100002
 8005064:	ffff0000 	.word	0xffff0000

08005068 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b08c      	sub	sp, #48	; 0x30
 800506c:	af02      	add	r7, sp, #8
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	4608      	mov	r0, r1
 8005072:	4611      	mov	r1, r2
 8005074:	461a      	mov	r2, r3
 8005076:	4603      	mov	r3, r0
 8005078:	817b      	strh	r3, [r7, #10]
 800507a:	460b      	mov	r3, r1
 800507c:	813b      	strh	r3, [r7, #8]
 800507e:	4613      	mov	r3, r2
 8005080:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005082:	f7ff f891 	bl	80041a8 <HAL_GetTick>
 8005086:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b20      	cmp	r3, #32
 8005092:	f040 8208 	bne.w	80054a6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	2319      	movs	r3, #25
 800509c:	2201      	movs	r2, #1
 800509e:	497b      	ldr	r1, [pc, #492]	; (800528c <HAL_I2C_Mem_Read+0x224>)
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 fb85 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80050ac:	2302      	movs	r3, #2
 80050ae:	e1fb      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d101      	bne.n	80050be <HAL_I2C_Mem_Read+0x56>
 80050ba:	2302      	movs	r3, #2
 80050bc:	e1f4      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d007      	beq.n	80050e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f042 0201 	orr.w	r2, r2, #1
 80050e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2222      	movs	r2, #34	; 0x22
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2240      	movs	r2, #64	; 0x40
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800510e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005114:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800511a:	b29a      	uxth	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4a5b      	ldr	r2, [pc, #364]	; (8005290 <HAL_I2C_Mem_Read+0x228>)
 8005124:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005126:	88f8      	ldrh	r0, [r7, #6]
 8005128:	893a      	ldrh	r2, [r7, #8]
 800512a:	8979      	ldrh	r1, [r7, #10]
 800512c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512e:	9301      	str	r3, [sp, #4]
 8005130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	4603      	mov	r3, r0
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f000 fa52 	bl	80055e0 <I2C_RequestMemoryRead>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e1b0      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800514a:	2b00      	cmp	r3, #0
 800514c:	d113      	bne.n	8005176 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800514e:	2300      	movs	r3, #0
 8005150:	623b      	str	r3, [r7, #32]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	695b      	ldr	r3, [r3, #20]
 8005158:	623b      	str	r3, [r7, #32]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	623b      	str	r3, [r7, #32]
 8005162:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005172:	601a      	str	r2, [r3, #0]
 8005174:	e184      	b.n	8005480 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800517a:	2b01      	cmp	r3, #1
 800517c:	d11b      	bne.n	80051b6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800518c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800518e:	2300      	movs	r3, #0
 8005190:	61fb      	str	r3, [r7, #28]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	695b      	ldr	r3, [r3, #20]
 8005198:	61fb      	str	r3, [r7, #28]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	61fb      	str	r3, [r7, #28]
 80051a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051b2:	601a      	str	r2, [r3, #0]
 80051b4:	e164      	b.n	8005480 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d11b      	bne.n	80051f6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051de:	2300      	movs	r3, #0
 80051e0:	61bb      	str	r3, [r7, #24]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	61bb      	str	r3, [r7, #24]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	61bb      	str	r3, [r7, #24]
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	e144      	b.n	8005480 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051f6:	2300      	movs	r3, #0
 80051f8:	617b      	str	r3, [r7, #20]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	617b      	str	r3, [r7, #20]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	617b      	str	r3, [r7, #20]
 800520a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800520c:	e138      	b.n	8005480 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005212:	2b03      	cmp	r3, #3
 8005214:	f200 80f1 	bhi.w	80053fa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800521c:	2b01      	cmp	r3, #1
 800521e:	d123      	bne.n	8005268 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005222:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 fc1b 	bl	8005a60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e139      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	691a      	ldr	r2, [r3, #16]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005246:	1c5a      	adds	r2, r3, #1
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005250:	3b01      	subs	r3, #1
 8005252:	b29a      	uxth	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525c:	b29b      	uxth	r3, r3
 800525e:	3b01      	subs	r3, #1
 8005260:	b29a      	uxth	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005266:	e10b      	b.n	8005480 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800526c:	2b02      	cmp	r3, #2
 800526e:	d14e      	bne.n	800530e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005276:	2200      	movs	r2, #0
 8005278:	4906      	ldr	r1, [pc, #24]	; (8005294 <HAL_I2C_Mem_Read+0x22c>)
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f000 fa98 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d008      	beq.n	8005298 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e10e      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
 800528a:	bf00      	nop
 800528c:	00100002 	.word	0x00100002
 8005290:	ffff0000 	.word	0xffff0000
 8005294:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	691a      	ldr	r2, [r3, #16]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b2:	b2d2      	uxtb	r2, r2
 80052b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ba:	1c5a      	adds	r2, r3, #1
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052c4:	3b01      	subs	r3, #1
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	691a      	ldr	r2, [r3, #16]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052f6:	3b01      	subs	r3, #1
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800530c:	e0b8      	b.n	8005480 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800530e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005310:	9300      	str	r3, [sp, #0]
 8005312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005314:	2200      	movs	r2, #0
 8005316:	4966      	ldr	r1, [pc, #408]	; (80054b0 <HAL_I2C_Mem_Read+0x448>)
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f000 fa49 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d001      	beq.n	8005328 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e0bf      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005336:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	691a      	ldr	r2, [r3, #16]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005342:	b2d2      	uxtb	r2, r2
 8005344:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005354:	3b01      	subs	r3, #1
 8005356:	b29a      	uxth	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005360:	b29b      	uxth	r3, r3
 8005362:	3b01      	subs	r3, #1
 8005364:	b29a      	uxth	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	9300      	str	r3, [sp, #0]
 800536e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005370:	2200      	movs	r2, #0
 8005372:	494f      	ldr	r1, [pc, #316]	; (80054b0 <HAL_I2C_Mem_Read+0x448>)
 8005374:	68f8      	ldr	r0, [r7, #12]
 8005376:	f000 fa1b 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d001      	beq.n	8005384 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e091      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005392:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	691a      	ldr	r2, [r3, #16]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539e:	b2d2      	uxtb	r2, r2
 80053a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053b0:	3b01      	subs	r3, #1
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053bc:	b29b      	uxth	r3, r3
 80053be:	3b01      	subs	r3, #1
 80053c0:	b29a      	uxth	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	691a      	ldr	r2, [r3, #16]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d0:	b2d2      	uxtb	r2, r2
 80053d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d8:	1c5a      	adds	r2, r3, #1
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	3b01      	subs	r3, #1
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053f8:	e042      	b.n	8005480 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f000 fb2e 	bl	8005a60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d001      	beq.n	800540e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e04c      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	691a      	ldr	r2, [r3, #16]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800542a:	3b01      	subs	r3, #1
 800542c:	b29a      	uxth	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005436:	b29b      	uxth	r3, r3
 8005438:	3b01      	subs	r3, #1
 800543a:	b29a      	uxth	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	f003 0304 	and.w	r3, r3, #4
 800544a:	2b04      	cmp	r3, #4
 800544c:	d118      	bne.n	8005480 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	691a      	ldr	r2, [r3, #16]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005458:	b2d2      	uxtb	r2, r2
 800545a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005476:	b29b      	uxth	r3, r3
 8005478:	3b01      	subs	r3, #1
 800547a:	b29a      	uxth	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005484:	2b00      	cmp	r3, #0
 8005486:	f47f aec2 	bne.w	800520e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2220      	movs	r2, #32
 800548e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	e000      	b.n	80054a8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80054a6:	2302      	movs	r3, #2
  }
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3728      	adds	r7, #40	; 0x28
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	00010004 	.word	0x00010004

080054b4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b088      	sub	sp, #32
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	4608      	mov	r0, r1
 80054be:	4611      	mov	r1, r2
 80054c0:	461a      	mov	r2, r3
 80054c2:	4603      	mov	r3, r0
 80054c4:	817b      	strh	r3, [r7, #10]
 80054c6:	460b      	mov	r3, r1
 80054c8:	813b      	strh	r3, [r7, #8]
 80054ca:	4613      	mov	r3, r2
 80054cc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f000 f960 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00d      	beq.n	8005512 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005500:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005504:	d103      	bne.n	800550e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f44f 7200 	mov.w	r2, #512	; 0x200
 800550c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e05f      	b.n	80055d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005512:	897b      	ldrh	r3, [r7, #10]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	461a      	mov	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005520:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005524:	6a3a      	ldr	r2, [r7, #32]
 8005526:	492d      	ldr	r1, [pc, #180]	; (80055dc <I2C_RequestMemoryWrite+0x128>)
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f998 	bl	800585e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e04c      	b.n	80055d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005538:	2300      	movs	r3, #0
 800553a:	617b      	str	r3, [r7, #20]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	617b      	str	r3, [r7, #20]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	617b      	str	r3, [r7, #20]
 800554c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800554e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005550:	6a39      	ldr	r1, [r7, #32]
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 fa02 	bl	800595c <I2C_WaitOnTXEFlagUntilTimeout>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00d      	beq.n	800557a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005562:	2b04      	cmp	r3, #4
 8005564:	d107      	bne.n	8005576 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005574:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e02b      	b.n	80055d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800557a:	88fb      	ldrh	r3, [r7, #6]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d105      	bne.n	800558c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005580:	893b      	ldrh	r3, [r7, #8]
 8005582:	b2da      	uxtb	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	611a      	str	r2, [r3, #16]
 800558a:	e021      	b.n	80055d0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800558c:	893b      	ldrh	r3, [r7, #8]
 800558e:	0a1b      	lsrs	r3, r3, #8
 8005590:	b29b      	uxth	r3, r3
 8005592:	b2da      	uxtb	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800559a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800559c:	6a39      	ldr	r1, [r7, #32]
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 f9dc 	bl	800595c <I2C_WaitOnTXEFlagUntilTimeout>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00d      	beq.n	80055c6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ae:	2b04      	cmp	r3, #4
 80055b0:	d107      	bne.n	80055c2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e005      	b.n	80055d2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055c6:	893b      	ldrh	r3, [r7, #8]
 80055c8:	b2da      	uxtb	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3718      	adds	r7, #24
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	00010002 	.word	0x00010002

080055e0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b088      	sub	sp, #32
 80055e4:	af02      	add	r7, sp, #8
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	4608      	mov	r0, r1
 80055ea:	4611      	mov	r1, r2
 80055ec:	461a      	mov	r2, r3
 80055ee:	4603      	mov	r3, r0
 80055f0:	817b      	strh	r3, [r7, #10]
 80055f2:	460b      	mov	r3, r1
 80055f4:	813b      	strh	r3, [r7, #8]
 80055f6:	4613      	mov	r3, r2
 80055f8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005608:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005618:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	9300      	str	r3, [sp, #0]
 800561e:	6a3b      	ldr	r3, [r7, #32]
 8005620:	2200      	movs	r2, #0
 8005622:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 f8c2 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00d      	beq.n	800564e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800563c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005640:	d103      	bne.n	800564a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005648:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e0aa      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800564e:	897b      	ldrh	r3, [r7, #10]
 8005650:	b2db      	uxtb	r3, r3
 8005652:	461a      	mov	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800565c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005660:	6a3a      	ldr	r2, [r7, #32]
 8005662:	4952      	ldr	r1, [pc, #328]	; (80057ac <I2C_RequestMemoryRead+0x1cc>)
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f000 f8fa 	bl	800585e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d001      	beq.n	8005674 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e097      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005674:	2300      	movs	r3, #0
 8005676:	617b      	str	r3, [r7, #20]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	617b      	str	r3, [r7, #20]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	617b      	str	r3, [r7, #20]
 8005688:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800568a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800568c:	6a39      	ldr	r1, [r7, #32]
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 f964 	bl	800595c <I2C_WaitOnTXEFlagUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00d      	beq.n	80056b6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d107      	bne.n	80056b2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e076      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056b6:	88fb      	ldrh	r3, [r7, #6]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d105      	bne.n	80056c8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056bc:	893b      	ldrh	r3, [r7, #8]
 80056be:	b2da      	uxtb	r2, r3
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	611a      	str	r2, [r3, #16]
 80056c6:	e021      	b.n	800570c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80056c8:	893b      	ldrh	r3, [r7, #8]
 80056ca:	0a1b      	lsrs	r3, r3, #8
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	b2da      	uxtb	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056d8:	6a39      	ldr	r1, [r7, #32]
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f000 f93e 	bl	800595c <I2C_WaitOnTXEFlagUntilTimeout>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00d      	beq.n	8005702 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d107      	bne.n	80056fe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e050      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005702:	893b      	ldrh	r3, [r7, #8]
 8005704:	b2da      	uxtb	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800570c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800570e:	6a39      	ldr	r1, [r7, #32]
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f923 	bl	800595c <I2C_WaitOnTXEFlagUntilTimeout>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00d      	beq.n	8005738 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	2b04      	cmp	r3, #4
 8005722:	d107      	bne.n	8005734 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005732:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e035      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005746:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574a:	9300      	str	r3, [sp, #0]
 800574c:	6a3b      	ldr	r3, [r7, #32]
 800574e:	2200      	movs	r2, #0
 8005750:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 f82b 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00d      	beq.n	800577c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800576a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800576e:	d103      	bne.n	8005778 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005776:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e013      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800577c:	897b      	ldrh	r3, [r7, #10]
 800577e:	b2db      	uxtb	r3, r3
 8005780:	f043 0301 	orr.w	r3, r3, #1
 8005784:	b2da      	uxtb	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	6a3a      	ldr	r2, [r7, #32]
 8005790:	4906      	ldr	r1, [pc, #24]	; (80057ac <I2C_RequestMemoryRead+0x1cc>)
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f863 	bl	800585e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e000      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	00010002 	.word	0x00010002

080057b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	603b      	str	r3, [r7, #0]
 80057bc:	4613      	mov	r3, r2
 80057be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057c0:	e025      	b.n	800580e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c8:	d021      	beq.n	800580e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057ca:	f7fe fced 	bl	80041a8 <HAL_GetTick>
 80057ce:	4602      	mov	r2, r0
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	1ad3      	subs	r3, r2, r3
 80057d4:	683a      	ldr	r2, [r7, #0]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d302      	bcc.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d116      	bne.n	800580e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2200      	movs	r2, #0
 80057e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fa:	f043 0220 	orr.w	r2, r3, #32
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e023      	b.n	8005856 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	0c1b      	lsrs	r3, r3, #16
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b01      	cmp	r3, #1
 8005816:	d10d      	bne.n	8005834 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	43da      	mvns	r2, r3
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	4013      	ands	r3, r2
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	bf0c      	ite	eq
 800582a:	2301      	moveq	r3, #1
 800582c:	2300      	movne	r3, #0
 800582e:	b2db      	uxtb	r3, r3
 8005830:	461a      	mov	r2, r3
 8005832:	e00c      	b.n	800584e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	43da      	mvns	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4013      	ands	r3, r2
 8005840:	b29b      	uxth	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	bf0c      	ite	eq
 8005846:	2301      	moveq	r3, #1
 8005848:	2300      	movne	r3, #0
 800584a:	b2db      	uxtb	r3, r3
 800584c:	461a      	mov	r2, r3
 800584e:	79fb      	ldrb	r3, [r7, #7]
 8005850:	429a      	cmp	r2, r3
 8005852:	d0b6      	beq.n	80057c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3710      	adds	r7, #16
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b084      	sub	sp, #16
 8005862:	af00      	add	r7, sp, #0
 8005864:	60f8      	str	r0, [r7, #12]
 8005866:	60b9      	str	r1, [r7, #8]
 8005868:	607a      	str	r2, [r7, #4]
 800586a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800586c:	e051      	b.n	8005912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005878:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800587c:	d123      	bne.n	80058c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800588c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005896:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b2:	f043 0204 	orr.w	r2, r3, #4
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e046      	b.n	8005954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058cc:	d021      	beq.n	8005912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ce:	f7fe fc6b 	bl	80041a8 <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d302      	bcc.n	80058e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d116      	bne.n	8005912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fe:	f043 0220 	orr.w	r2, r3, #32
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e020      	b.n	8005954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	0c1b      	lsrs	r3, r3, #16
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b01      	cmp	r3, #1
 800591a:	d10c      	bne.n	8005936 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	43da      	mvns	r2, r3
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	4013      	ands	r3, r2
 8005928:	b29b      	uxth	r3, r3
 800592a:	2b00      	cmp	r3, #0
 800592c:	bf14      	ite	ne
 800592e:	2301      	movne	r3, #1
 8005930:	2300      	moveq	r3, #0
 8005932:	b2db      	uxtb	r3, r3
 8005934:	e00b      	b.n	800594e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	699b      	ldr	r3, [r3, #24]
 800593c:	43da      	mvns	r2, r3
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	4013      	ands	r3, r2
 8005942:	b29b      	uxth	r3, r3
 8005944:	2b00      	cmp	r3, #0
 8005946:	bf14      	ite	ne
 8005948:	2301      	movne	r3, #1
 800594a:	2300      	moveq	r3, #0
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d18d      	bne.n	800586e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005968:	e02d      	b.n	80059c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f000 f8ce 	bl	8005b0c <I2C_IsAcknowledgeFailed>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e02d      	b.n	80059d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005980:	d021      	beq.n	80059c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005982:	f7fe fc11 	bl	80041a8 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	429a      	cmp	r2, r3
 8005990:	d302      	bcc.n	8005998 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d116      	bne.n	80059c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2220      	movs	r2, #32
 80059a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b2:	f043 0220 	orr.w	r2, r3, #32
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e007      	b.n	80059d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	695b      	ldr	r3, [r3, #20]
 80059cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d0:	2b80      	cmp	r3, #128	; 0x80
 80059d2:	d1ca      	bne.n	800596a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b084      	sub	sp, #16
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	60f8      	str	r0, [r7, #12]
 80059e6:	60b9      	str	r1, [r7, #8]
 80059e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059ea:	e02d      	b.n	8005a48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059ec:	68f8      	ldr	r0, [r7, #12]
 80059ee:	f000 f88d 	bl	8005b0c <I2C_IsAcknowledgeFailed>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d001      	beq.n	80059fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e02d      	b.n	8005a58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a02:	d021      	beq.n	8005a48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a04:	f7fe fbd0 	bl	80041a8 <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d302      	bcc.n	8005a1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d116      	bne.n	8005a48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2220      	movs	r2, #32
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a34:	f043 0220 	orr.w	r2, r3, #32
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e007      	b.n	8005a58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	f003 0304 	and.w	r3, r3, #4
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d1ca      	bne.n	80059ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a6c:	e042      	b.n	8005af4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	f003 0310 	and.w	r3, r3, #16
 8005a78:	2b10      	cmp	r3, #16
 8005a7a:	d119      	bne.n	8005ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f06f 0210 	mvn.w	r2, #16
 8005a84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2220      	movs	r2, #32
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e029      	b.n	8005b04 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ab0:	f7fe fb7a 	bl	80041a8 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d302      	bcc.n	8005ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d116      	bne.n	8005af4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2220      	movs	r2, #32
 8005ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae0:	f043 0220 	orr.w	r2, r3, #32
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e007      	b.n	8005b04 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005afe:	2b40      	cmp	r3, #64	; 0x40
 8005b00:	d1b5      	bne.n	8005a6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b22:	d11b      	bne.n	8005b5c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b2c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2220      	movs	r2, #32
 8005b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b48:	f043 0204 	orr.w	r2, r3, #4
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e000      	b.n	8005b5e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	370c      	adds	r7, #12
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr

08005b6a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005b6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b6c:	b08f      	sub	sp, #60	; 0x3c
 8005b6e:	af0a      	add	r7, sp, #40	; 0x28
 8005b70:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e116      	b.n	8005daa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d106      	bne.n	8005b9c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f008 feb4 	bl	800e904 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2203      	movs	r2, #3
 8005ba0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d102      	bne.n	8005bb6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f003 fe73 	bl	80098a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	603b      	str	r3, [r7, #0]
 8005bc6:	687e      	ldr	r6, [r7, #4]
 8005bc8:	466d      	mov	r5, sp
 8005bca:	f106 0410 	add.w	r4, r6, #16
 8005bce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bd6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005bda:	e885 0003 	stmia.w	r5, {r0, r1}
 8005bde:	1d33      	adds	r3, r6, #4
 8005be0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005be2:	6838      	ldr	r0, [r7, #0]
 8005be4:	f003 fd4a 	bl	800967c <USB_CoreInit>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d005      	beq.n	8005bfa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2202      	movs	r2, #2
 8005bf2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e0d7      	b.n	8005daa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2100      	movs	r1, #0
 8005c00:	4618      	mov	r0, r3
 8005c02:	f003 fe61 	bl	80098c8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c06:	2300      	movs	r3, #0
 8005c08:	73fb      	strb	r3, [r7, #15]
 8005c0a:	e04a      	b.n	8005ca2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005c0c:	7bfa      	ldrb	r2, [r7, #15]
 8005c0e:	6879      	ldr	r1, [r7, #4]
 8005c10:	4613      	mov	r3, r2
 8005c12:	00db      	lsls	r3, r3, #3
 8005c14:	1a9b      	subs	r3, r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	440b      	add	r3, r1
 8005c1a:	333d      	adds	r3, #61	; 0x3d
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005c20:	7bfa      	ldrb	r2, [r7, #15]
 8005c22:	6879      	ldr	r1, [r7, #4]
 8005c24:	4613      	mov	r3, r2
 8005c26:	00db      	lsls	r3, r3, #3
 8005c28:	1a9b      	subs	r3, r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	440b      	add	r3, r1
 8005c2e:	333c      	adds	r3, #60	; 0x3c
 8005c30:	7bfa      	ldrb	r2, [r7, #15]
 8005c32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005c34:	7bfa      	ldrb	r2, [r7, #15]
 8005c36:	7bfb      	ldrb	r3, [r7, #15]
 8005c38:	b298      	uxth	r0, r3
 8005c3a:	6879      	ldr	r1, [r7, #4]
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	00db      	lsls	r3, r3, #3
 8005c40:	1a9b      	subs	r3, r3, r2
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	440b      	add	r3, r1
 8005c46:	3342      	adds	r3, #66	; 0x42
 8005c48:	4602      	mov	r2, r0
 8005c4a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005c4c:	7bfa      	ldrb	r2, [r7, #15]
 8005c4e:	6879      	ldr	r1, [r7, #4]
 8005c50:	4613      	mov	r3, r2
 8005c52:	00db      	lsls	r3, r3, #3
 8005c54:	1a9b      	subs	r3, r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	440b      	add	r3, r1
 8005c5a:	333f      	adds	r3, #63	; 0x3f
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005c60:	7bfa      	ldrb	r2, [r7, #15]
 8005c62:	6879      	ldr	r1, [r7, #4]
 8005c64:	4613      	mov	r3, r2
 8005c66:	00db      	lsls	r3, r3, #3
 8005c68:	1a9b      	subs	r3, r3, r2
 8005c6a:	009b      	lsls	r3, r3, #2
 8005c6c:	440b      	add	r3, r1
 8005c6e:	3344      	adds	r3, #68	; 0x44
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005c74:	7bfa      	ldrb	r2, [r7, #15]
 8005c76:	6879      	ldr	r1, [r7, #4]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	1a9b      	subs	r3, r3, r2
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	440b      	add	r3, r1
 8005c82:	3348      	adds	r3, #72	; 0x48
 8005c84:	2200      	movs	r2, #0
 8005c86:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005c88:	7bfa      	ldrb	r2, [r7, #15]
 8005c8a:	6879      	ldr	r1, [r7, #4]
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	00db      	lsls	r3, r3, #3
 8005c90:	1a9b      	subs	r3, r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	440b      	add	r3, r1
 8005c96:	3350      	adds	r3, #80	; 0x50
 8005c98:	2200      	movs	r2, #0
 8005c9a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c9c:	7bfb      	ldrb	r3, [r7, #15]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	73fb      	strb	r3, [r7, #15]
 8005ca2:	7bfa      	ldrb	r2, [r7, #15]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d3af      	bcc.n	8005c0c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005cac:	2300      	movs	r3, #0
 8005cae:	73fb      	strb	r3, [r7, #15]
 8005cb0:	e044      	b.n	8005d3c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005cb2:	7bfa      	ldrb	r2, [r7, #15]
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	00db      	lsls	r3, r3, #3
 8005cba:	1a9b      	subs	r3, r3, r2
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	440b      	add	r3, r1
 8005cc0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005cc8:	7bfa      	ldrb	r2, [r7, #15]
 8005cca:	6879      	ldr	r1, [r7, #4]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	00db      	lsls	r3, r3, #3
 8005cd0:	1a9b      	subs	r3, r3, r2
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	440b      	add	r3, r1
 8005cd6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005cda:	7bfa      	ldrb	r2, [r7, #15]
 8005cdc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005cde:	7bfa      	ldrb	r2, [r7, #15]
 8005ce0:	6879      	ldr	r1, [r7, #4]
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	00db      	lsls	r3, r3, #3
 8005ce6:	1a9b      	subs	r3, r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	440b      	add	r3, r1
 8005cec:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005cf4:	7bfa      	ldrb	r2, [r7, #15]
 8005cf6:	6879      	ldr	r1, [r7, #4]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	1a9b      	subs	r3, r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	440b      	add	r3, r1
 8005d02:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005d06:	2200      	movs	r2, #0
 8005d08:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005d0a:	7bfa      	ldrb	r2, [r7, #15]
 8005d0c:	6879      	ldr	r1, [r7, #4]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	00db      	lsls	r3, r3, #3
 8005d12:	1a9b      	subs	r3, r3, r2
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	440b      	add	r3, r1
 8005d18:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005d20:	7bfa      	ldrb	r2, [r7, #15]
 8005d22:	6879      	ldr	r1, [r7, #4]
 8005d24:	4613      	mov	r3, r2
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	1a9b      	subs	r3, r3, r2
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	440b      	add	r3, r1
 8005d2e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005d32:	2200      	movs	r2, #0
 8005d34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d36:	7bfb      	ldrb	r3, [r7, #15]
 8005d38:	3301      	adds	r3, #1
 8005d3a:	73fb      	strb	r3, [r7, #15]
 8005d3c:	7bfa      	ldrb	r2, [r7, #15]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d3b5      	bcc.n	8005cb2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	603b      	str	r3, [r7, #0]
 8005d4c:	687e      	ldr	r6, [r7, #4]
 8005d4e:	466d      	mov	r5, sp
 8005d50:	f106 0410 	add.w	r4, r6, #16
 8005d54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d5c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d60:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d64:	1d33      	adds	r3, r6, #4
 8005d66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d68:	6838      	ldr	r0, [r7, #0]
 8005d6a:	f003 fdd7 	bl	800991c <USB_DevInit>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d005      	beq.n	8005d80 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e014      	b.n	8005daa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d102      	bne.n	8005d9e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f001 f891 	bl	8006ec0 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f004 fe12 	bl	800a9cc <USB_DevDisconnect>

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005db2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b084      	sub	sp, #16
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d101      	bne.n	8005dce <HAL_PCD_Start+0x1c>
 8005dca:	2302      	movs	r3, #2
 8005dcc:	e020      	b.n	8005e10 <HAL_PCD_Start+0x5e>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d109      	bne.n	8005df2 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d005      	beq.n	8005df2 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f003 fd44 	bl	8009884 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f004 fdc2 	bl	800a98a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005e18:	b590      	push	{r4, r7, lr}
 8005e1a:	b08d      	sub	sp, #52	; 0x34
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e26:	6a3b      	ldr	r3, [r7, #32]
 8005e28:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f004 fe80 	bl	800ab34 <USB_GetMode>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f040 83ca 	bne.w	80065d0 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f004 fde4 	bl	800aa0e <USB_ReadInterrupts>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f000 83c0 	beq.w	80065ce <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f004 fddb 	bl	800aa0e <USB_ReadInterrupts>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d107      	bne.n	8005e72 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	695a      	ldr	r2, [r3, #20]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f002 0202 	and.w	r2, r2, #2
 8005e70:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f004 fdc9 	bl	800aa0e <USB_ReadInterrupts>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	f003 0310 	and.w	r3, r3, #16
 8005e82:	2b10      	cmp	r3, #16
 8005e84:	d161      	bne.n	8005f4a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	699a      	ldr	r2, [r3, #24]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0210 	bic.w	r2, r2, #16
 8005e94:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005e96:	6a3b      	ldr	r3, [r7, #32]
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	f003 020f 	and.w	r2, r3, #15
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	00db      	lsls	r3, r3, #3
 8005ea6:	1a9b      	subs	r3, r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	0c5b      	lsrs	r3, r3, #17
 8005eba:	f003 030f 	and.w	r3, r3, #15
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d124      	bne.n	8005f0c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005ec2:	69ba      	ldr	r2, [r7, #24]
 8005ec4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005ec8:	4013      	ands	r3, r2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d035      	beq.n	8005f3a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	091b      	lsrs	r3, r3, #4
 8005ed6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005ed8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	461a      	mov	r2, r3
 8005ee0:	6a38      	ldr	r0, [r7, #32]
 8005ee2:	f004 fc2f 	bl	800a744 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	68da      	ldr	r2, [r3, #12]
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	091b      	lsrs	r3, r3, #4
 8005eee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ef2:	441a      	add	r2, r3
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	699a      	ldr	r2, [r3, #24]
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	091b      	lsrs	r3, r3, #4
 8005f00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f04:	441a      	add	r2, r3
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	619a      	str	r2, [r3, #24]
 8005f0a:	e016      	b.n	8005f3a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	0c5b      	lsrs	r3, r3, #17
 8005f10:	f003 030f 	and.w	r3, r3, #15
 8005f14:	2b06      	cmp	r3, #6
 8005f16:	d110      	bne.n	8005f3a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005f1e:	2208      	movs	r2, #8
 8005f20:	4619      	mov	r1, r3
 8005f22:	6a38      	ldr	r0, [r7, #32]
 8005f24:	f004 fc0e 	bl	800a744 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	699a      	ldr	r2, [r3, #24]
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	091b      	lsrs	r3, r3, #4
 8005f30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f34:	441a      	add	r2, r3
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	699a      	ldr	r2, [r3, #24]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f042 0210 	orr.w	r2, r2, #16
 8005f48:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f004 fd5d 	bl	800aa0e <USB_ReadInterrupts>
 8005f54:	4603      	mov	r3, r0
 8005f56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f5a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005f5e:	d16e      	bne.n	800603e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f004 fd63 	bl	800aa34 <USB_ReadDevAllOutEpInterrupt>
 8005f6e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005f70:	e062      	b.n	8006038 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d057      	beq.n	800602c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f82:	b2d2      	uxtb	r2, r2
 8005f84:	4611      	mov	r1, r2
 8005f86:	4618      	mov	r0, r3
 8005f88:	f004 fd88 	bl	800aa9c <USB_ReadDevOutEPInterrupt>
 8005f8c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	f003 0301 	and.w	r3, r3, #1
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00c      	beq.n	8005fb2 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005faa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 fddd 	bl	8006b6c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	f003 0308 	and.w	r3, r3, #8
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00c      	beq.n	8005fd6 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fbe:	015a      	lsls	r2, r3, #5
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	4413      	add	r3, r2
 8005fc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fc8:	461a      	mov	r2, r3
 8005fca:	2308      	movs	r3, #8
 8005fcc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005fce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f000 fed7 	bl	8006d84 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	f003 0310 	and.w	r3, r3, #16
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d008      	beq.n	8005ff2 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe2:	015a      	lsls	r2, r3, #5
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fec:	461a      	mov	r2, r3
 8005fee:	2310      	movs	r3, #16
 8005ff0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	f003 0320 	and.w	r3, r3, #32
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d008      	beq.n	800600e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffe:	015a      	lsls	r2, r3, #5
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	4413      	add	r3, r2
 8006004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006008:	461a      	mov	r2, r3
 800600a:	2320      	movs	r3, #32
 800600c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d009      	beq.n	800602c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601a:	015a      	lsls	r2, r3, #5
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	4413      	add	r3, r2
 8006020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006024:	461a      	mov	r2, r3
 8006026:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800602a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800602c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602e:	3301      	adds	r3, #1
 8006030:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006034:	085b      	lsrs	r3, r3, #1
 8006036:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800603a:	2b00      	cmp	r3, #0
 800603c:	d199      	bne.n	8005f72 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4618      	mov	r0, r3
 8006044:	f004 fce3 	bl	800aa0e <USB_ReadInterrupts>
 8006048:	4603      	mov	r3, r0
 800604a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800604e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006052:	f040 80c0 	bne.w	80061d6 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4618      	mov	r0, r3
 800605c:	f004 fd04 	bl	800aa68 <USB_ReadDevAllInEpInterrupt>
 8006060:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006062:	2300      	movs	r3, #0
 8006064:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006066:	e0b2      	b.n	80061ce <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	2b00      	cmp	r3, #0
 8006070:	f000 80a7 	beq.w	80061c2 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800607a:	b2d2      	uxtb	r2, r2
 800607c:	4611      	mov	r1, r2
 800607e:	4618      	mov	r0, r3
 8006080:	f004 fd2a 	bl	800aad8 <USB_ReadDevInEPInterrupt>
 8006084:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	d057      	beq.n	8006140 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006092:	f003 030f 	and.w	r3, r3, #15
 8006096:	2201      	movs	r2, #1
 8006098:	fa02 f303 	lsl.w	r3, r2, r3
 800609c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	43db      	mvns	r3, r3
 80060aa:	69f9      	ldr	r1, [r7, #28]
 80060ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80060b0:	4013      	ands	r3, r2
 80060b2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	015a      	lsls	r2, r3, #5
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	4413      	add	r3, r2
 80060bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060c0:	461a      	mov	r2, r3
 80060c2:	2301      	movs	r3, #1
 80060c4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d132      	bne.n	8006134 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80060ce:	6879      	ldr	r1, [r7, #4]
 80060d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060d2:	4613      	mov	r3, r2
 80060d4:	00db      	lsls	r3, r3, #3
 80060d6:	1a9b      	subs	r3, r3, r2
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	440b      	add	r3, r1
 80060dc:	3348      	adds	r3, #72	; 0x48
 80060de:	6819      	ldr	r1, [r3, #0]
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060e4:	4613      	mov	r3, r2
 80060e6:	00db      	lsls	r3, r3, #3
 80060e8:	1a9b      	subs	r3, r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	4403      	add	r3, r0
 80060ee:	3344      	adds	r3, #68	; 0x44
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4419      	add	r1, r3
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060f8:	4613      	mov	r3, r2
 80060fa:	00db      	lsls	r3, r3, #3
 80060fc:	1a9b      	subs	r3, r3, r2
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	4403      	add	r3, r0
 8006102:	3348      	adds	r3, #72	; 0x48
 8006104:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006108:	2b00      	cmp	r3, #0
 800610a:	d113      	bne.n	8006134 <HAL_PCD_IRQHandler+0x31c>
 800610c:	6879      	ldr	r1, [r7, #4]
 800610e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006110:	4613      	mov	r3, r2
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	1a9b      	subs	r3, r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	440b      	add	r3, r1
 800611a:	3350      	adds	r3, #80	; 0x50
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d108      	bne.n	8006134 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6818      	ldr	r0, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800612c:	461a      	mov	r2, r3
 800612e:	2101      	movs	r1, #1
 8006130:	f004 fd32 	bl	800ab98 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006136:	b2db      	uxtb	r3, r3
 8006138:	4619      	mov	r1, r3
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f008 fc63 	bl	800ea06 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	f003 0308 	and.w	r3, r3, #8
 8006146:	2b00      	cmp	r3, #0
 8006148:	d008      	beq.n	800615c <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800614a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614c:	015a      	lsls	r2, r3, #5
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	4413      	add	r3, r2
 8006152:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006156:	461a      	mov	r2, r3
 8006158:	2308      	movs	r3, #8
 800615a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	f003 0310 	and.w	r3, r3, #16
 8006162:	2b00      	cmp	r3, #0
 8006164:	d008      	beq.n	8006178 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006168:	015a      	lsls	r2, r3, #5
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	4413      	add	r3, r2
 800616e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006172:	461a      	mov	r2, r3
 8006174:	2310      	movs	r3, #16
 8006176:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800617e:	2b00      	cmp	r3, #0
 8006180:	d008      	beq.n	8006194 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	4413      	add	r3, r2
 800618a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800618e:	461a      	mov	r2, r3
 8006190:	2340      	movs	r3, #64	; 0x40
 8006192:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	f003 0302 	and.w	r3, r3, #2
 800619a:	2b00      	cmp	r3, #0
 800619c:	d008      	beq.n	80061b0 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800619e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a0:	015a      	lsls	r2, r3, #5
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	4413      	add	r3, r2
 80061a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061aa:	461a      	mov	r2, r3
 80061ac:	2302      	movs	r3, #2
 80061ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d003      	beq.n	80061c2 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80061ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 fc48 	bl	8006a52 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80061c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c4:	3301      	adds	r3, #1
 80061c6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80061c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ca:	085b      	lsrs	r3, r3, #1
 80061cc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80061ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f47f af49 	bne.w	8006068 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4618      	mov	r0, r3
 80061dc:	f004 fc17 	bl	800aa0e <USB_ReadInterrupts>
 80061e0:	4603      	mov	r3, r0
 80061e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80061e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80061ea:	d122      	bne.n	8006232 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	69fa      	ldr	r2, [r7, #28]
 80061f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061fa:	f023 0301 	bic.w	r3, r3, #1
 80061fe:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8006206:	2b01      	cmp	r3, #1
 8006208:	d108      	bne.n	800621c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006212:	2100      	movs	r1, #0
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f008 fe45 	bl	800eea4 <HAL_PCDEx_LPM_Callback>
 800621a:	e002      	b.n	8006222 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f008 fc69 	bl	800eaf4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695a      	ldr	r2, [r3, #20]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006230:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4618      	mov	r0, r3
 8006238:	f004 fbe9 	bl	800aa0e <USB_ReadInterrupts>
 800623c:	4603      	mov	r3, r0
 800623e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006242:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006246:	d112      	bne.n	800626e <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f003 0301 	and.w	r3, r3, #1
 8006254:	2b01      	cmp	r3, #1
 8006256:	d102      	bne.n	800625e <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f008 fc25 	bl	800eaa8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695a      	ldr	r2, [r3, #20]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800626c:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4618      	mov	r0, r3
 8006274:	f004 fbcb 	bl	800aa0e <USB_ReadInterrupts>
 8006278:	4603      	mov	r3, r0
 800627a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800627e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006282:	d121      	bne.n	80062c8 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695a      	ldr	r2, [r3, #20]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8006292:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800629a:	2b00      	cmp	r3, #0
 800629c:	d111      	bne.n	80062c2 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ac:	089b      	lsrs	r3, r3, #2
 80062ae:	f003 020f 	and.w	r2, r3, #15
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80062b8:	2101      	movs	r1, #1
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f008 fdf2 	bl	800eea4 <HAL_PCDEx_LPM_Callback>
 80062c0:	e002      	b.n	80062c8 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f008 fbf0 	bl	800eaa8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f004 fb9e 	bl	800aa0e <USB_ReadInterrupts>
 80062d2:	4603      	mov	r3, r0
 80062d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062dc:	f040 80c7 	bne.w	800646e <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	69fa      	ldr	r2, [r7, #28]
 80062ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80062ee:	f023 0301 	bic.w	r3, r3, #1
 80062f2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2110      	movs	r1, #16
 80062fa:	4618      	mov	r0, r3
 80062fc:	f003 fc6c 	bl	8009bd8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006300:	2300      	movs	r3, #0
 8006302:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006304:	e056      	b.n	80063b4 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006308:	015a      	lsls	r2, r3, #5
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	4413      	add	r3, r2
 800630e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006312:	461a      	mov	r2, r3
 8006314:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006318:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800631a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	4413      	add	r3, r2
 8006322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800632a:	0151      	lsls	r1, r2, #5
 800632c:	69fa      	ldr	r2, [r7, #28]
 800632e:	440a      	add	r2, r1
 8006330:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006334:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006338:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800633a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800633c:	015a      	lsls	r2, r3, #5
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	4413      	add	r3, r2
 8006342:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800634a:	0151      	lsls	r1, r2, #5
 800634c:	69fa      	ldr	r2, [r7, #28]
 800634e:	440a      	add	r2, r1
 8006350:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006354:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006358:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800635a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800635c:	015a      	lsls	r2, r3, #5
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	4413      	add	r3, r2
 8006362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006366:	461a      	mov	r2, r3
 8006368:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800636c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800636e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006370:	015a      	lsls	r2, r3, #5
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	4413      	add	r3, r2
 8006376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800637e:	0151      	lsls	r1, r2, #5
 8006380:	69fa      	ldr	r2, [r7, #28]
 8006382:	440a      	add	r2, r1
 8006384:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006388:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800638c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800638e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006390:	015a      	lsls	r2, r3, #5
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	4413      	add	r3, r2
 8006396:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800639e:	0151      	lsls	r1, r2, #5
 80063a0:	69fa      	ldr	r2, [r7, #28]
 80063a2:	440a      	add	r2, r1
 80063a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063a8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80063ac:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b0:	3301      	adds	r3, #1
 80063b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d3a3      	bcc.n	8006306 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063c4:	69db      	ldr	r3, [r3, #28]
 80063c6:	69fa      	ldr	r2, [r7, #28]
 80063c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80063cc:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80063d0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d016      	beq.n	8006408 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063e4:	69fa      	ldr	r2, [r7, #28]
 80063e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80063ea:	f043 030b 	orr.w	r3, r3, #11
 80063ee:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006400:	f043 030b 	orr.w	r3, r3, #11
 8006404:	6453      	str	r3, [r2, #68]	; 0x44
 8006406:	e015      	b.n	8006434 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800640e:	695b      	ldr	r3, [r3, #20]
 8006410:	69fa      	ldr	r2, [r7, #28]
 8006412:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006416:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800641a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800641e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	69fa      	ldr	r2, [r7, #28]
 800642a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800642e:	f043 030b 	orr.w	r3, r3, #11
 8006432:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	69fa      	ldr	r2, [r7, #28]
 800643e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006442:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006446:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6818      	ldr	r0, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006458:	461a      	mov	r2, r3
 800645a:	f004 fb9d 	bl	800ab98 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	695a      	ldr	r2, [r3, #20]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800646c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4618      	mov	r0, r3
 8006474:	f004 facb 	bl	800aa0e <USB_ReadInterrupts>
 8006478:	4603      	mov	r3, r0
 800647a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800647e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006482:	d124      	bne.n	80064ce <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4618      	mov	r0, r3
 800648a:	f004 fb61 	bl	800ab50 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4618      	mov	r0, r3
 8006494:	f003 fc01 	bl	8009c9a <USB_GetDevSpeed>
 8006498:	4603      	mov	r3, r0
 800649a:	461a      	mov	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681c      	ldr	r4, [r3, #0]
 80064a4:	f000 fe66 	bl	8007174 <HAL_RCC_GetHCLKFreq>
 80064a8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	461a      	mov	r2, r3
 80064b2:	4620      	mov	r0, r4
 80064b4:	f003 f944 	bl	8009740 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f008 facc 	bl	800ea56 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	695a      	ldr	r2, [r3, #20]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80064cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4618      	mov	r0, r3
 80064d4:	f004 fa9b 	bl	800aa0e <USB_ReadInterrupts>
 80064d8:	4603      	mov	r3, r0
 80064da:	f003 0308 	and.w	r3, r3, #8
 80064de:	2b08      	cmp	r3, #8
 80064e0:	d10a      	bne.n	80064f8 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f008 faa9 	bl	800ea3a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	695a      	ldr	r2, [r3, #20]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f002 0208 	and.w	r2, r2, #8
 80064f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f004 fa86 	bl	800aa0e <USB_ReadInterrupts>
 8006502:	4603      	mov	r3, r0
 8006504:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006508:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800650c:	d10f      	bne.n	800652e <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800650e:	2300      	movs	r3, #0
 8006510:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006514:	b2db      	uxtb	r3, r3
 8006516:	4619      	mov	r1, r3
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f008 fb0b 	bl	800eb34 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	695a      	ldr	r2, [r3, #20]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800652c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4618      	mov	r0, r3
 8006534:	f004 fa6b 	bl	800aa0e <USB_ReadInterrupts>
 8006538:	4603      	mov	r3, r0
 800653a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800653e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006542:	d10f      	bne.n	8006564 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006544:	2300      	movs	r3, #0
 8006546:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654a:	b2db      	uxtb	r3, r3
 800654c:	4619      	mov	r1, r3
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f008 fade 	bl	800eb10 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	695a      	ldr	r2, [r3, #20]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006562:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4618      	mov	r0, r3
 800656a:	f004 fa50 	bl	800aa0e <USB_ReadInterrupts>
 800656e:	4603      	mov	r3, r0
 8006570:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006578:	d10a      	bne.n	8006590 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f008 faec 	bl	800eb58 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	695a      	ldr	r2, [r3, #20]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800658e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4618      	mov	r0, r3
 8006596:	f004 fa3a 	bl	800aa0e <USB_ReadInterrupts>
 800659a:	4603      	mov	r3, r0
 800659c:	f003 0304 	and.w	r3, r3, #4
 80065a0:	2b04      	cmp	r3, #4
 80065a2:	d115      	bne.n	80065d0 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	f003 0304 	and.w	r3, r3, #4
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f008 fadc 	bl	800eb74 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6859      	ldr	r1, [r3, #4]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	430a      	orrs	r2, r1
 80065ca:	605a      	str	r2, [r3, #4]
 80065cc:	e000      	b.n	80065d0 <HAL_PCD_IRQHandler+0x7b8>
      return;
 80065ce:	bf00      	nop
    }
  }
}
 80065d0:	3734      	adds	r7, #52	; 0x34
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd90      	pop	{r4, r7, pc}

080065d6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b082      	sub	sp, #8
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	460b      	mov	r3, r1
 80065e0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d101      	bne.n	80065f0 <HAL_PCD_SetAddress+0x1a>
 80065ec:	2302      	movs	r3, #2
 80065ee:	e013      	b.n	8006618 <HAL_PCD_SetAddress+0x42>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	78fa      	ldrb	r2, [r7, #3]
 80065fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	78fa      	ldrb	r2, [r7, #3]
 8006606:	4611      	mov	r1, r2
 8006608:	4618      	mov	r0, r3
 800660a:	f004 f998 	bl	800a93e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006616:	2300      	movs	r3, #0
}
 8006618:	4618      	mov	r0, r3
 800661a:	3708      	adds	r7, #8
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	4608      	mov	r0, r1
 800662a:	4611      	mov	r1, r2
 800662c:	461a      	mov	r2, r3
 800662e:	4603      	mov	r3, r0
 8006630:	70fb      	strb	r3, [r7, #3]
 8006632:	460b      	mov	r3, r1
 8006634:	803b      	strh	r3, [r7, #0]
 8006636:	4613      	mov	r3, r2
 8006638:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800663a:	2300      	movs	r3, #0
 800663c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800663e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006642:	2b00      	cmp	r3, #0
 8006644:	da0f      	bge.n	8006666 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006646:	78fb      	ldrb	r3, [r7, #3]
 8006648:	f003 020f 	and.w	r2, r3, #15
 800664c:	4613      	mov	r3, r2
 800664e:	00db      	lsls	r3, r3, #3
 8006650:	1a9b      	subs	r3, r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	3338      	adds	r3, #56	; 0x38
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	4413      	add	r3, r2
 800665a:	3304      	adds	r3, #4
 800665c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2201      	movs	r2, #1
 8006662:	705a      	strb	r2, [r3, #1]
 8006664:	e00f      	b.n	8006686 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006666:	78fb      	ldrb	r3, [r7, #3]
 8006668:	f003 020f 	and.w	r2, r3, #15
 800666c:	4613      	mov	r3, r2
 800666e:	00db      	lsls	r3, r3, #3
 8006670:	1a9b      	subs	r3, r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	4413      	add	r3, r2
 800667c:	3304      	adds	r3, #4
 800667e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006686:	78fb      	ldrb	r3, [r7, #3]
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	b2da      	uxtb	r2, r3
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006692:	883a      	ldrh	r2, [r7, #0]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	78ba      	ldrb	r2, [r7, #2]
 800669c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	785b      	ldrb	r3, [r3, #1]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d004      	beq.n	80066b0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80066b0:	78bb      	ldrb	r3, [r7, #2]
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d102      	bne.n	80066bc <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d101      	bne.n	80066ca <HAL_PCD_EP_Open+0xaa>
 80066c6:	2302      	movs	r3, #2
 80066c8:	e00e      	b.n	80066e8 <HAL_PCD_EP_Open+0xc8>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2201      	movs	r2, #1
 80066ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68f9      	ldr	r1, [r7, #12]
 80066d8:	4618      	mov	r0, r3
 80066da:	f003 fb03 	bl	8009ce4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80066e6:	7afb      	ldrb	r3, [r7, #11]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	460b      	mov	r3, r1
 80066fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80066fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006700:	2b00      	cmp	r3, #0
 8006702:	da0f      	bge.n	8006724 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006704:	78fb      	ldrb	r3, [r7, #3]
 8006706:	f003 020f 	and.w	r2, r3, #15
 800670a:	4613      	mov	r3, r2
 800670c:	00db      	lsls	r3, r3, #3
 800670e:	1a9b      	subs	r3, r3, r2
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	3338      	adds	r3, #56	; 0x38
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	4413      	add	r3, r2
 8006718:	3304      	adds	r3, #4
 800671a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2201      	movs	r2, #1
 8006720:	705a      	strb	r2, [r3, #1]
 8006722:	e00f      	b.n	8006744 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006724:	78fb      	ldrb	r3, [r7, #3]
 8006726:	f003 020f 	and.w	r2, r3, #15
 800672a:	4613      	mov	r3, r2
 800672c:	00db      	lsls	r3, r3, #3
 800672e:	1a9b      	subs	r3, r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	4413      	add	r3, r2
 800673a:	3304      	adds	r3, #4
 800673c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2200      	movs	r2, #0
 8006742:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006744:	78fb      	ldrb	r3, [r7, #3]
 8006746:	f003 030f 	and.w	r3, r3, #15
 800674a:	b2da      	uxtb	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006756:	2b01      	cmp	r3, #1
 8006758:	d101      	bne.n	800675e <HAL_PCD_EP_Close+0x6e>
 800675a:	2302      	movs	r3, #2
 800675c:	e00e      	b.n	800677c <HAL_PCD_EP_Close+0x8c>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68f9      	ldr	r1, [r7, #12]
 800676c:	4618      	mov	r0, r3
 800676e:	f003 fb41 	bl	8009df4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3710      	adds	r7, #16
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b086      	sub	sp, #24
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	607a      	str	r2, [r7, #4]
 800678e:	603b      	str	r3, [r7, #0]
 8006790:	460b      	mov	r3, r1
 8006792:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006794:	7afb      	ldrb	r3, [r7, #11]
 8006796:	f003 020f 	and.w	r2, r3, #15
 800679a:	4613      	mov	r3, r2
 800679c:	00db      	lsls	r3, r3, #3
 800679e:	1a9b      	subs	r3, r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	4413      	add	r3, r2
 80067aa:	3304      	adds	r3, #4
 80067ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	2200      	movs	r2, #0
 80067be:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	2200      	movs	r2, #0
 80067c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80067c6:	7afb      	ldrb	r3, [r7, #11]
 80067c8:	f003 030f 	and.w	r3, r3, #15
 80067cc:	b2da      	uxtb	r2, r3
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d102      	bne.n	80067e0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80067e0:	7afb      	ldrb	r3, [r7, #11]
 80067e2:	f003 030f 	and.w	r3, r3, #15
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d109      	bne.n	80067fe <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6818      	ldr	r0, [r3, #0]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	461a      	mov	r2, r3
 80067f6:	6979      	ldr	r1, [r7, #20]
 80067f8:	f003 fe1c 	bl	800a434 <USB_EP0StartXfer>
 80067fc:	e008      	b.n	8006810 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6818      	ldr	r0, [r3, #0]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	b2db      	uxtb	r3, r3
 8006808:	461a      	mov	r2, r3
 800680a:	6979      	ldr	r1, [r7, #20]
 800680c:	f003 fbce 	bl	8009fac <USB_EPStartXfer>
  }

  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3718      	adds	r7, #24
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800681a:	b480      	push	{r7}
 800681c:	b083      	sub	sp, #12
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
 8006822:	460b      	mov	r3, r1
 8006824:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006826:	78fb      	ldrb	r3, [r7, #3]
 8006828:	f003 020f 	and.w	r2, r3, #15
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	4613      	mov	r3, r2
 8006830:	00db      	lsls	r3, r3, #3
 8006832:	1a9b      	subs	r3, r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	440b      	add	r3, r1
 8006838:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800683c:	681b      	ldr	r3, [r3, #0]
}
 800683e:	4618      	mov	r0, r3
 8006840:	370c      	adds	r7, #12
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr

0800684a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b086      	sub	sp, #24
 800684e:	af00      	add	r7, sp, #0
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	607a      	str	r2, [r7, #4]
 8006854:	603b      	str	r3, [r7, #0]
 8006856:	460b      	mov	r3, r1
 8006858:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800685a:	7afb      	ldrb	r3, [r7, #11]
 800685c:	f003 020f 	and.w	r2, r3, #15
 8006860:	4613      	mov	r3, r2
 8006862:	00db      	lsls	r3, r3, #3
 8006864:	1a9b      	subs	r3, r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	3338      	adds	r3, #56	; 0x38
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	4413      	add	r3, r2
 800686e:	3304      	adds	r3, #4
 8006870:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	683a      	ldr	r2, [r7, #0]
 800687c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	2200      	movs	r2, #0
 8006882:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	2201      	movs	r2, #1
 8006888:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800688a:	7afb      	ldrb	r3, [r7, #11]
 800688c:	f003 030f 	and.w	r3, r3, #15
 8006890:	b2da      	uxtb	r2, r3
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d102      	bne.n	80068a4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80068a4:	7afb      	ldrb	r3, [r7, #11]
 80068a6:	f003 030f 	and.w	r3, r3, #15
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d109      	bne.n	80068c2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6818      	ldr	r0, [r3, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	461a      	mov	r2, r3
 80068ba:	6979      	ldr	r1, [r7, #20]
 80068bc:	f003 fdba 	bl	800a434 <USB_EP0StartXfer>
 80068c0:	e008      	b.n	80068d4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6818      	ldr	r0, [r3, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	691b      	ldr	r3, [r3, #16]
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	461a      	mov	r2, r3
 80068ce:	6979      	ldr	r1, [r7, #20]
 80068d0:	f003 fb6c 	bl	8009fac <USB_EPStartXfer>
  }

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3718      	adds	r7, #24
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}

080068de <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80068de:	b580      	push	{r7, lr}
 80068e0:	b084      	sub	sp, #16
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
 80068e6:	460b      	mov	r3, r1
 80068e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80068ea:	78fb      	ldrb	r3, [r7, #3]
 80068ec:	f003 020f 	and.w	r2, r3, #15
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d901      	bls.n	80068fc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e050      	b.n	800699e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80068fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006900:	2b00      	cmp	r3, #0
 8006902:	da0f      	bge.n	8006924 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006904:	78fb      	ldrb	r3, [r7, #3]
 8006906:	f003 020f 	and.w	r2, r3, #15
 800690a:	4613      	mov	r3, r2
 800690c:	00db      	lsls	r3, r3, #3
 800690e:	1a9b      	subs	r3, r3, r2
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	3338      	adds	r3, #56	; 0x38
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	4413      	add	r3, r2
 8006918:	3304      	adds	r3, #4
 800691a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2201      	movs	r2, #1
 8006920:	705a      	strb	r2, [r3, #1]
 8006922:	e00d      	b.n	8006940 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006924:	78fa      	ldrb	r2, [r7, #3]
 8006926:	4613      	mov	r3, r2
 8006928:	00db      	lsls	r3, r3, #3
 800692a:	1a9b      	subs	r3, r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	4413      	add	r3, r2
 8006936:	3304      	adds	r3, #4
 8006938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2201      	movs	r2, #1
 8006944:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006946:	78fb      	ldrb	r3, [r7, #3]
 8006948:	f003 030f 	and.w	r3, r3, #15
 800694c:	b2da      	uxtb	r2, r3
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006958:	2b01      	cmp	r3, #1
 800695a:	d101      	bne.n	8006960 <HAL_PCD_EP_SetStall+0x82>
 800695c:	2302      	movs	r3, #2
 800695e:	e01e      	b.n	800699e <HAL_PCD_EP_SetStall+0xc0>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68f9      	ldr	r1, [r7, #12]
 800696e:	4618      	mov	r0, r3
 8006970:	f003 ff11 	bl	800a796 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006974:	78fb      	ldrb	r3, [r7, #3]
 8006976:	f003 030f 	and.w	r3, r3, #15
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10a      	bne.n	8006994 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6818      	ldr	r0, [r3, #0]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	b2d9      	uxtb	r1, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800698e:	461a      	mov	r2, r3
 8006990:	f004 f902 	bl	800ab98 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3710      	adds	r7, #16
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}

080069a6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b084      	sub	sp, #16
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
 80069ae:	460b      	mov	r3, r1
 80069b0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80069b2:	78fb      	ldrb	r3, [r7, #3]
 80069b4:	f003 020f 	and.w	r2, r3, #15
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d901      	bls.n	80069c4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e042      	b.n	8006a4a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80069c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	da0f      	bge.n	80069ec <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80069cc:	78fb      	ldrb	r3, [r7, #3]
 80069ce:	f003 020f 	and.w	r2, r3, #15
 80069d2:	4613      	mov	r3, r2
 80069d4:	00db      	lsls	r3, r3, #3
 80069d6:	1a9b      	subs	r3, r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	3338      	adds	r3, #56	; 0x38
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	4413      	add	r3, r2
 80069e0:	3304      	adds	r3, #4
 80069e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2201      	movs	r2, #1
 80069e8:	705a      	strb	r2, [r3, #1]
 80069ea:	e00f      	b.n	8006a0c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80069ec:	78fb      	ldrb	r3, [r7, #3]
 80069ee:	f003 020f 	and.w	r2, r3, #15
 80069f2:	4613      	mov	r3, r2
 80069f4:	00db      	lsls	r3, r3, #3
 80069f6:	1a9b      	subs	r3, r3, r2
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	4413      	add	r3, r2
 8006a02:	3304      	adds	r3, #4
 8006a04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a12:	78fb      	ldrb	r3, [r7, #3]
 8006a14:	f003 030f 	and.w	r3, r3, #15
 8006a18:	b2da      	uxtb	r2, r3
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d101      	bne.n	8006a2c <HAL_PCD_EP_ClrStall+0x86>
 8006a28:	2302      	movs	r3, #2
 8006a2a:	e00e      	b.n	8006a4a <HAL_PCD_EP_ClrStall+0xa4>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68f9      	ldr	r1, [r7, #12]
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f003 ff19 	bl	800a872 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}

08006a52 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b08a      	sub	sp, #40	; 0x28
 8006a56:	af02      	add	r7, sp, #8
 8006a58:	6078      	str	r0, [r7, #4]
 8006a5a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006a66:	683a      	ldr	r2, [r7, #0]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	00db      	lsls	r3, r3, #3
 8006a6c:	1a9b      	subs	r3, r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	3338      	adds	r3, #56	; 0x38
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	4413      	add	r3, r2
 8006a76:	3304      	adds	r3, #4
 8006a78:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	699a      	ldr	r2, [r3, #24]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	695b      	ldr	r3, [r3, #20]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d901      	bls.n	8006a8a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e06c      	b.n	8006b64 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	695a      	ldr	r2, [r3, #20]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	699b      	ldr	r3, [r3, #24]
 8006a92:	1ad3      	subs	r3, r2, r3
 8006a94:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	69fa      	ldr	r2, [r7, #28]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d902      	bls.n	8006aa6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	3303      	adds	r3, #3
 8006aaa:	089b      	lsrs	r3, r3, #2
 8006aac:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006aae:	e02b      	b.n	8006b08 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	695a      	ldr	r2, [r3, #20]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	69fa      	ldr	r2, [r7, #28]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d902      	bls.n	8006acc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	3303      	adds	r3, #3
 8006ad0:	089b      	lsrs	r3, r3, #2
 8006ad2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	68d9      	ldr	r1, [r3, #12]
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	b2da      	uxtb	r2, r3
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	9300      	str	r3, [sp, #0]
 8006ae8:	4603      	mov	r3, r0
 8006aea:	6978      	ldr	r0, [r7, #20]
 8006aec:	f003 fdf5 	bl	800a6da <USB_WritePacket>

    ep->xfer_buff  += len;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	68da      	ldr	r2, [r3, #12]
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	441a      	add	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	699a      	ldr	r2, [r3, #24]
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	441a      	add	r2, r3
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	015a      	lsls	r2, r3, #5
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	4413      	add	r3, r2
 8006b10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	69ba      	ldr	r2, [r7, #24]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d809      	bhi.n	8006b32 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	699a      	ldr	r2, [r3, #24]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d203      	bcs.n	8006b32 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	695b      	ldr	r3, [r3, #20]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1be      	bne.n	8006ab0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	695a      	ldr	r2, [r3, #20]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	699b      	ldr	r3, [r3, #24]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d811      	bhi.n	8006b62 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	f003 030f 	and.w	r3, r3, #15
 8006b44:	2201      	movs	r2, #1
 8006b46:	fa02 f303 	lsl.w	r3, r2, r3
 8006b4a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	43db      	mvns	r3, r3
 8006b58:	6939      	ldr	r1, [r7, #16]
 8006b5a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b5e:	4013      	ands	r3, r2
 8006b60:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3720      	adds	r7, #32
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	333c      	adds	r3, #60	; 0x3c
 8006b84:	3304      	adds	r3, #4
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	015a      	lsls	r2, r3, #5
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	4413      	add	r3, r2
 8006b92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	f040 80a0 	bne.w	8006ce4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	f003 0308 	and.w	r3, r3, #8
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d015      	beq.n	8006bda <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	4a72      	ldr	r2, [pc, #456]	; (8006d7c <PCD_EP_OutXfrComplete_int+0x210>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	f240 80dd 	bls.w	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	f000 80d7 	beq.w	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	015a      	lsls	r2, r3, #5
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	4413      	add	r3, r2
 8006bcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006bd6:	6093      	str	r3, [r2, #8]
 8006bd8:	e0cb      	b.n	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	f003 0320 	and.w	r3, r3, #32
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d009      	beq.n	8006bf8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	015a      	lsls	r2, r3, #5
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	4413      	add	r3, r2
 8006bec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	2320      	movs	r3, #32
 8006bf4:	6093      	str	r3, [r2, #8]
 8006bf6:	e0bc      	b.n	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f040 80b7 	bne.w	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	4a5d      	ldr	r2, [pc, #372]	; (8006d7c <PCD_EP_OutXfrComplete_int+0x210>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d90f      	bls.n	8006c2c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00a      	beq.n	8006c2c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	015a      	lsls	r2, r3, #5
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c22:	461a      	mov	r2, r3
 8006c24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c28:	6093      	str	r3, [r2, #8]
 8006c2a:	e0a2      	b.n	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006c2c:	6879      	ldr	r1, [r7, #4]
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	4613      	mov	r3, r2
 8006c32:	00db      	lsls	r3, r3, #3
 8006c34:	1a9b      	subs	r3, r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	440b      	add	r3, r1
 8006c3a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006c3e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	0159      	lsls	r1, r3, #5
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	440b      	add	r3, r1
 8006c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8006c52:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	4613      	mov	r3, r2
 8006c5a:	00db      	lsls	r3, r3, #3
 8006c5c:	1a9b      	subs	r3, r3, r2
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	4403      	add	r3, r0
 8006c62:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006c66:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006c68:	6879      	ldr	r1, [r7, #4]
 8006c6a:	683a      	ldr	r2, [r7, #0]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	00db      	lsls	r3, r3, #3
 8006c70:	1a9b      	subs	r3, r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	440b      	add	r3, r1
 8006c76:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006c7a:	6819      	ldr	r1, [r3, #0]
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	4613      	mov	r3, r2
 8006c82:	00db      	lsls	r3, r3, #3
 8006c84:	1a9b      	subs	r3, r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	4403      	add	r3, r0
 8006c8a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4419      	add	r1, r3
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	683a      	ldr	r2, [r7, #0]
 8006c96:	4613      	mov	r3, r2
 8006c98:	00db      	lsls	r3, r3, #3
 8006c9a:	1a9b      	subs	r3, r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4403      	add	r3, r0
 8006ca0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006ca4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d114      	bne.n	8006cd6 <PCD_EP_OutXfrComplete_int+0x16a>
 8006cac:	6879      	ldr	r1, [r7, #4]
 8006cae:	683a      	ldr	r2, [r7, #0]
 8006cb0:	4613      	mov	r3, r2
 8006cb2:	00db      	lsls	r3, r3, #3
 8006cb4:	1a9b      	subs	r3, r3, r2
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	440b      	add	r3, r1
 8006cba:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d108      	bne.n	8006cd6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6818      	ldr	r0, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006cce:	461a      	mov	r2, r3
 8006cd0:	2101      	movs	r1, #1
 8006cd2:	f003 ff61 	bl	800ab98 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	4619      	mov	r1, r3
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f007 fe77 	bl	800e9d0 <HAL_PCD_DataOutStageCallback>
 8006ce2:	e046      	b.n	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	4a26      	ldr	r2, [pc, #152]	; (8006d80 <PCD_EP_OutXfrComplete_int+0x214>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d124      	bne.n	8006d36 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00a      	beq.n	8006d0c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	015a      	lsls	r2, r3, #5
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	4413      	add	r3, r2
 8006cfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d02:	461a      	mov	r2, r3
 8006d04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d08:	6093      	str	r3, [r2, #8]
 8006d0a:	e032      	b.n	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	f003 0320 	and.w	r3, r3, #32
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d008      	beq.n	8006d28 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	015a      	lsls	r2, r3, #5
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	4413      	add	r3, r2
 8006d1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d22:	461a      	mov	r2, r3
 8006d24:	2320      	movs	r3, #32
 8006d26:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f007 fe4e 	bl	800e9d0 <HAL_PCD_DataOutStageCallback>
 8006d34:	e01d      	b.n	8006d72 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d114      	bne.n	8006d66 <PCD_EP_OutXfrComplete_int+0x1fa>
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	683a      	ldr	r2, [r7, #0]
 8006d40:	4613      	mov	r3, r2
 8006d42:	00db      	lsls	r3, r3, #3
 8006d44:	1a9b      	subs	r3, r3, r2
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	440b      	add	r3, r1
 8006d4a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d108      	bne.n	8006d66 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6818      	ldr	r0, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006d5e:	461a      	mov	r2, r3
 8006d60:	2100      	movs	r1, #0
 8006d62:	f003 ff19 	bl	800ab98 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f007 fe2f 	bl	800e9d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3718      	adds	r7, #24
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	4f54300a 	.word	0x4f54300a
 8006d80:	4f54310a 	.word	0x4f54310a

08006d84 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b086      	sub	sp, #24
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	333c      	adds	r3, #60	; 0x3c
 8006d9c:	3304      	adds	r3, #4
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	015a      	lsls	r2, r3, #5
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	4413      	add	r3, r2
 8006daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	4a15      	ldr	r2, [pc, #84]	; (8006e0c <PCD_EP_OutSetupPacket_int+0x88>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d90e      	bls.n	8006dd8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d009      	beq.n	8006dd8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006dd6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f007 fde7 	bl	800e9ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	4a0a      	ldr	r2, [pc, #40]	; (8006e0c <PCD_EP_OutSetupPacket_int+0x88>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d90c      	bls.n	8006e00 <PCD_EP_OutSetupPacket_int+0x7c>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d108      	bne.n	8006e00 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6818      	ldr	r0, [r3, #0]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006df8:	461a      	mov	r2, r3
 8006dfa:	2101      	movs	r1, #1
 8006dfc:	f003 fecc 	bl	800ab98 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3718      	adds	r7, #24
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	4f54300a 	.word	0x4f54300a

08006e10 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b085      	sub	sp, #20
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	460b      	mov	r3, r1
 8006e1a:	70fb      	strb	r3, [r7, #3]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e26:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006e28:	78fb      	ldrb	r3, [r7, #3]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d107      	bne.n	8006e3e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006e2e:	883b      	ldrh	r3, [r7, #0]
 8006e30:	0419      	lsls	r1, r3, #16
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	629a      	str	r2, [r3, #40]	; 0x28
 8006e3c:	e028      	b.n	8006e90 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e44:	0c1b      	lsrs	r3, r3, #16
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	4413      	add	r3, r2
 8006e4a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	73fb      	strb	r3, [r7, #15]
 8006e50:	e00d      	b.n	8006e6e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	7bfb      	ldrb	r3, [r7, #15]
 8006e58:	3340      	adds	r3, #64	; 0x40
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	4413      	add	r3, r2
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	0c1b      	lsrs	r3, r3, #16
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	4413      	add	r3, r2
 8006e66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006e68:	7bfb      	ldrb	r3, [r7, #15]
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	73fb      	strb	r3, [r7, #15]
 8006e6e:	7bfa      	ldrb	r2, [r7, #15]
 8006e70:	78fb      	ldrb	r3, [r7, #3]
 8006e72:	3b01      	subs	r3, #1
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d3ec      	bcc.n	8006e52 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006e78:	883b      	ldrh	r3, [r7, #0]
 8006e7a:	0418      	lsls	r0, r3, #16
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6819      	ldr	r1, [r3, #0]
 8006e80:	78fb      	ldrb	r3, [r7, #3]
 8006e82:	3b01      	subs	r3, #1
 8006e84:	68ba      	ldr	r2, [r7, #8]
 8006e86:	4302      	orrs	r2, r0
 8006e88:	3340      	adds	r3, #64	; 0x40
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	440b      	add	r3, r1
 8006e8e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006e90:	2300      	movs	r3, #0
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3714      	adds	r7, #20
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr

08006e9e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b083      	sub	sp, #12
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	887a      	ldrh	r2, [r7, #2]
 8006eb0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	699b      	ldr	r3, [r3, #24]
 8006ee2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ef2:	f043 0303 	orr.w	r3, r3, #3
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8006efa:	2300      	movs	r3, #0
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3714      	adds	r7, #20
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006f12:	2300      	movs	r3, #0
 8006f14:	603b      	str	r3, [r7, #0]
 8006f16:	4b20      	ldr	r3, [pc, #128]	; (8006f98 <HAL_PWREx_EnableOverDrive+0x90>)
 8006f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f1a:	4a1f      	ldr	r2, [pc, #124]	; (8006f98 <HAL_PWREx_EnableOverDrive+0x90>)
 8006f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f20:	6413      	str	r3, [r2, #64]	; 0x40
 8006f22:	4b1d      	ldr	r3, [pc, #116]	; (8006f98 <HAL_PWREx_EnableOverDrive+0x90>)
 8006f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f2a:	603b      	str	r3, [r7, #0]
 8006f2c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006f2e:	4b1b      	ldr	r3, [pc, #108]	; (8006f9c <HAL_PWREx_EnableOverDrive+0x94>)
 8006f30:	2201      	movs	r2, #1
 8006f32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f34:	f7fd f938 	bl	80041a8 <HAL_GetTick>
 8006f38:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006f3a:	e009      	b.n	8006f50 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006f3c:	f7fd f934 	bl	80041a8 <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f4a:	d901      	bls.n	8006f50 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e01f      	b.n	8006f90 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006f50:	4b13      	ldr	r3, [pc, #76]	; (8006fa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f5c:	d1ee      	bne.n	8006f3c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006f5e:	4b11      	ldr	r3, [pc, #68]	; (8006fa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006f60:	2201      	movs	r2, #1
 8006f62:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f64:	f7fd f920 	bl	80041a8 <HAL_GetTick>
 8006f68:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006f6a:	e009      	b.n	8006f80 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006f6c:	f7fd f91c 	bl	80041a8 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f7a:	d901      	bls.n	8006f80 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	e007      	b.n	8006f90 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006f80:	4b07      	ldr	r3, [pc, #28]	; (8006fa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f8c:	d1ee      	bne.n	8006f6c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3708      	adds	r7, #8
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	40023800 	.word	0x40023800
 8006f9c:	420e0040 	.word	0x420e0040
 8006fa0:	40007000 	.word	0x40007000
 8006fa4:	420e0044 	.word	0x420e0044

08006fa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d101      	bne.n	8006fbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e0cc      	b.n	8007156 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006fbc:	4b68      	ldr	r3, [pc, #416]	; (8007160 <HAL_RCC_ClockConfig+0x1b8>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 030f 	and.w	r3, r3, #15
 8006fc4:	683a      	ldr	r2, [r7, #0]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d90c      	bls.n	8006fe4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fca:	4b65      	ldr	r3, [pc, #404]	; (8007160 <HAL_RCC_ClockConfig+0x1b8>)
 8006fcc:	683a      	ldr	r2, [r7, #0]
 8006fce:	b2d2      	uxtb	r2, r2
 8006fd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fd2:	4b63      	ldr	r3, [pc, #396]	; (8007160 <HAL_RCC_ClockConfig+0x1b8>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 030f 	and.w	r3, r3, #15
 8006fda:	683a      	ldr	r2, [r7, #0]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d001      	beq.n	8006fe4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e0b8      	b.n	8007156 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f003 0302 	and.w	r3, r3, #2
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d020      	beq.n	8007032 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0304 	and.w	r3, r3, #4
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d005      	beq.n	8007008 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ffc:	4b59      	ldr	r3, [pc, #356]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	4a58      	ldr	r2, [pc, #352]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007002:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007006:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0308 	and.w	r3, r3, #8
 8007010:	2b00      	cmp	r3, #0
 8007012:	d005      	beq.n	8007020 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007014:	4b53      	ldr	r3, [pc, #332]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	4a52      	ldr	r2, [pc, #328]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 800701a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800701e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007020:	4b50      	ldr	r3, [pc, #320]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	494d      	ldr	r1, [pc, #308]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 800702e:	4313      	orrs	r3, r2
 8007030:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b00      	cmp	r3, #0
 800703c:	d044      	beq.n	80070c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	2b01      	cmp	r3, #1
 8007044:	d107      	bne.n	8007056 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007046:	4b47      	ldr	r3, [pc, #284]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800704e:	2b00      	cmp	r3, #0
 8007050:	d119      	bne.n	8007086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e07f      	b.n	8007156 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	2b02      	cmp	r3, #2
 800705c:	d003      	beq.n	8007066 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007062:	2b03      	cmp	r3, #3
 8007064:	d107      	bne.n	8007076 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007066:	4b3f      	ldr	r3, [pc, #252]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800706e:	2b00      	cmp	r3, #0
 8007070:	d109      	bne.n	8007086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e06f      	b.n	8007156 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007076:	4b3b      	ldr	r3, [pc, #236]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 0302 	and.w	r3, r3, #2
 800707e:	2b00      	cmp	r3, #0
 8007080:	d101      	bne.n	8007086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e067      	b.n	8007156 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007086:	4b37      	ldr	r3, [pc, #220]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	f023 0203 	bic.w	r2, r3, #3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	4934      	ldr	r1, [pc, #208]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007094:	4313      	orrs	r3, r2
 8007096:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007098:	f7fd f886 	bl	80041a8 <HAL_GetTick>
 800709c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800709e:	e00a      	b.n	80070b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070a0:	f7fd f882 	bl	80041a8 <HAL_GetTick>
 80070a4:	4602      	mov	r2, r0
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d901      	bls.n	80070b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80070b2:	2303      	movs	r3, #3
 80070b4:	e04f      	b.n	8007156 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070b6:	4b2b      	ldr	r3, [pc, #172]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f003 020c 	and.w	r2, r3, #12
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d1eb      	bne.n	80070a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80070c8:	4b25      	ldr	r3, [pc, #148]	; (8007160 <HAL_RCC_ClockConfig+0x1b8>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f003 030f 	and.w	r3, r3, #15
 80070d0:	683a      	ldr	r2, [r7, #0]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d20c      	bcs.n	80070f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070d6:	4b22      	ldr	r3, [pc, #136]	; (8007160 <HAL_RCC_ClockConfig+0x1b8>)
 80070d8:	683a      	ldr	r2, [r7, #0]
 80070da:	b2d2      	uxtb	r2, r2
 80070dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80070de:	4b20      	ldr	r3, [pc, #128]	; (8007160 <HAL_RCC_ClockConfig+0x1b8>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 030f 	and.w	r3, r3, #15
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d001      	beq.n	80070f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e032      	b.n	8007156 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 0304 	and.w	r3, r3, #4
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d008      	beq.n	800710e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070fc:	4b19      	ldr	r3, [pc, #100]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	4916      	ldr	r1, [pc, #88]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 800710a:	4313      	orrs	r3, r2
 800710c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f003 0308 	and.w	r3, r3, #8
 8007116:	2b00      	cmp	r3, #0
 8007118:	d009      	beq.n	800712e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800711a:	4b12      	ldr	r3, [pc, #72]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	00db      	lsls	r3, r3, #3
 8007128:	490e      	ldr	r1, [pc, #56]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 800712a:	4313      	orrs	r3, r2
 800712c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800712e:	f000 fbb1 	bl	8007894 <HAL_RCC_GetSysClockFreq>
 8007132:	4601      	mov	r1, r0
 8007134:	4b0b      	ldr	r3, [pc, #44]	; (8007164 <HAL_RCC_ClockConfig+0x1bc>)
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	091b      	lsrs	r3, r3, #4
 800713a:	f003 030f 	and.w	r3, r3, #15
 800713e:	4a0a      	ldr	r2, [pc, #40]	; (8007168 <HAL_RCC_ClockConfig+0x1c0>)
 8007140:	5cd3      	ldrb	r3, [r2, r3]
 8007142:	fa21 f303 	lsr.w	r3, r1, r3
 8007146:	4a09      	ldr	r2, [pc, #36]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 8007148:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800714a:	4b09      	ldr	r3, [pc, #36]	; (8007170 <HAL_RCC_ClockConfig+0x1c8>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4618      	mov	r0, r3
 8007150:	f7fc fe6a 	bl	8003e28 <HAL_InitTick>

  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3710      	adds	r7, #16
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	40023c00 	.word	0x40023c00
 8007164:	40023800 	.word	0x40023800
 8007168:	08013df8 	.word	0x08013df8
 800716c:	20000000 	.word	0x20000000
 8007170:	20000004 	.word	0x20000004

08007174 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007174:	b480      	push	{r7}
 8007176:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007178:	4b03      	ldr	r3, [pc, #12]	; (8007188 <HAL_RCC_GetHCLKFreq+0x14>)
 800717a:	681b      	ldr	r3, [r3, #0]
}
 800717c:	4618      	mov	r0, r3
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	20000000 	.word	0x20000000

0800718c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007190:	f7ff fff0 	bl	8007174 <HAL_RCC_GetHCLKFreq>
 8007194:	4601      	mov	r1, r0
 8007196:	4b05      	ldr	r3, [pc, #20]	; (80071ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	0a9b      	lsrs	r3, r3, #10
 800719c:	f003 0307 	and.w	r3, r3, #7
 80071a0:	4a03      	ldr	r2, [pc, #12]	; (80071b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071a2:	5cd3      	ldrb	r3, [r2, r3]
 80071a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	bd80      	pop	{r7, pc}
 80071ac:	40023800 	.word	0x40023800
 80071b0:	08013e08 	.word	0x08013e08

080071b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80071b8:	f7ff ffdc 	bl	8007174 <HAL_RCC_GetHCLKFreq>
 80071bc:	4601      	mov	r1, r0
 80071be:	4b05      	ldr	r3, [pc, #20]	; (80071d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	0b5b      	lsrs	r3, r3, #13
 80071c4:	f003 0307 	and.w	r3, r3, #7
 80071c8:	4a03      	ldr	r2, [pc, #12]	; (80071d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071ca:	5cd3      	ldrb	r3, [r2, r3]
 80071cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	40023800 	.word	0x40023800
 80071d8:	08013e08 	.word	0x08013e08

080071dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80071dc:	b480      	push	{r7}
 80071de:	b083      	sub	sp, #12
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	220f      	movs	r2, #15
 80071ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80071ec:	4b12      	ldr	r3, [pc, #72]	; (8007238 <HAL_RCC_GetClockConfig+0x5c>)
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	f003 0203 	and.w	r2, r3, #3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80071f8:	4b0f      	ldr	r3, [pc, #60]	; (8007238 <HAL_RCC_GetClockConfig+0x5c>)
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007204:	4b0c      	ldr	r3, [pc, #48]	; (8007238 <HAL_RCC_GetClockConfig+0x5c>)
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007210:	4b09      	ldr	r3, [pc, #36]	; (8007238 <HAL_RCC_GetClockConfig+0x5c>)
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	08db      	lsrs	r3, r3, #3
 8007216:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800721e:	4b07      	ldr	r3, [pc, #28]	; (800723c <HAL_RCC_GetClockConfig+0x60>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 020f 	and.w	r2, r3, #15
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	601a      	str	r2, [r3, #0]
}
 800722a:	bf00      	nop
 800722c:	370c      	adds	r7, #12
 800722e:	46bd      	mov	sp, r7
 8007230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007234:	4770      	bx	lr
 8007236:	bf00      	nop
 8007238:	40023800 	.word	0x40023800
 800723c:	40023c00 	.word	0x40023c00

08007240 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b08c      	sub	sp, #48	; 0x30
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007248:	2300      	movs	r3, #0
 800724a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800724c:	2300      	movs	r3, #0
 800724e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8007250:	2300      	movs	r3, #0
 8007252:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8007254:	2300      	movs	r3, #0
 8007256:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8007258:	2300      	movs	r3, #0
 800725a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800725c:	2300      	movs	r3, #0
 800725e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8007264:	2300      	movs	r3, #0
 8007266:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8007268:	2300      	movs	r3, #0
 800726a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	2b00      	cmp	r3, #0
 8007276:	d010      	beq.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8007278:	4b6f      	ldr	r3, [pc, #444]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800727a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800727e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007286:	496c      	ldr	r1, [pc, #432]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007288:	4313      	orrs	r3, r2
 800728a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8007296:	2301      	movs	r3, #1
 8007298:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f003 0302 	and.w	r3, r3, #2
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d010      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80072a6:	4b64      	ldr	r3, [pc, #400]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80072a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072ac:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072b4:	4960      	ldr	r1, [pc, #384]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80072b6:	4313      	orrs	r3, r2
 80072b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d101      	bne.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80072c4:	2301      	movs	r3, #1
 80072c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f003 0304 	and.w	r3, r3, #4
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d017      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072d4:	4b58      	ldr	r3, [pc, #352]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80072d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e2:	4955      	ldr	r1, [pc, #340]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072f2:	d101      	bne.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80072f4:	2301      	movs	r3, #1
 80072f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d101      	bne.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007300:	2301      	movs	r3, #1
 8007302:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0308 	and.w	r3, r3, #8
 800730c:	2b00      	cmp	r3, #0
 800730e:	d017      	beq.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007310:	4b49      	ldr	r3, [pc, #292]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007312:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007316:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800731e:	4946      	ldr	r1, [pc, #280]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007320:	4313      	orrs	r3, r2
 8007322:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800732a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800732e:	d101      	bne.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007330:	2301      	movs	r3, #1
 8007332:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007338:	2b00      	cmp	r3, #0
 800733a:	d101      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800733c:	2301      	movs	r3, #1
 800733e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 0320 	and.w	r3, r3, #32
 8007348:	2b00      	cmp	r3, #0
 800734a:	f000 808a 	beq.w	8007462 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800734e:	2300      	movs	r3, #0
 8007350:	60bb      	str	r3, [r7, #8]
 8007352:	4b39      	ldr	r3, [pc, #228]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007356:	4a38      	ldr	r2, [pc, #224]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800735c:	6413      	str	r3, [r2, #64]	; 0x40
 800735e:	4b36      	ldr	r3, [pc, #216]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007366:	60bb      	str	r3, [r7, #8]
 8007368:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800736a:	4b34      	ldr	r3, [pc, #208]	; (800743c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a33      	ldr	r2, [pc, #204]	; (800743c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007374:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007376:	f7fc ff17 	bl	80041a8 <HAL_GetTick>
 800737a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800737c:	e008      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800737e:	f7fc ff13 	bl	80041a8 <HAL_GetTick>
 8007382:	4602      	mov	r2, r0
 8007384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	2b02      	cmp	r3, #2
 800738a:	d901      	bls.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800738c:	2303      	movs	r3, #3
 800738e:	e278      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007390:	4b2a      	ldr	r3, [pc, #168]	; (800743c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007398:	2b00      	cmp	r3, #0
 800739a:	d0f0      	beq.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800739c:	4b26      	ldr	r3, [pc, #152]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800739e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073a4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d02f      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073b4:	6a3a      	ldr	r2, [r7, #32]
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d028      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80073ba:	4b1f      	ldr	r3, [pc, #124]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80073bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073c2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80073c4:	4b1e      	ldr	r3, [pc, #120]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80073c6:	2201      	movs	r2, #1
 80073c8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80073ca:	4b1d      	ldr	r3, [pc, #116]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80073cc:	2200      	movs	r2, #0
 80073ce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80073d0:	4a19      	ldr	r2, [pc, #100]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80073d6:	4b18      	ldr	r3, [pc, #96]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80073d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073da:	f003 0301 	and.w	r3, r3, #1
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d114      	bne.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80073e2:	f7fc fee1 	bl	80041a8 <HAL_GetTick>
 80073e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073e8:	e00a      	b.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073ea:	f7fc fedd 	bl	80041a8 <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d901      	bls.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80073fc:	2303      	movs	r3, #3
 80073fe:	e240      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007400:	4b0d      	ldr	r3, [pc, #52]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007404:	f003 0302 	and.w	r3, r3, #2
 8007408:	2b00      	cmp	r3, #0
 800740a:	d0ee      	beq.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007410:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007414:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007418:	d114      	bne.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800741a:	4b07      	ldr	r3, [pc, #28]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007426:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800742a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800742e:	4902      	ldr	r1, [pc, #8]	; (8007438 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007430:	4313      	orrs	r3, r2
 8007432:	608b      	str	r3, [r1, #8]
 8007434:	e00c      	b.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8007436:	bf00      	nop
 8007438:	40023800 	.word	0x40023800
 800743c:	40007000 	.word	0x40007000
 8007440:	42470e40 	.word	0x42470e40
 8007444:	4b4a      	ldr	r3, [pc, #296]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	4a49      	ldr	r2, [pc, #292]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800744a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800744e:	6093      	str	r3, [r2, #8]
 8007450:	4b47      	ldr	r3, [pc, #284]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007452:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800745c:	4944      	ldr	r1, [pc, #272]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800745e:	4313      	orrs	r3, r2
 8007460:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 0310 	and.w	r3, r3, #16
 800746a:	2b00      	cmp	r3, #0
 800746c:	d004      	beq.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8007474:	4b3f      	ldr	r3, [pc, #252]	; (8007574 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007476:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007480:	2b00      	cmp	r3, #0
 8007482:	d00a      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007484:	4b3a      	ldr	r3, [pc, #232]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007486:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800748a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007492:	4937      	ldr	r1, [pc, #220]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007494:	4313      	orrs	r3, r2
 8007496:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00a      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80074a6:	4b32      	ldr	r3, [pc, #200]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80074a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074ac:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074b4:	492e      	ldr	r1, [pc, #184]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80074b6:	4313      	orrs	r3, r2
 80074b8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d011      	beq.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80074c8:	4b29      	ldr	r3, [pc, #164]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80074ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074ce:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074d6:	4926      	ldr	r1, [pc, #152]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80074d8:	4313      	orrs	r3, r2
 80074da:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074e6:	d101      	bne.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80074e8:	2301      	movs	r3, #1
 80074ea:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00a      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80074f8:	4b1d      	ldr	r3, [pc, #116]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80074fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074fe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007506:	491a      	ldr	r1, [pc, #104]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007508:	4313      	orrs	r3, r2
 800750a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007516:	2b00      	cmp	r3, #0
 8007518:	d011      	beq.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800751a:	4b15      	ldr	r3, [pc, #84]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800751c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007520:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007528:	4911      	ldr	r1, [pc, #68]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800752a:	4313      	orrs	r3, r2
 800752c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007534:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007538:	d101      	bne.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800753a:	2301      	movs	r3, #1
 800753c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800753e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007540:	2b01      	cmp	r3, #1
 8007542:	d005      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800754c:	f040 80ff 	bne.w	800774e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007550:	4b09      	ldr	r3, [pc, #36]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007552:	2200      	movs	r2, #0
 8007554:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007556:	f7fc fe27 	bl	80041a8 <HAL_GetTick>
 800755a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800755c:	e00e      	b.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800755e:	f7fc fe23 	bl	80041a8 <HAL_GetTick>
 8007562:	4602      	mov	r2, r0
 8007564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	2b02      	cmp	r3, #2
 800756a:	d907      	bls.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800756c:	2303      	movs	r3, #3
 800756e:	e188      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007570:	40023800 	.word	0x40023800
 8007574:	424711e0 	.word	0x424711e0
 8007578:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800757c:	4b7e      	ldr	r3, [pc, #504]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1ea      	bne.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 0301 	and.w	r3, r3, #1
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007598:	2b00      	cmp	r3, #0
 800759a:	d009      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d028      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d124      	bne.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80075b0:	4b71      	ldr	r3, [pc, #452]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80075b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075b6:	0c1b      	lsrs	r3, r3, #16
 80075b8:	f003 0303 	and.w	r3, r3, #3
 80075bc:	3301      	adds	r3, #1
 80075be:	005b      	lsls	r3, r3, #1
 80075c0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80075c2:	4b6d      	ldr	r3, [pc, #436]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80075c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075c8:	0e1b      	lsrs	r3, r3, #24
 80075ca:	f003 030f 	and.w	r3, r3, #15
 80075ce:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	685a      	ldr	r2, [r3, #4]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	019b      	lsls	r3, r3, #6
 80075da:	431a      	orrs	r2, r3
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	085b      	lsrs	r3, r3, #1
 80075e0:	3b01      	subs	r3, #1
 80075e2:	041b      	lsls	r3, r3, #16
 80075e4:	431a      	orrs	r2, r3
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	061b      	lsls	r3, r3, #24
 80075ea:	431a      	orrs	r2, r3
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	695b      	ldr	r3, [r3, #20]
 80075f0:	071b      	lsls	r3, r3, #28
 80075f2:	4961      	ldr	r1, [pc, #388]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80075f4:	4313      	orrs	r3, r2
 80075f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0304 	and.w	r3, r3, #4
 8007602:	2b00      	cmp	r3, #0
 8007604:	d004      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800760a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800760e:	d00a      	beq.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007618:	2b00      	cmp	r3, #0
 800761a:	d035      	beq.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007620:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007624:	d130      	bne.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007626:	4b54      	ldr	r3, [pc, #336]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800762c:	0c1b      	lsrs	r3, r3, #16
 800762e:	f003 0303 	and.w	r3, r3, #3
 8007632:	3301      	adds	r3, #1
 8007634:	005b      	lsls	r3, r3, #1
 8007636:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007638:	4b4f      	ldr	r3, [pc, #316]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800763a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800763e:	0f1b      	lsrs	r3, r3, #28
 8007640:	f003 0307 	and.w	r3, r3, #7
 8007644:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	685a      	ldr	r2, [r3, #4]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	019b      	lsls	r3, r3, #6
 8007650:	431a      	orrs	r2, r3
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	085b      	lsrs	r3, r3, #1
 8007656:	3b01      	subs	r3, #1
 8007658:	041b      	lsls	r3, r3, #16
 800765a:	431a      	orrs	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	061b      	lsls	r3, r3, #24
 8007662:	431a      	orrs	r2, r3
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	071b      	lsls	r3, r3, #28
 8007668:	4943      	ldr	r1, [pc, #268]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800766a:	4313      	orrs	r3, r2
 800766c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007670:	4b41      	ldr	r3, [pc, #260]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007672:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007676:	f023 021f 	bic.w	r2, r3, #31
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767e:	3b01      	subs	r3, #1
 8007680:	493d      	ldr	r1, [pc, #244]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007682:	4313      	orrs	r3, r2
 8007684:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007690:	2b00      	cmp	r3, #0
 8007692:	d029      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007698:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800769c:	d124      	bne.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800769e:	4b36      	ldr	r3, [pc, #216]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80076a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076a4:	0c1b      	lsrs	r3, r3, #16
 80076a6:	f003 0303 	and.w	r3, r3, #3
 80076aa:	3301      	adds	r3, #1
 80076ac:	005b      	lsls	r3, r3, #1
 80076ae:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80076b0:	4b31      	ldr	r3, [pc, #196]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80076b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076b6:	0f1b      	lsrs	r3, r3, #28
 80076b8:	f003 0307 	and.w	r3, r3, #7
 80076bc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	685a      	ldr	r2, [r3, #4]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	019b      	lsls	r3, r3, #6
 80076c8:	431a      	orrs	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	085b      	lsrs	r3, r3, #1
 80076d0:	3b01      	subs	r3, #1
 80076d2:	041b      	lsls	r3, r3, #16
 80076d4:	431a      	orrs	r2, r3
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	061b      	lsls	r3, r3, #24
 80076da:	431a      	orrs	r2, r3
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	071b      	lsls	r3, r3, #28
 80076e0:	4925      	ldr	r1, [pc, #148]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80076e2:	4313      	orrs	r3, r2
 80076e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d016      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	685a      	ldr	r2, [r3, #4]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	019b      	lsls	r3, r3, #6
 80076fe:	431a      	orrs	r2, r3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	085b      	lsrs	r3, r3, #1
 8007706:	3b01      	subs	r3, #1
 8007708:	041b      	lsls	r3, r3, #16
 800770a:	431a      	orrs	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	061b      	lsls	r3, r3, #24
 8007712:	431a      	orrs	r2, r3
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	695b      	ldr	r3, [r3, #20]
 8007718:	071b      	lsls	r3, r3, #28
 800771a:	4917      	ldr	r1, [pc, #92]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800771c:	4313      	orrs	r3, r2
 800771e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007722:	4b16      	ldr	r3, [pc, #88]	; (800777c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007724:	2201      	movs	r2, #1
 8007726:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007728:	f7fc fd3e 	bl	80041a8 <HAL_GetTick>
 800772c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800772e:	e008      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007730:	f7fc fd3a 	bl	80041a8 <HAL_GetTick>
 8007734:	4602      	mov	r2, r0
 8007736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	2b02      	cmp	r3, #2
 800773c:	d901      	bls.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800773e:	2303      	movs	r3, #3
 8007740:	e09f      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007742:	4b0d      	ldr	r3, [pc, #52]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d0f0      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800774e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007750:	2b01      	cmp	r3, #1
 8007752:	f040 8095 	bne.w	8007880 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007756:	4b0a      	ldr	r3, [pc, #40]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007758:	2200      	movs	r2, #0
 800775a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800775c:	f7fc fd24 	bl	80041a8 <HAL_GetTick>
 8007760:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007762:	e00f      	b.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007764:	f7fc fd20 	bl	80041a8 <HAL_GetTick>
 8007768:	4602      	mov	r2, r0
 800776a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776c:	1ad3      	subs	r3, r2, r3
 800776e:	2b02      	cmp	r3, #2
 8007770:	d908      	bls.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007772:	2303      	movs	r3, #3
 8007774:	e085      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007776:	bf00      	nop
 8007778:	40023800 	.word	0x40023800
 800777c:	42470068 	.word	0x42470068
 8007780:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007784:	4b41      	ldr	r3, [pc, #260]	; (800788c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800778c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007790:	d0e8      	beq.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0304 	and.w	r3, r3, #4
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d009      	beq.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d02b      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d127      	bne.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80077ba:	4b34      	ldr	r3, [pc, #208]	; (800788c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80077bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077c0:	0c1b      	lsrs	r3, r3, #16
 80077c2:	f003 0303 	and.w	r3, r3, #3
 80077c6:	3301      	adds	r3, #1
 80077c8:	005b      	lsls	r3, r3, #1
 80077ca:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	699a      	ldr	r2, [r3, #24]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	69db      	ldr	r3, [r3, #28]
 80077d4:	019b      	lsls	r3, r3, #6
 80077d6:	431a      	orrs	r2, r3
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	085b      	lsrs	r3, r3, #1
 80077dc:	3b01      	subs	r3, #1
 80077de:	041b      	lsls	r3, r3, #16
 80077e0:	431a      	orrs	r2, r3
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e6:	061b      	lsls	r3, r3, #24
 80077e8:	4928      	ldr	r1, [pc, #160]	; (800788c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80077ea:	4313      	orrs	r3, r2
 80077ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80077f0:	4b26      	ldr	r3, [pc, #152]	; (800788c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80077f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077f6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077fe:	3b01      	subs	r3, #1
 8007800:	021b      	lsls	r3, r3, #8
 8007802:	4922      	ldr	r1, [pc, #136]	; (800788c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007804:	4313      	orrs	r3, r2
 8007806:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007812:	2b00      	cmp	r3, #0
 8007814:	d01d      	beq.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800781a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800781e:	d118      	bne.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007820:	4b1a      	ldr	r3, [pc, #104]	; (800788c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007826:	0e1b      	lsrs	r3, r3, #24
 8007828:	f003 030f 	and.w	r3, r3, #15
 800782c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	699a      	ldr	r2, [r3, #24]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	69db      	ldr	r3, [r3, #28]
 8007836:	019b      	lsls	r3, r3, #6
 8007838:	431a      	orrs	r2, r3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a1b      	ldr	r3, [r3, #32]
 800783e:	085b      	lsrs	r3, r3, #1
 8007840:	3b01      	subs	r3, #1
 8007842:	041b      	lsls	r3, r3, #16
 8007844:	431a      	orrs	r2, r3
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	061b      	lsls	r3, r3, #24
 800784a:	4910      	ldr	r1, [pc, #64]	; (800788c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800784c:	4313      	orrs	r3, r2
 800784e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007852:	4b0f      	ldr	r3, [pc, #60]	; (8007890 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007854:	2201      	movs	r2, #1
 8007856:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007858:	f7fc fca6 	bl	80041a8 <HAL_GetTick>
 800785c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800785e:	e008      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007860:	f7fc fca2 	bl	80041a8 <HAL_GetTick>
 8007864:	4602      	mov	r2, r0
 8007866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007868:	1ad3      	subs	r3, r2, r3
 800786a:	2b02      	cmp	r3, #2
 800786c:	d901      	bls.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800786e:	2303      	movs	r3, #3
 8007870:	e007      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007872:	4b06      	ldr	r3, [pc, #24]	; (800788c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800787a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800787e:	d1ef      	bne.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	3730      	adds	r7, #48	; 0x30
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	40023800 	.word	0x40023800
 8007890:	42470070 	.word	0x42470070

08007894 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007896:	b087      	sub	sp, #28
 8007898:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800789a:	2300      	movs	r3, #0
 800789c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800789e:	2300      	movs	r3, #0
 80078a0:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80078a2:	2300      	movs	r3, #0
 80078a4:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80078aa:	2300      	movs	r3, #0
 80078ac:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80078ae:	4bc6      	ldr	r3, [pc, #792]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	f003 030c 	and.w	r3, r3, #12
 80078b6:	2b0c      	cmp	r3, #12
 80078b8:	f200 817e 	bhi.w	8007bb8 <HAL_RCC_GetSysClockFreq+0x324>
 80078bc:	a201      	add	r2, pc, #4	; (adr r2, 80078c4 <HAL_RCC_GetSysClockFreq+0x30>)
 80078be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c2:	bf00      	nop
 80078c4:	080078f9 	.word	0x080078f9
 80078c8:	08007bb9 	.word	0x08007bb9
 80078cc:	08007bb9 	.word	0x08007bb9
 80078d0:	08007bb9 	.word	0x08007bb9
 80078d4:	080078ff 	.word	0x080078ff
 80078d8:	08007bb9 	.word	0x08007bb9
 80078dc:	08007bb9 	.word	0x08007bb9
 80078e0:	08007bb9 	.word	0x08007bb9
 80078e4:	08007905 	.word	0x08007905
 80078e8:	08007bb9 	.word	0x08007bb9
 80078ec:	08007bb9 	.word	0x08007bb9
 80078f0:	08007bb9 	.word	0x08007bb9
 80078f4:	08007a61 	.word	0x08007a61
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80078f8:	4bb4      	ldr	r3, [pc, #720]	; (8007bcc <HAL_RCC_GetSysClockFreq+0x338>)
 80078fa:	613b      	str	r3, [r7, #16]
       break;
 80078fc:	e15f      	b.n	8007bbe <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80078fe:	4bb4      	ldr	r3, [pc, #720]	; (8007bd0 <HAL_RCC_GetSysClockFreq+0x33c>)
 8007900:	613b      	str	r3, [r7, #16]
      break;
 8007902:	e15c      	b.n	8007bbe <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007904:	4bb0      	ldr	r3, [pc, #704]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800790c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800790e:	4bae      	ldr	r3, [pc, #696]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007916:	2b00      	cmp	r3, #0
 8007918:	d04a      	beq.n	80079b0 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800791a:	4bab      	ldr	r3, [pc, #684]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	099b      	lsrs	r3, r3, #6
 8007920:	f04f 0400 	mov.w	r4, #0
 8007924:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007928:	f04f 0200 	mov.w	r2, #0
 800792c:	ea03 0501 	and.w	r5, r3, r1
 8007930:	ea04 0602 	and.w	r6, r4, r2
 8007934:	4629      	mov	r1, r5
 8007936:	4632      	mov	r2, r6
 8007938:	f04f 0300 	mov.w	r3, #0
 800793c:	f04f 0400 	mov.w	r4, #0
 8007940:	0154      	lsls	r4, r2, #5
 8007942:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007946:	014b      	lsls	r3, r1, #5
 8007948:	4619      	mov	r1, r3
 800794a:	4622      	mov	r2, r4
 800794c:	1b49      	subs	r1, r1, r5
 800794e:	eb62 0206 	sbc.w	r2, r2, r6
 8007952:	f04f 0300 	mov.w	r3, #0
 8007956:	f04f 0400 	mov.w	r4, #0
 800795a:	0194      	lsls	r4, r2, #6
 800795c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007960:	018b      	lsls	r3, r1, #6
 8007962:	1a5b      	subs	r3, r3, r1
 8007964:	eb64 0402 	sbc.w	r4, r4, r2
 8007968:	f04f 0100 	mov.w	r1, #0
 800796c:	f04f 0200 	mov.w	r2, #0
 8007970:	00e2      	lsls	r2, r4, #3
 8007972:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007976:	00d9      	lsls	r1, r3, #3
 8007978:	460b      	mov	r3, r1
 800797a:	4614      	mov	r4, r2
 800797c:	195b      	adds	r3, r3, r5
 800797e:	eb44 0406 	adc.w	r4, r4, r6
 8007982:	f04f 0100 	mov.w	r1, #0
 8007986:	f04f 0200 	mov.w	r2, #0
 800798a:	0262      	lsls	r2, r4, #9
 800798c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007990:	0259      	lsls	r1, r3, #9
 8007992:	460b      	mov	r3, r1
 8007994:	4614      	mov	r4, r2
 8007996:	4618      	mov	r0, r3
 8007998:	4621      	mov	r1, r4
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f04f 0400 	mov.w	r4, #0
 80079a0:	461a      	mov	r2, r3
 80079a2:	4623      	mov	r3, r4
 80079a4:	f7f9 f990 	bl	8000cc8 <__aeabi_uldivmod>
 80079a8:	4603      	mov	r3, r0
 80079aa:	460c      	mov	r4, r1
 80079ac:	617b      	str	r3, [r7, #20]
 80079ae:	e049      	b.n	8007a44 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079b0:	4b85      	ldr	r3, [pc, #532]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	099b      	lsrs	r3, r3, #6
 80079b6:	f04f 0400 	mov.w	r4, #0
 80079ba:	f240 11ff 	movw	r1, #511	; 0x1ff
 80079be:	f04f 0200 	mov.w	r2, #0
 80079c2:	ea03 0501 	and.w	r5, r3, r1
 80079c6:	ea04 0602 	and.w	r6, r4, r2
 80079ca:	4629      	mov	r1, r5
 80079cc:	4632      	mov	r2, r6
 80079ce:	f04f 0300 	mov.w	r3, #0
 80079d2:	f04f 0400 	mov.w	r4, #0
 80079d6:	0154      	lsls	r4, r2, #5
 80079d8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80079dc:	014b      	lsls	r3, r1, #5
 80079de:	4619      	mov	r1, r3
 80079e0:	4622      	mov	r2, r4
 80079e2:	1b49      	subs	r1, r1, r5
 80079e4:	eb62 0206 	sbc.w	r2, r2, r6
 80079e8:	f04f 0300 	mov.w	r3, #0
 80079ec:	f04f 0400 	mov.w	r4, #0
 80079f0:	0194      	lsls	r4, r2, #6
 80079f2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80079f6:	018b      	lsls	r3, r1, #6
 80079f8:	1a5b      	subs	r3, r3, r1
 80079fa:	eb64 0402 	sbc.w	r4, r4, r2
 80079fe:	f04f 0100 	mov.w	r1, #0
 8007a02:	f04f 0200 	mov.w	r2, #0
 8007a06:	00e2      	lsls	r2, r4, #3
 8007a08:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007a0c:	00d9      	lsls	r1, r3, #3
 8007a0e:	460b      	mov	r3, r1
 8007a10:	4614      	mov	r4, r2
 8007a12:	195b      	adds	r3, r3, r5
 8007a14:	eb44 0406 	adc.w	r4, r4, r6
 8007a18:	f04f 0100 	mov.w	r1, #0
 8007a1c:	f04f 0200 	mov.w	r2, #0
 8007a20:	02a2      	lsls	r2, r4, #10
 8007a22:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007a26:	0299      	lsls	r1, r3, #10
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4614      	mov	r4, r2
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	4621      	mov	r1, r4
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f04f 0400 	mov.w	r4, #0
 8007a36:	461a      	mov	r2, r3
 8007a38:	4623      	mov	r3, r4
 8007a3a:	f7f9 f945 	bl	8000cc8 <__aeabi_uldivmod>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	460c      	mov	r4, r1
 8007a42:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007a44:	4b60      	ldr	r3, [pc, #384]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	0c1b      	lsrs	r3, r3, #16
 8007a4a:	f003 0303 	and.w	r3, r3, #3
 8007a4e:	3301      	adds	r3, #1
 8007a50:	005b      	lsls	r3, r3, #1
 8007a52:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a5c:	613b      	str	r3, [r7, #16]
      break;
 8007a5e:	e0ae      	b.n	8007bbe <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a60:	4b59      	ldr	r3, [pc, #356]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a68:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a6a:	4b57      	ldr	r3, [pc, #348]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d04a      	beq.n	8007b0c <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a76:	4b54      	ldr	r3, [pc, #336]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	099b      	lsrs	r3, r3, #6
 8007a7c:	f04f 0400 	mov.w	r4, #0
 8007a80:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007a84:	f04f 0200 	mov.w	r2, #0
 8007a88:	ea03 0501 	and.w	r5, r3, r1
 8007a8c:	ea04 0602 	and.w	r6, r4, r2
 8007a90:	4629      	mov	r1, r5
 8007a92:	4632      	mov	r2, r6
 8007a94:	f04f 0300 	mov.w	r3, #0
 8007a98:	f04f 0400 	mov.w	r4, #0
 8007a9c:	0154      	lsls	r4, r2, #5
 8007a9e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007aa2:	014b      	lsls	r3, r1, #5
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4622      	mov	r2, r4
 8007aa8:	1b49      	subs	r1, r1, r5
 8007aaa:	eb62 0206 	sbc.w	r2, r2, r6
 8007aae:	f04f 0300 	mov.w	r3, #0
 8007ab2:	f04f 0400 	mov.w	r4, #0
 8007ab6:	0194      	lsls	r4, r2, #6
 8007ab8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007abc:	018b      	lsls	r3, r1, #6
 8007abe:	1a5b      	subs	r3, r3, r1
 8007ac0:	eb64 0402 	sbc.w	r4, r4, r2
 8007ac4:	f04f 0100 	mov.w	r1, #0
 8007ac8:	f04f 0200 	mov.w	r2, #0
 8007acc:	00e2      	lsls	r2, r4, #3
 8007ace:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007ad2:	00d9      	lsls	r1, r3, #3
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	4614      	mov	r4, r2
 8007ad8:	195b      	adds	r3, r3, r5
 8007ada:	eb44 0406 	adc.w	r4, r4, r6
 8007ade:	f04f 0100 	mov.w	r1, #0
 8007ae2:	f04f 0200 	mov.w	r2, #0
 8007ae6:	0262      	lsls	r2, r4, #9
 8007ae8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007aec:	0259      	lsls	r1, r3, #9
 8007aee:	460b      	mov	r3, r1
 8007af0:	4614      	mov	r4, r2
 8007af2:	4618      	mov	r0, r3
 8007af4:	4621      	mov	r1, r4
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f04f 0400 	mov.w	r4, #0
 8007afc:	461a      	mov	r2, r3
 8007afe:	4623      	mov	r3, r4
 8007b00:	f7f9 f8e2 	bl	8000cc8 <__aeabi_uldivmod>
 8007b04:	4603      	mov	r3, r0
 8007b06:	460c      	mov	r4, r1
 8007b08:	617b      	str	r3, [r7, #20]
 8007b0a:	e049      	b.n	8007ba0 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b0c:	4b2e      	ldr	r3, [pc, #184]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	099b      	lsrs	r3, r3, #6
 8007b12:	f04f 0400 	mov.w	r4, #0
 8007b16:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007b1a:	f04f 0200 	mov.w	r2, #0
 8007b1e:	ea03 0501 	and.w	r5, r3, r1
 8007b22:	ea04 0602 	and.w	r6, r4, r2
 8007b26:	4629      	mov	r1, r5
 8007b28:	4632      	mov	r2, r6
 8007b2a:	f04f 0300 	mov.w	r3, #0
 8007b2e:	f04f 0400 	mov.w	r4, #0
 8007b32:	0154      	lsls	r4, r2, #5
 8007b34:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007b38:	014b      	lsls	r3, r1, #5
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	4622      	mov	r2, r4
 8007b3e:	1b49      	subs	r1, r1, r5
 8007b40:	eb62 0206 	sbc.w	r2, r2, r6
 8007b44:	f04f 0300 	mov.w	r3, #0
 8007b48:	f04f 0400 	mov.w	r4, #0
 8007b4c:	0194      	lsls	r4, r2, #6
 8007b4e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007b52:	018b      	lsls	r3, r1, #6
 8007b54:	1a5b      	subs	r3, r3, r1
 8007b56:	eb64 0402 	sbc.w	r4, r4, r2
 8007b5a:	f04f 0100 	mov.w	r1, #0
 8007b5e:	f04f 0200 	mov.w	r2, #0
 8007b62:	00e2      	lsls	r2, r4, #3
 8007b64:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007b68:	00d9      	lsls	r1, r3, #3
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	4614      	mov	r4, r2
 8007b6e:	195b      	adds	r3, r3, r5
 8007b70:	eb44 0406 	adc.w	r4, r4, r6
 8007b74:	f04f 0100 	mov.w	r1, #0
 8007b78:	f04f 0200 	mov.w	r2, #0
 8007b7c:	02a2      	lsls	r2, r4, #10
 8007b7e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007b82:	0299      	lsls	r1, r3, #10
 8007b84:	460b      	mov	r3, r1
 8007b86:	4614      	mov	r4, r2
 8007b88:	4618      	mov	r0, r3
 8007b8a:	4621      	mov	r1, r4
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f04f 0400 	mov.w	r4, #0
 8007b92:	461a      	mov	r2, r3
 8007b94:	4623      	mov	r3, r4
 8007b96:	f7f9 f897 	bl	8000cc8 <__aeabi_uldivmod>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	460c      	mov	r4, r1
 8007b9e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007ba0:	4b09      	ldr	r3, [pc, #36]	; (8007bc8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	0f1b      	lsrs	r3, r3, #28
 8007ba6:	f003 0307 	and.w	r3, r3, #7
 8007baa:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8007bac:	697a      	ldr	r2, [r7, #20]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb4:	613b      	str	r3, [r7, #16]
      break;
 8007bb6:	e002      	b.n	8007bbe <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007bb8:	4b04      	ldr	r3, [pc, #16]	; (8007bcc <HAL_RCC_GetSysClockFreq+0x338>)
 8007bba:	613b      	str	r3, [r7, #16]
      break;
 8007bbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007bbe:	693b      	ldr	r3, [r7, #16]
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	371c      	adds	r7, #28
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bc8:	40023800 	.word	0x40023800
 8007bcc:	00f42400 	.word	0x00f42400
 8007bd0:	007a1200 	.word	0x007a1200

08007bd4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b086      	sub	sp, #24
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f003 0301 	and.w	r3, r3, #1
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 8083 	beq.w	8007cf4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007bee:	4b95      	ldr	r3, [pc, #596]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	f003 030c 	and.w	r3, r3, #12
 8007bf6:	2b04      	cmp	r3, #4
 8007bf8:	d019      	beq.n	8007c2e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007bfa:	4b92      	ldr	r3, [pc, #584]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007c02:	2b08      	cmp	r3, #8
 8007c04:	d106      	bne.n	8007c14 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007c06:	4b8f      	ldr	r3, [pc, #572]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c12:	d00c      	beq.n	8007c2e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c14:	4b8b      	ldr	r3, [pc, #556]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007c1c:	2b0c      	cmp	r3, #12
 8007c1e:	d112      	bne.n	8007c46 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c20:	4b88      	ldr	r3, [pc, #544]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c2c:	d10b      	bne.n	8007c46 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c2e:	4b85      	ldr	r3, [pc, #532]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d05b      	beq.n	8007cf2 <HAL_RCC_OscConfig+0x11e>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d157      	bne.n	8007cf2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e216      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c4e:	d106      	bne.n	8007c5e <HAL_RCC_OscConfig+0x8a>
 8007c50:	4b7c      	ldr	r3, [pc, #496]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a7b      	ldr	r2, [pc, #492]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c5a:	6013      	str	r3, [r2, #0]
 8007c5c:	e01d      	b.n	8007c9a <HAL_RCC_OscConfig+0xc6>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c66:	d10c      	bne.n	8007c82 <HAL_RCC_OscConfig+0xae>
 8007c68:	4b76      	ldr	r3, [pc, #472]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a75      	ldr	r2, [pc, #468]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007c72:	6013      	str	r3, [r2, #0]
 8007c74:	4b73      	ldr	r3, [pc, #460]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a72      	ldr	r2, [pc, #456]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c7e:	6013      	str	r3, [r2, #0]
 8007c80:	e00b      	b.n	8007c9a <HAL_RCC_OscConfig+0xc6>
 8007c82:	4b70      	ldr	r3, [pc, #448]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a6f      	ldr	r2, [pc, #444]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c8c:	6013      	str	r3, [r2, #0]
 8007c8e:	4b6d      	ldr	r3, [pc, #436]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a6c      	ldr	r2, [pc, #432]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007c94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c98:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d013      	beq.n	8007cca <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ca2:	f7fc fa81 	bl	80041a8 <HAL_GetTick>
 8007ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ca8:	e008      	b.n	8007cbc <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007caa:	f7fc fa7d 	bl	80041a8 <HAL_GetTick>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	1ad3      	subs	r3, r2, r3
 8007cb4:	2b64      	cmp	r3, #100	; 0x64
 8007cb6:	d901      	bls.n	8007cbc <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007cb8:	2303      	movs	r3, #3
 8007cba:	e1db      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cbc:	4b61      	ldr	r3, [pc, #388]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d0f0      	beq.n	8007caa <HAL_RCC_OscConfig+0xd6>
 8007cc8:	e014      	b.n	8007cf4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cca:	f7fc fa6d 	bl	80041a8 <HAL_GetTick>
 8007cce:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007cd0:	e008      	b.n	8007ce4 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007cd2:	f7fc fa69 	bl	80041a8 <HAL_GetTick>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	2b64      	cmp	r3, #100	; 0x64
 8007cde:	d901      	bls.n	8007ce4 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	e1c7      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ce4:	4b57      	ldr	r3, [pc, #348]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1f0      	bne.n	8007cd2 <HAL_RCC_OscConfig+0xfe>
 8007cf0:	e000      	b.n	8007cf4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cf2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f003 0302 	and.w	r3, r3, #2
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d06f      	beq.n	8007de0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007d00:	4b50      	ldr	r3, [pc, #320]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f003 030c 	and.w	r3, r3, #12
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d017      	beq.n	8007d3c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007d0c:	4b4d      	ldr	r3, [pc, #308]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007d14:	2b08      	cmp	r3, #8
 8007d16:	d105      	bne.n	8007d24 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007d18:	4b4a      	ldr	r3, [pc, #296]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d00b      	beq.n	8007d3c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d24:	4b47      	ldr	r3, [pc, #284]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007d2c:	2b0c      	cmp	r3, #12
 8007d2e:	d11c      	bne.n	8007d6a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d30:	4b44      	ldr	r3, [pc, #272]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d116      	bne.n	8007d6a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d3c:	4b41      	ldr	r3, [pc, #260]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 0302 	and.w	r3, r3, #2
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d005      	beq.n	8007d54 <HAL_RCC_OscConfig+0x180>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d001      	beq.n	8007d54 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8007d50:	2301      	movs	r3, #1
 8007d52:	e18f      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d54:	4b3b      	ldr	r3, [pc, #236]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	691b      	ldr	r3, [r3, #16]
 8007d60:	00db      	lsls	r3, r3, #3
 8007d62:	4938      	ldr	r1, [pc, #224]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d64:	4313      	orrs	r3, r2
 8007d66:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d68:	e03a      	b.n	8007de0 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	68db      	ldr	r3, [r3, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d020      	beq.n	8007db4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d72:	4b35      	ldr	r3, [pc, #212]	; (8007e48 <HAL_RCC_OscConfig+0x274>)
 8007d74:	2201      	movs	r2, #1
 8007d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d78:	f7fc fa16 	bl	80041a8 <HAL_GetTick>
 8007d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d7e:	e008      	b.n	8007d92 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d80:	f7fc fa12 	bl	80041a8 <HAL_GetTick>
 8007d84:	4602      	mov	r2, r0
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	1ad3      	subs	r3, r2, r3
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	d901      	bls.n	8007d92 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007d8e:	2303      	movs	r3, #3
 8007d90:	e170      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d92:	4b2c      	ldr	r3, [pc, #176]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f003 0302 	and.w	r3, r3, #2
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d0f0      	beq.n	8007d80 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d9e:	4b29      	ldr	r3, [pc, #164]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	00db      	lsls	r3, r3, #3
 8007dac:	4925      	ldr	r1, [pc, #148]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007dae:	4313      	orrs	r3, r2
 8007db0:	600b      	str	r3, [r1, #0]
 8007db2:	e015      	b.n	8007de0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007db4:	4b24      	ldr	r3, [pc, #144]	; (8007e48 <HAL_RCC_OscConfig+0x274>)
 8007db6:	2200      	movs	r2, #0
 8007db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dba:	f7fc f9f5 	bl	80041a8 <HAL_GetTick>
 8007dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007dc0:	e008      	b.n	8007dd4 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007dc2:	f7fc f9f1 	bl	80041a8 <HAL_GetTick>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	2b02      	cmp	r3, #2
 8007dce:	d901      	bls.n	8007dd4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8007dd0:	2303      	movs	r3, #3
 8007dd2:	e14f      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007dd4:	4b1b      	ldr	r3, [pc, #108]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 0302 	and.w	r3, r3, #2
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1f0      	bne.n	8007dc2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0308 	and.w	r3, r3, #8
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d037      	beq.n	8007e5c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	695b      	ldr	r3, [r3, #20]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d016      	beq.n	8007e22 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007df4:	4b15      	ldr	r3, [pc, #84]	; (8007e4c <HAL_RCC_OscConfig+0x278>)
 8007df6:	2201      	movs	r2, #1
 8007df8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dfa:	f7fc f9d5 	bl	80041a8 <HAL_GetTick>
 8007dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e00:	e008      	b.n	8007e14 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e02:	f7fc f9d1 	bl	80041a8 <HAL_GetTick>
 8007e06:	4602      	mov	r2, r0
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	1ad3      	subs	r3, r2, r3
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d901      	bls.n	8007e14 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007e10:	2303      	movs	r3, #3
 8007e12:	e12f      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e14:	4b0b      	ldr	r3, [pc, #44]	; (8007e44 <HAL_RCC_OscConfig+0x270>)
 8007e16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e18:	f003 0302 	and.w	r3, r3, #2
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d0f0      	beq.n	8007e02 <HAL_RCC_OscConfig+0x22e>
 8007e20:	e01c      	b.n	8007e5c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e22:	4b0a      	ldr	r3, [pc, #40]	; (8007e4c <HAL_RCC_OscConfig+0x278>)
 8007e24:	2200      	movs	r2, #0
 8007e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e28:	f7fc f9be 	bl	80041a8 <HAL_GetTick>
 8007e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e2e:	e00f      	b.n	8007e50 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e30:	f7fc f9ba 	bl	80041a8 <HAL_GetTick>
 8007e34:	4602      	mov	r2, r0
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	1ad3      	subs	r3, r2, r3
 8007e3a:	2b02      	cmp	r3, #2
 8007e3c:	d908      	bls.n	8007e50 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8007e3e:	2303      	movs	r3, #3
 8007e40:	e118      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
 8007e42:	bf00      	nop
 8007e44:	40023800 	.word	0x40023800
 8007e48:	42470000 	.word	0x42470000
 8007e4c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e50:	4b8a      	ldr	r3, [pc, #552]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007e52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e54:	f003 0302 	and.w	r3, r3, #2
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e9      	bne.n	8007e30 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 0304 	and.w	r3, r3, #4
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f000 8097 	beq.w	8007f98 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e6e:	4b83      	ldr	r3, [pc, #524]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d10f      	bne.n	8007e9a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	60fb      	str	r3, [r7, #12]
 8007e7e:	4b7f      	ldr	r3, [pc, #508]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e82:	4a7e      	ldr	r2, [pc, #504]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e88:	6413      	str	r3, [r2, #64]	; 0x40
 8007e8a:	4b7c      	ldr	r3, [pc, #496]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e92:	60fb      	str	r3, [r7, #12]
 8007e94:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007e96:	2301      	movs	r3, #1
 8007e98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e9a:	4b79      	ldr	r3, [pc, #484]	; (8008080 <HAL_RCC_OscConfig+0x4ac>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d118      	bne.n	8007ed8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ea6:	4b76      	ldr	r3, [pc, #472]	; (8008080 <HAL_RCC_OscConfig+0x4ac>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a75      	ldr	r2, [pc, #468]	; (8008080 <HAL_RCC_OscConfig+0x4ac>)
 8007eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007eb2:	f7fc f979 	bl	80041a8 <HAL_GetTick>
 8007eb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007eb8:	e008      	b.n	8007ecc <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007eba:	f7fc f975 	bl	80041a8 <HAL_GetTick>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	1ad3      	subs	r3, r2, r3
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d901      	bls.n	8007ecc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007ec8:	2303      	movs	r3, #3
 8007eca:	e0d3      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ecc:	4b6c      	ldr	r3, [pc, #432]	; (8008080 <HAL_RCC_OscConfig+0x4ac>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d0f0      	beq.n	8007eba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d106      	bne.n	8007eee <HAL_RCC_OscConfig+0x31a>
 8007ee0:	4b66      	ldr	r3, [pc, #408]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ee4:	4a65      	ldr	r2, [pc, #404]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007ee6:	f043 0301 	orr.w	r3, r3, #1
 8007eea:	6713      	str	r3, [r2, #112]	; 0x70
 8007eec:	e01c      	b.n	8007f28 <HAL_RCC_OscConfig+0x354>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	2b05      	cmp	r3, #5
 8007ef4:	d10c      	bne.n	8007f10 <HAL_RCC_OscConfig+0x33c>
 8007ef6:	4b61      	ldr	r3, [pc, #388]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007efa:	4a60      	ldr	r2, [pc, #384]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007efc:	f043 0304 	orr.w	r3, r3, #4
 8007f00:	6713      	str	r3, [r2, #112]	; 0x70
 8007f02:	4b5e      	ldr	r3, [pc, #376]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f06:	4a5d      	ldr	r2, [pc, #372]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f08:	f043 0301 	orr.w	r3, r3, #1
 8007f0c:	6713      	str	r3, [r2, #112]	; 0x70
 8007f0e:	e00b      	b.n	8007f28 <HAL_RCC_OscConfig+0x354>
 8007f10:	4b5a      	ldr	r3, [pc, #360]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f14:	4a59      	ldr	r2, [pc, #356]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f16:	f023 0301 	bic.w	r3, r3, #1
 8007f1a:	6713      	str	r3, [r2, #112]	; 0x70
 8007f1c:	4b57      	ldr	r3, [pc, #348]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f20:	4a56      	ldr	r2, [pc, #344]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f22:	f023 0304 	bic.w	r3, r3, #4
 8007f26:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d015      	beq.n	8007f5c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f30:	f7fc f93a 	bl	80041a8 <HAL_GetTick>
 8007f34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f36:	e00a      	b.n	8007f4e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f38:	f7fc f936 	bl	80041a8 <HAL_GetTick>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d901      	bls.n	8007f4e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8007f4a:	2303      	movs	r3, #3
 8007f4c:	e092      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f4e:	4b4b      	ldr	r3, [pc, #300]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f52:	f003 0302 	and.w	r3, r3, #2
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d0ee      	beq.n	8007f38 <HAL_RCC_OscConfig+0x364>
 8007f5a:	e014      	b.n	8007f86 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f5c:	f7fc f924 	bl	80041a8 <HAL_GetTick>
 8007f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f62:	e00a      	b.n	8007f7a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f64:	f7fc f920 	bl	80041a8 <HAL_GetTick>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	1ad3      	subs	r3, r2, r3
 8007f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d901      	bls.n	8007f7a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8007f76:	2303      	movs	r3, #3
 8007f78:	e07c      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f7a:	4b40      	ldr	r3, [pc, #256]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f7e:	f003 0302 	and.w	r3, r3, #2
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1ee      	bne.n	8007f64 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f86:	7dfb      	ldrb	r3, [r7, #23]
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d105      	bne.n	8007f98 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f8c:	4b3b      	ldr	r3, [pc, #236]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f90:	4a3a      	ldr	r2, [pc, #232]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007f92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f96:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	699b      	ldr	r3, [r3, #24]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d068      	beq.n	8008072 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007fa0:	4b36      	ldr	r3, [pc, #216]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	f003 030c 	and.w	r3, r3, #12
 8007fa8:	2b08      	cmp	r3, #8
 8007faa:	d060      	beq.n	800806e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	699b      	ldr	r3, [r3, #24]
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	d145      	bne.n	8008040 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fb4:	4b33      	ldr	r3, [pc, #204]	; (8008084 <HAL_RCC_OscConfig+0x4b0>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fba:	f7fc f8f5 	bl	80041a8 <HAL_GetTick>
 8007fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fc0:	e008      	b.n	8007fd4 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fc2:	f7fc f8f1 	bl	80041a8 <HAL_GetTick>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	2b02      	cmp	r3, #2
 8007fce:	d901      	bls.n	8007fd4 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8007fd0:	2303      	movs	r3, #3
 8007fd2:	e04f      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fd4:	4b29      	ldr	r3, [pc, #164]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d1f0      	bne.n	8007fc2 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	69da      	ldr	r2, [r3, #28]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a1b      	ldr	r3, [r3, #32]
 8007fe8:	431a      	orrs	r2, r3
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fee:	019b      	lsls	r3, r3, #6
 8007ff0:	431a      	orrs	r2, r3
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff6:	085b      	lsrs	r3, r3, #1
 8007ff8:	3b01      	subs	r3, #1
 8007ffa:	041b      	lsls	r3, r3, #16
 8007ffc:	431a      	orrs	r2, r3
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008002:	061b      	lsls	r3, r3, #24
 8008004:	431a      	orrs	r2, r3
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800800a:	071b      	lsls	r3, r3, #28
 800800c:	491b      	ldr	r1, [pc, #108]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 800800e:	4313      	orrs	r3, r2
 8008010:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008012:	4b1c      	ldr	r3, [pc, #112]	; (8008084 <HAL_RCC_OscConfig+0x4b0>)
 8008014:	2201      	movs	r2, #1
 8008016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008018:	f7fc f8c6 	bl	80041a8 <HAL_GetTick>
 800801c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800801e:	e008      	b.n	8008032 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008020:	f7fc f8c2 	bl	80041a8 <HAL_GetTick>
 8008024:	4602      	mov	r2, r0
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	2b02      	cmp	r3, #2
 800802c:	d901      	bls.n	8008032 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800802e:	2303      	movs	r3, #3
 8008030:	e020      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008032:	4b12      	ldr	r3, [pc, #72]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d0f0      	beq.n	8008020 <HAL_RCC_OscConfig+0x44c>
 800803e:	e018      	b.n	8008072 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008040:	4b10      	ldr	r3, [pc, #64]	; (8008084 <HAL_RCC_OscConfig+0x4b0>)
 8008042:	2200      	movs	r2, #0
 8008044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008046:	f7fc f8af 	bl	80041a8 <HAL_GetTick>
 800804a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800804c:	e008      	b.n	8008060 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800804e:	f7fc f8ab 	bl	80041a8 <HAL_GetTick>
 8008052:	4602      	mov	r2, r0
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	2b02      	cmp	r3, #2
 800805a:	d901      	bls.n	8008060 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800805c:	2303      	movs	r3, #3
 800805e:	e009      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008060:	4b06      	ldr	r3, [pc, #24]	; (800807c <HAL_RCC_OscConfig+0x4a8>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1f0      	bne.n	800804e <HAL_RCC_OscConfig+0x47a>
 800806c:	e001      	b.n	8008072 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e000      	b.n	8008074 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	3718      	adds	r7, #24
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	40023800 	.word	0x40023800
 8008080:	40007000 	.word	0x40007000
 8008084:	42470060 	.word	0x42470060

08008088 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d101      	bne.n	800809a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	e056      	b.n	8008148 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d106      	bne.n	80080ba <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f7fb fd21 	bl	8003afc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2202      	movs	r2, #2
 80080be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080d0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	685a      	ldr	r2, [r3, #4]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	431a      	orrs	r2, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	68db      	ldr	r3, [r3, #12]
 80080e0:	431a      	orrs	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	431a      	orrs	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	695b      	ldr	r3, [r3, #20]
 80080ec:	431a      	orrs	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	699b      	ldr	r3, [r3, #24]
 80080f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080f6:	431a      	orrs	r2, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	69db      	ldr	r3, [r3, #28]
 80080fc:	431a      	orrs	r2, r3
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a1b      	ldr	r3, [r3, #32]
 8008102:	ea42 0103 	orr.w	r1, r2, r3
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	430a      	orrs	r2, r1
 8008110:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	0c1b      	lsrs	r3, r3, #16
 8008118:	f003 0104 	and.w	r1, r3, #4
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	430a      	orrs	r2, r1
 8008126:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	69da      	ldr	r2, [r3, #28]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008136:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2201      	movs	r2, #1
 8008142:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008146:	2300      	movs	r3, #0
}
 8008148:	4618      	mov	r0, r3
 800814a:	3708      	adds	r7, #8
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b088      	sub	sp, #32
 8008154:	af00      	add	r7, sp, #0
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	60b9      	str	r1, [r7, #8]
 800815a:	603b      	str	r3, [r7, #0]
 800815c:	4613      	mov	r3, r2
 800815e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008160:	2300      	movs	r3, #0
 8008162:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800816a:	2b01      	cmp	r3, #1
 800816c:	d101      	bne.n	8008172 <HAL_SPI_Transmit+0x22>
 800816e:	2302      	movs	r3, #2
 8008170:	e11e      	b.n	80083b0 <HAL_SPI_Transmit+0x260>
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2201      	movs	r2, #1
 8008176:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800817a:	f7fc f815 	bl	80041a8 <HAL_GetTick>
 800817e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008180:	88fb      	ldrh	r3, [r7, #6]
 8008182:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b01      	cmp	r3, #1
 800818e:	d002      	beq.n	8008196 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008190:	2302      	movs	r3, #2
 8008192:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008194:	e103      	b.n	800839e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d002      	beq.n	80081a2 <HAL_SPI_Transmit+0x52>
 800819c:	88fb      	ldrh	r3, [r7, #6]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d102      	bne.n	80081a8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80081a6:	e0fa      	b.n	800839e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2203      	movs	r2, #3
 80081ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2200      	movs	r2, #0
 80081b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	68ba      	ldr	r2, [r7, #8]
 80081ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	88fa      	ldrh	r2, [r7, #6]
 80081c0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	88fa      	ldrh	r2, [r7, #6]
 80081c6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2200      	movs	r2, #0
 80081d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2200      	movs	r2, #0
 80081e4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081ee:	d107      	bne.n	8008200 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80081fe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800820a:	2b40      	cmp	r3, #64	; 0x40
 800820c:	d007      	beq.n	800821e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800821c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	68db      	ldr	r3, [r3, #12]
 8008222:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008226:	d14b      	bne.n	80082c0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d002      	beq.n	8008236 <HAL_SPI_Transmit+0xe6>
 8008230:	8afb      	ldrh	r3, [r7, #22]
 8008232:	2b01      	cmp	r3, #1
 8008234:	d13e      	bne.n	80082b4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800823a:	881a      	ldrh	r2, [r3, #0]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008246:	1c9a      	adds	r2, r3, #2
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008250:	b29b      	uxth	r3, r3
 8008252:	3b01      	subs	r3, #1
 8008254:	b29a      	uxth	r2, r3
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800825a:	e02b      	b.n	80082b4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f003 0302 	and.w	r3, r3, #2
 8008266:	2b02      	cmp	r3, #2
 8008268:	d112      	bne.n	8008290 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800826e:	881a      	ldrh	r2, [r3, #0]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800827a:	1c9a      	adds	r2, r3, #2
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008284:	b29b      	uxth	r3, r3
 8008286:	3b01      	subs	r3, #1
 8008288:	b29a      	uxth	r2, r3
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	86da      	strh	r2, [r3, #54]	; 0x36
 800828e:	e011      	b.n	80082b4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008290:	f7fb ff8a 	bl	80041a8 <HAL_GetTick>
 8008294:	4602      	mov	r2, r0
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	683a      	ldr	r2, [r7, #0]
 800829c:	429a      	cmp	r2, r3
 800829e:	d803      	bhi.n	80082a8 <HAL_SPI_Transmit+0x158>
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a6:	d102      	bne.n	80082ae <HAL_SPI_Transmit+0x15e>
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d102      	bne.n	80082b4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80082ae:	2303      	movs	r3, #3
 80082b0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80082b2:	e074      	b.n	800839e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1ce      	bne.n	800825c <HAL_SPI_Transmit+0x10c>
 80082be:	e04c      	b.n	800835a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d002      	beq.n	80082ce <HAL_SPI_Transmit+0x17e>
 80082c8:	8afb      	ldrh	r3, [r7, #22]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d140      	bne.n	8008350 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	330c      	adds	r3, #12
 80082d8:	7812      	ldrb	r2, [r2, #0]
 80082da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e0:	1c5a      	adds	r2, r3, #1
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	3b01      	subs	r3, #1
 80082ee:	b29a      	uxth	r2, r3
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80082f4:	e02c      	b.n	8008350 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	f003 0302 	and.w	r3, r3, #2
 8008300:	2b02      	cmp	r3, #2
 8008302:	d113      	bne.n	800832c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	330c      	adds	r3, #12
 800830e:	7812      	ldrb	r2, [r2, #0]
 8008310:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008316:	1c5a      	adds	r2, r3, #1
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008320:	b29b      	uxth	r3, r3
 8008322:	3b01      	subs	r3, #1
 8008324:	b29a      	uxth	r2, r3
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	86da      	strh	r2, [r3, #54]	; 0x36
 800832a:	e011      	b.n	8008350 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800832c:	f7fb ff3c 	bl	80041a8 <HAL_GetTick>
 8008330:	4602      	mov	r2, r0
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	683a      	ldr	r2, [r7, #0]
 8008338:	429a      	cmp	r2, r3
 800833a:	d803      	bhi.n	8008344 <HAL_SPI_Transmit+0x1f4>
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008342:	d102      	bne.n	800834a <HAL_SPI_Transmit+0x1fa>
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d102      	bne.n	8008350 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800834e:	e026      	b.n	800839e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008354:	b29b      	uxth	r3, r3
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1cd      	bne.n	80082f6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800835a:	69ba      	ldr	r2, [r7, #24]
 800835c:	6839      	ldr	r1, [r7, #0]
 800835e:	68f8      	ldr	r0, [r7, #12]
 8008360:	f000 fa44 	bl	80087ec <SPI_EndRxTxTransaction>
 8008364:	4603      	mov	r3, r0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d002      	beq.n	8008370 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2220      	movs	r2, #32
 800836e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d10a      	bne.n	800838e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008378:	2300      	movs	r3, #0
 800837a:	613b      	str	r3, [r7, #16]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68db      	ldr	r3, [r3, #12]
 8008382:	613b      	str	r3, [r7, #16]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	613b      	str	r3, [r7, #16]
 800838c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008392:	2b00      	cmp	r3, #0
 8008394:	d002      	beq.n	800839c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	77fb      	strb	r3, [r7, #31]
 800839a:	e000      	b.n	800839e <HAL_SPI_Transmit+0x24e>
  }

error:
 800839c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2201      	movs	r2, #1
 80083a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80083ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3720      	adds	r7, #32
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b08c      	sub	sp, #48	; 0x30
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
 80083c4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80083c6:	2301      	movs	r3, #1
 80083c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80083ca:	2300      	movs	r3, #0
 80083cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80083d6:	2b01      	cmp	r3, #1
 80083d8:	d101      	bne.n	80083de <HAL_SPI_TransmitReceive+0x26>
 80083da:	2302      	movs	r3, #2
 80083dc:	e18a      	b.n	80086f4 <HAL_SPI_TransmitReceive+0x33c>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2201      	movs	r2, #1
 80083e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083e6:	f7fb fedf 	bl	80041a8 <HAL_GetTick>
 80083ea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80083f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80083fc:	887b      	ldrh	r3, [r7, #2]
 80083fe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008400:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008404:	2b01      	cmp	r3, #1
 8008406:	d00f      	beq.n	8008428 <HAL_SPI_TransmitReceive+0x70>
 8008408:	69fb      	ldr	r3, [r7, #28]
 800840a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800840e:	d107      	bne.n	8008420 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d103      	bne.n	8008420 <HAL_SPI_TransmitReceive+0x68>
 8008418:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800841c:	2b04      	cmp	r3, #4
 800841e:	d003      	beq.n	8008428 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008420:	2302      	movs	r3, #2
 8008422:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008426:	e15b      	b.n	80086e0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d005      	beq.n	800843a <HAL_SPI_TransmitReceive+0x82>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <HAL_SPI_TransmitReceive+0x82>
 8008434:	887b      	ldrh	r3, [r7, #2]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d103      	bne.n	8008442 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008440:	e14e      	b.n	80086e0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008448:	b2db      	uxtb	r3, r3
 800844a:	2b04      	cmp	r3, #4
 800844c:	d003      	beq.n	8008456 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2205      	movs	r2, #5
 8008452:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	887a      	ldrh	r2, [r7, #2]
 8008466:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	887a      	ldrh	r2, [r7, #2]
 800846c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	68ba      	ldr	r2, [r7, #8]
 8008472:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	887a      	ldrh	r2, [r7, #2]
 8008478:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	887a      	ldrh	r2, [r7, #2]
 800847e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2200      	movs	r2, #0
 8008484:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008496:	2b40      	cmp	r3, #64	; 0x40
 8008498:	d007      	beq.n	80084aa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	68db      	ldr	r3, [r3, #12]
 80084ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084b2:	d178      	bne.n	80085a6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d002      	beq.n	80084c2 <HAL_SPI_TransmitReceive+0x10a>
 80084bc:	8b7b      	ldrh	r3, [r7, #26]
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d166      	bne.n	8008590 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084c6:	881a      	ldrh	r2, [r3, #0]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084d2:	1c9a      	adds	r2, r3, #2
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084dc:	b29b      	uxth	r3, r3
 80084de:	3b01      	subs	r3, #1
 80084e0:	b29a      	uxth	r2, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084e6:	e053      	b.n	8008590 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	f003 0302 	and.w	r3, r3, #2
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	d11b      	bne.n	800852e <HAL_SPI_TransmitReceive+0x176>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d016      	beq.n	800852e <HAL_SPI_TransmitReceive+0x176>
 8008500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008502:	2b01      	cmp	r3, #1
 8008504:	d113      	bne.n	800852e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800850a:	881a      	ldrh	r2, [r3, #0]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008516:	1c9a      	adds	r2, r3, #2
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008520:	b29b      	uxth	r3, r3
 8008522:	3b01      	subs	r3, #1
 8008524:	b29a      	uxth	r2, r3
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800852a:	2300      	movs	r3, #0
 800852c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	f003 0301 	and.w	r3, r3, #1
 8008538:	2b01      	cmp	r3, #1
 800853a:	d119      	bne.n	8008570 <HAL_SPI_TransmitReceive+0x1b8>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008540:	b29b      	uxth	r3, r3
 8008542:	2b00      	cmp	r3, #0
 8008544:	d014      	beq.n	8008570 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	68da      	ldr	r2, [r3, #12]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008550:	b292      	uxth	r2, r2
 8008552:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008558:	1c9a      	adds	r2, r3, #2
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008562:	b29b      	uxth	r3, r3
 8008564:	3b01      	subs	r3, #1
 8008566:	b29a      	uxth	r2, r3
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800856c:	2301      	movs	r3, #1
 800856e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008570:	f7fb fe1a 	bl	80041a8 <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800857c:	429a      	cmp	r2, r3
 800857e:	d807      	bhi.n	8008590 <HAL_SPI_TransmitReceive+0x1d8>
 8008580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008586:	d003      	beq.n	8008590 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008588:	2303      	movs	r3, #3
 800858a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800858e:	e0a7      	b.n	80086e0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008594:	b29b      	uxth	r3, r3
 8008596:	2b00      	cmp	r3, #0
 8008598:	d1a6      	bne.n	80084e8 <HAL_SPI_TransmitReceive+0x130>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800859e:	b29b      	uxth	r3, r3
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d1a1      	bne.n	80084e8 <HAL_SPI_TransmitReceive+0x130>
 80085a4:	e07c      	b.n	80086a0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d002      	beq.n	80085b4 <HAL_SPI_TransmitReceive+0x1fc>
 80085ae:	8b7b      	ldrh	r3, [r7, #26]
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d16b      	bne.n	800868c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	330c      	adds	r3, #12
 80085be:	7812      	ldrb	r2, [r2, #0]
 80085c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c6:	1c5a      	adds	r2, r3, #1
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	3b01      	subs	r3, #1
 80085d4:	b29a      	uxth	r2, r3
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085da:	e057      	b.n	800868c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	f003 0302 	and.w	r3, r3, #2
 80085e6:	2b02      	cmp	r3, #2
 80085e8:	d11c      	bne.n	8008624 <HAL_SPI_TransmitReceive+0x26c>
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d017      	beq.n	8008624 <HAL_SPI_TransmitReceive+0x26c>
 80085f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d114      	bne.n	8008624 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	330c      	adds	r3, #12
 8008604:	7812      	ldrb	r2, [r2, #0]
 8008606:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800860c:	1c5a      	adds	r2, r3, #1
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008616:	b29b      	uxth	r3, r3
 8008618:	3b01      	subs	r3, #1
 800861a:	b29a      	uxth	r2, r3
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008620:	2300      	movs	r3, #0
 8008622:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	f003 0301 	and.w	r3, r3, #1
 800862e:	2b01      	cmp	r3, #1
 8008630:	d119      	bne.n	8008666 <HAL_SPI_TransmitReceive+0x2ae>
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008636:	b29b      	uxth	r3, r3
 8008638:	2b00      	cmp	r3, #0
 800863a:	d014      	beq.n	8008666 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	68da      	ldr	r2, [r3, #12]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008646:	b2d2      	uxtb	r2, r2
 8008648:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864e:	1c5a      	adds	r2, r3, #1
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008658:	b29b      	uxth	r3, r3
 800865a:	3b01      	subs	r3, #1
 800865c:	b29a      	uxth	r2, r3
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008662:	2301      	movs	r3, #1
 8008664:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008666:	f7fb fd9f 	bl	80041a8 <HAL_GetTick>
 800866a:	4602      	mov	r2, r0
 800866c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866e:	1ad3      	subs	r3, r2, r3
 8008670:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008672:	429a      	cmp	r2, r3
 8008674:	d803      	bhi.n	800867e <HAL_SPI_TransmitReceive+0x2c6>
 8008676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800867c:	d102      	bne.n	8008684 <HAL_SPI_TransmitReceive+0x2cc>
 800867e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008680:	2b00      	cmp	r3, #0
 8008682:	d103      	bne.n	800868c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008684:	2303      	movs	r3, #3
 8008686:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800868a:	e029      	b.n	80086e0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008690:	b29b      	uxth	r3, r3
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1a2      	bne.n	80085dc <HAL_SPI_TransmitReceive+0x224>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800869a:	b29b      	uxth	r3, r3
 800869c:	2b00      	cmp	r3, #0
 800869e:	d19d      	bne.n	80085dc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80086a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80086a4:	68f8      	ldr	r0, [r7, #12]
 80086a6:	f000 f8a1 	bl	80087ec <SPI_EndRxTxTransaction>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d006      	beq.n	80086be <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2220      	movs	r2, #32
 80086ba:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80086bc:	e010      	b.n	80086e0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10b      	bne.n	80086de <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086c6:	2300      	movs	r3, #0
 80086c8:	617b      	str	r3, [r7, #20]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	617b      	str	r3, [r7, #20]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	617b      	str	r3, [r7, #20]
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	e000      	b.n	80086e0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80086de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80086f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3730      	adds	r7, #48	; 0x30
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800870a:	b2db      	uxtb	r3, r3
}
 800870c:	4618      	mov	r0, r3
 800870e:	370c      	adds	r7, #12
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b084      	sub	sp, #16
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	603b      	str	r3, [r7, #0]
 8008724:	4613      	mov	r3, r2
 8008726:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008728:	e04c      	b.n	80087c4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008730:	d048      	beq.n	80087c4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008732:	f7fb fd39 	bl	80041a8 <HAL_GetTick>
 8008736:	4602      	mov	r2, r0
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	683a      	ldr	r2, [r7, #0]
 800873e:	429a      	cmp	r2, r3
 8008740:	d902      	bls.n	8008748 <SPI_WaitFlagStateUntilTimeout+0x30>
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d13d      	bne.n	80087c4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	685a      	ldr	r2, [r3, #4]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008756:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008760:	d111      	bne.n	8008786 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800876a:	d004      	beq.n	8008776 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008774:	d107      	bne.n	8008786 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008784:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800878a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800878e:	d10f      	bne.n	80087b0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800879e:	601a      	str	r2, [r3, #0]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80087ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2201      	movs	r2, #1
 80087b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	e00f      	b.n	80087e4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	689a      	ldr	r2, [r3, #8]
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	4013      	ands	r3, r2
 80087ce:	68ba      	ldr	r2, [r7, #8]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	bf0c      	ite	eq
 80087d4:	2301      	moveq	r3, #1
 80087d6:	2300      	movne	r3, #0
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	461a      	mov	r2, r3
 80087dc:	79fb      	ldrb	r3, [r7, #7]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d1a3      	bne.n	800872a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b088      	sub	sp, #32
 80087f0:	af02      	add	r7, sp, #8
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80087f8:	4b1b      	ldr	r3, [pc, #108]	; (8008868 <SPI_EndRxTxTransaction+0x7c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a1b      	ldr	r2, [pc, #108]	; (800886c <SPI_EndRxTxTransaction+0x80>)
 80087fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008802:	0d5b      	lsrs	r3, r3, #21
 8008804:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008808:	fb02 f303 	mul.w	r3, r2, r3
 800880c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008816:	d112      	bne.n	800883e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2200      	movs	r2, #0
 8008820:	2180      	movs	r1, #128	; 0x80
 8008822:	68f8      	ldr	r0, [r7, #12]
 8008824:	f7ff ff78 	bl	8008718 <SPI_WaitFlagStateUntilTimeout>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d016      	beq.n	800885c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008832:	f043 0220 	orr.w	r2, r3, #32
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e00f      	b.n	800885e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d00a      	beq.n	800885a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	3b01      	subs	r3, #1
 8008848:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008854:	2b80      	cmp	r3, #128	; 0x80
 8008856:	d0f2      	beq.n	800883e <SPI_EndRxTxTransaction+0x52>
 8008858:	e000      	b.n	800885c <SPI_EndRxTxTransaction+0x70>
        break;
 800885a:	bf00      	nop
  }

  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3718      	adds	r7, #24
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	20000000 	.word	0x20000000
 800886c:	165e9f81 	.word	0x165e9f81

08008870 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e01d      	b.n	80088be <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008888:	b2db      	uxtb	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d106      	bne.n	800889c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f7fb fa24 	bl	8003ce4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2202      	movs	r2, #2
 80088a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681a      	ldr	r2, [r3, #0]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	3304      	adds	r3, #4
 80088ac:	4619      	mov	r1, r3
 80088ae:	4610      	mov	r0, r2
 80088b0:	f000 fb44 	bl	8008f3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3708      	adds	r7, #8
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088c6:	b480      	push	{r7}
 80088c8:	b085      	sub	sp, #20
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	68da      	ldr	r2, [r3, #12]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f042 0201 	orr.w	r2, r2, #1
 80088dc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	f003 0307 	and.w	r3, r3, #7
 80088e8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2b06      	cmp	r3, #6
 80088ee:	d007      	beq.n	8008900 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f042 0201 	orr.w	r2, r2, #1
 80088fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	3714      	adds	r7, #20
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr

0800890e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b082      	sub	sp, #8
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d101      	bne.n	8008920 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	e01d      	b.n	800895c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008926:	b2db      	uxtb	r3, r3
 8008928:	2b00      	cmp	r3, #0
 800892a:	d106      	bne.n	800893a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f7fb f9b5 	bl	8003ca4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2202      	movs	r2, #2
 800893e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	3304      	adds	r3, #4
 800894a:	4619      	mov	r1, r3
 800894c:	4610      	mov	r0, r2
 800894e:	f000 faf5 	bl	8008f3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2201      	movs	r2, #1
 8008956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800895a:	2300      	movs	r3, #0
}
 800895c:	4618      	mov	r0, r3
 800895e:	3708      	adds	r7, #8
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	2201      	movs	r2, #1
 8008974:	6839      	ldr	r1, [r7, #0]
 8008976:	4618      	mov	r0, r3
 8008978:	f000 fdca 	bl	8009510 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a15      	ldr	r2, [pc, #84]	; (80089d8 <HAL_TIM_PWM_Start+0x74>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d004      	beq.n	8008990 <HAL_TIM_PWM_Start+0x2c>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a14      	ldr	r2, [pc, #80]	; (80089dc <HAL_TIM_PWM_Start+0x78>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d101      	bne.n	8008994 <HAL_TIM_PWM_Start+0x30>
 8008990:	2301      	movs	r3, #1
 8008992:	e000      	b.n	8008996 <HAL_TIM_PWM_Start+0x32>
 8008994:	2300      	movs	r3, #0
 8008996:	2b00      	cmp	r3, #0
 8008998:	d007      	beq.n	80089aa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	f003 0307 	and.w	r3, r3, #7
 80089b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2b06      	cmp	r3, #6
 80089ba:	d007      	beq.n	80089cc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f042 0201 	orr.w	r2, r2, #1
 80089ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089cc:	2300      	movs	r3, #0
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3710      	adds	r7, #16
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	40010000 	.word	0x40010000
 80089dc:	40010400 	.word	0x40010400

080089e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	f003 0302 	and.w	r3, r3, #2
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d122      	bne.n	8008a3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	f003 0302 	and.w	r3, r3, #2
 8008a00:	2b02      	cmp	r3, #2
 8008a02:	d11b      	bne.n	8008a3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f06f 0202 	mvn.w	r2, #2
 8008a0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2201      	movs	r2, #1
 8008a12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	699b      	ldr	r3, [r3, #24]
 8008a1a:	f003 0303 	and.w	r3, r3, #3
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d003      	beq.n	8008a2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 fa6b 	bl	8008efe <HAL_TIM_IC_CaptureCallback>
 8008a28:	e005      	b.n	8008a36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 fa5d 	bl	8008eea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fa6e 	bl	8008f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	691b      	ldr	r3, [r3, #16]
 8008a42:	f003 0304 	and.w	r3, r3, #4
 8008a46:	2b04      	cmp	r3, #4
 8008a48:	d122      	bne.n	8008a90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68db      	ldr	r3, [r3, #12]
 8008a50:	f003 0304 	and.w	r3, r3, #4
 8008a54:	2b04      	cmp	r3, #4
 8008a56:	d11b      	bne.n	8008a90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f06f 0204 	mvn.w	r2, #4
 8008a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2202      	movs	r2, #2
 8008a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	699b      	ldr	r3, [r3, #24]
 8008a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d003      	beq.n	8008a7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 fa41 	bl	8008efe <HAL_TIM_IC_CaptureCallback>
 8008a7c:	e005      	b.n	8008a8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 fa33 	bl	8008eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 fa44 	bl	8008f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	691b      	ldr	r3, [r3, #16]
 8008a96:	f003 0308 	and.w	r3, r3, #8
 8008a9a:	2b08      	cmp	r3, #8
 8008a9c:	d122      	bne.n	8008ae4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	68db      	ldr	r3, [r3, #12]
 8008aa4:	f003 0308 	and.w	r3, r3, #8
 8008aa8:	2b08      	cmp	r3, #8
 8008aaa:	d11b      	bne.n	8008ae4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f06f 0208 	mvn.w	r2, #8
 8008ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2204      	movs	r2, #4
 8008aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	69db      	ldr	r3, [r3, #28]
 8008ac2:	f003 0303 	and.w	r3, r3, #3
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d003      	beq.n	8008ad2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 fa17 	bl	8008efe <HAL_TIM_IC_CaptureCallback>
 8008ad0:	e005      	b.n	8008ade <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 fa09 	bl	8008eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 fa1a 	bl	8008f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	691b      	ldr	r3, [r3, #16]
 8008aea:	f003 0310 	and.w	r3, r3, #16
 8008aee:	2b10      	cmp	r3, #16
 8008af0:	d122      	bne.n	8008b38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	f003 0310 	and.w	r3, r3, #16
 8008afc:	2b10      	cmp	r3, #16
 8008afe:	d11b      	bne.n	8008b38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f06f 0210 	mvn.w	r2, #16
 8008b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2208      	movs	r2, #8
 8008b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	69db      	ldr	r3, [r3, #28]
 8008b16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d003      	beq.n	8008b26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 f9ed 	bl	8008efe <HAL_TIM_IC_CaptureCallback>
 8008b24:	e005      	b.n	8008b32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f000 f9df 	bl	8008eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f000 f9f0 	bl	8008f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2200      	movs	r2, #0
 8008b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	f003 0301 	and.w	r3, r3, #1
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d10e      	bne.n	8008b64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	68db      	ldr	r3, [r3, #12]
 8008b4c:	f003 0301 	and.w	r3, r3, #1
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d107      	bne.n	8008b64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f06f 0201 	mvn.w	r2, #1
 8008b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f7fa fcfe 	bl	8003560 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b6e:	2b80      	cmp	r3, #128	; 0x80
 8008b70:	d10e      	bne.n	8008b90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b7c:	2b80      	cmp	r3, #128	; 0x80
 8008b7e:	d107      	bne.n	8008b90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 fd6c 	bl	8009668 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	691b      	ldr	r3, [r3, #16]
 8008b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b9a:	2b40      	cmp	r3, #64	; 0x40
 8008b9c:	d10e      	bne.n	8008bbc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ba8:	2b40      	cmp	r3, #64	; 0x40
 8008baa:	d107      	bne.n	8008bbc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 f9b5 	bl	8008f26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	691b      	ldr	r3, [r3, #16]
 8008bc2:	f003 0320 	and.w	r3, r3, #32
 8008bc6:	2b20      	cmp	r3, #32
 8008bc8:	d10e      	bne.n	8008be8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	f003 0320 	and.w	r3, r3, #32
 8008bd4:	2b20      	cmp	r3, #32
 8008bd6:	d107      	bne.n	8008be8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f06f 0220 	mvn.w	r2, #32
 8008be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 fd36 	bl	8009654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008be8:	bf00      	nop
 8008bea:	3708      	adds	r7, #8
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}

08008bf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	60f8      	str	r0, [r7, #12]
 8008bf8:	60b9      	str	r1, [r7, #8]
 8008bfa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d101      	bne.n	8008c0a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008c06:	2302      	movs	r3, #2
 8008c08:	e0b4      	b.n	8008d74 <HAL_TIM_PWM_ConfigChannel+0x184>
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2202      	movs	r2, #2
 8008c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2b0c      	cmp	r3, #12
 8008c1e:	f200 809f 	bhi.w	8008d60 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008c22:	a201      	add	r2, pc, #4	; (adr r2, 8008c28 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c28:	08008c5d 	.word	0x08008c5d
 8008c2c:	08008d61 	.word	0x08008d61
 8008c30:	08008d61 	.word	0x08008d61
 8008c34:	08008d61 	.word	0x08008d61
 8008c38:	08008c9d 	.word	0x08008c9d
 8008c3c:	08008d61 	.word	0x08008d61
 8008c40:	08008d61 	.word	0x08008d61
 8008c44:	08008d61 	.word	0x08008d61
 8008c48:	08008cdf 	.word	0x08008cdf
 8008c4c:	08008d61 	.word	0x08008d61
 8008c50:	08008d61 	.word	0x08008d61
 8008c54:	08008d61 	.word	0x08008d61
 8008c58:	08008d1f 	.word	0x08008d1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68b9      	ldr	r1, [r7, #8]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f000 fa0a 	bl	800907c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	699a      	ldr	r2, [r3, #24]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f042 0208 	orr.w	r2, r2, #8
 8008c76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	699a      	ldr	r2, [r3, #24]
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f022 0204 	bic.w	r2, r2, #4
 8008c86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	6999      	ldr	r1, [r3, #24]
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	691a      	ldr	r2, [r3, #16]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	430a      	orrs	r2, r1
 8008c98:	619a      	str	r2, [r3, #24]
      break;
 8008c9a:	e062      	b.n	8008d62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68b9      	ldr	r1, [r7, #8]
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f000 fa5a 	bl	800915c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	699a      	ldr	r2, [r3, #24]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008cb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	699a      	ldr	r2, [r3, #24]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008cc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	6999      	ldr	r1, [r3, #24]
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	691b      	ldr	r3, [r3, #16]
 8008cd2:	021a      	lsls	r2, r3, #8
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	430a      	orrs	r2, r1
 8008cda:	619a      	str	r2, [r3, #24]
      break;
 8008cdc:	e041      	b.n	8008d62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	68b9      	ldr	r1, [r7, #8]
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f000 faaf 	bl	8009248 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	69da      	ldr	r2, [r3, #28]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f042 0208 	orr.w	r2, r2, #8
 8008cf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	69da      	ldr	r2, [r3, #28]
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f022 0204 	bic.w	r2, r2, #4
 8008d08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	69d9      	ldr	r1, [r3, #28]
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	691a      	ldr	r2, [r3, #16]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	430a      	orrs	r2, r1
 8008d1a:	61da      	str	r2, [r3, #28]
      break;
 8008d1c:	e021      	b.n	8008d62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68b9      	ldr	r1, [r7, #8]
 8008d24:	4618      	mov	r0, r3
 8008d26:	f000 fb03 	bl	8009330 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	69da      	ldr	r2, [r3, #28]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	69da      	ldr	r2, [r3, #28]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	69d9      	ldr	r1, [r3, #28]
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	691b      	ldr	r3, [r3, #16]
 8008d54:	021a      	lsls	r2, r3, #8
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	430a      	orrs	r2, r1
 8008d5c:	61da      	str	r2, [r3, #28]
      break;
 8008d5e:	e000      	b.n	8008d62 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008d60:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2201      	movs	r2, #1
 8008d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3710      	adds	r7, #16
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}

08008d7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b084      	sub	sp, #16
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d101      	bne.n	8008d94 <HAL_TIM_ConfigClockSource+0x18>
 8008d90:	2302      	movs	r3, #2
 8008d92:	e0a6      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x166>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2202      	movs	r2, #2
 8008da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008db2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008dba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2b40      	cmp	r3, #64	; 0x40
 8008dca:	d067      	beq.n	8008e9c <HAL_TIM_ConfigClockSource+0x120>
 8008dcc:	2b40      	cmp	r3, #64	; 0x40
 8008dce:	d80b      	bhi.n	8008de8 <HAL_TIM_ConfigClockSource+0x6c>
 8008dd0:	2b10      	cmp	r3, #16
 8008dd2:	d073      	beq.n	8008ebc <HAL_TIM_ConfigClockSource+0x140>
 8008dd4:	2b10      	cmp	r3, #16
 8008dd6:	d802      	bhi.n	8008dde <HAL_TIM_ConfigClockSource+0x62>
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d06f      	beq.n	8008ebc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008ddc:	e078      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008dde:	2b20      	cmp	r3, #32
 8008de0:	d06c      	beq.n	8008ebc <HAL_TIM_ConfigClockSource+0x140>
 8008de2:	2b30      	cmp	r3, #48	; 0x30
 8008de4:	d06a      	beq.n	8008ebc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008de6:	e073      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008de8:	2b70      	cmp	r3, #112	; 0x70
 8008dea:	d00d      	beq.n	8008e08 <HAL_TIM_ConfigClockSource+0x8c>
 8008dec:	2b70      	cmp	r3, #112	; 0x70
 8008dee:	d804      	bhi.n	8008dfa <HAL_TIM_ConfigClockSource+0x7e>
 8008df0:	2b50      	cmp	r3, #80	; 0x50
 8008df2:	d033      	beq.n	8008e5c <HAL_TIM_ConfigClockSource+0xe0>
 8008df4:	2b60      	cmp	r3, #96	; 0x60
 8008df6:	d041      	beq.n	8008e7c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008df8:	e06a      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008dfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dfe:	d066      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x152>
 8008e00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e04:	d017      	beq.n	8008e36 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008e06:	e063      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6818      	ldr	r0, [r3, #0]
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	6899      	ldr	r1, [r3, #8]
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	685a      	ldr	r2, [r3, #4]
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	f000 fb5a 	bl	80094d0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008e2a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	609a      	str	r2, [r3, #8]
      break;
 8008e34:	e04c      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6818      	ldr	r0, [r3, #0]
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	6899      	ldr	r1, [r3, #8]
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	685a      	ldr	r2, [r3, #4]
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	68db      	ldr	r3, [r3, #12]
 8008e46:	f000 fb43 	bl	80094d0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	689a      	ldr	r2, [r3, #8]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e58:	609a      	str	r2, [r3, #8]
      break;
 8008e5a:	e039      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6818      	ldr	r0, [r3, #0]
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	6859      	ldr	r1, [r3, #4]
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	68db      	ldr	r3, [r3, #12]
 8008e68:	461a      	mov	r2, r3
 8008e6a:	f000 fab7 	bl	80093dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	2150      	movs	r1, #80	; 0x50
 8008e74:	4618      	mov	r0, r3
 8008e76:	f000 fb10 	bl	800949a <TIM_ITRx_SetConfig>
      break;
 8008e7a:	e029      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6818      	ldr	r0, [r3, #0]
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	6859      	ldr	r1, [r3, #4]
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	461a      	mov	r2, r3
 8008e8a:	f000 fad6 	bl	800943a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	2160      	movs	r1, #96	; 0x60
 8008e94:	4618      	mov	r0, r3
 8008e96:	f000 fb00 	bl	800949a <TIM_ITRx_SetConfig>
      break;
 8008e9a:	e019      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6818      	ldr	r0, [r3, #0]
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	6859      	ldr	r1, [r3, #4]
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	f000 fa97 	bl	80093dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	2140      	movs	r1, #64	; 0x40
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	f000 faf0 	bl	800949a <TIM_ITRx_SetConfig>
      break;
 8008eba:	e009      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4619      	mov	r1, r3
 8008ec6:	4610      	mov	r0, r2
 8008ec8:	f000 fae7 	bl	800949a <TIM_ITRx_SetConfig>
      break;
 8008ecc:	e000      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008ece:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2200      	movs	r2, #0
 8008edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3710      	adds	r7, #16
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}

08008eea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008eea:	b480      	push	{r7}
 8008eec:	b083      	sub	sp, #12
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008ef2:	bf00      	nop
 8008ef4:	370c      	adds	r7, #12
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efc:	4770      	bx	lr

08008efe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008efe:	b480      	push	{r7}
 8008f00:	b083      	sub	sp, #12
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008f06:	bf00      	nop
 8008f08:	370c      	adds	r7, #12
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr

08008f12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008f12:	b480      	push	{r7}
 8008f14:	b083      	sub	sp, #12
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008f1a:	bf00      	nop
 8008f1c:	370c      	adds	r7, #12
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr

08008f26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f26:	b480      	push	{r7}
 8008f28:	b083      	sub	sp, #12
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f2e:	bf00      	nop
 8008f30:	370c      	adds	r7, #12
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr
	...

08008f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	4a40      	ldr	r2, [pc, #256]	; (8009050 <TIM_Base_SetConfig+0x114>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d013      	beq.n	8008f7c <TIM_Base_SetConfig+0x40>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f5a:	d00f      	beq.n	8008f7c <TIM_Base_SetConfig+0x40>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4a3d      	ldr	r2, [pc, #244]	; (8009054 <TIM_Base_SetConfig+0x118>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d00b      	beq.n	8008f7c <TIM_Base_SetConfig+0x40>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a3c      	ldr	r2, [pc, #240]	; (8009058 <TIM_Base_SetConfig+0x11c>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d007      	beq.n	8008f7c <TIM_Base_SetConfig+0x40>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a3b      	ldr	r2, [pc, #236]	; (800905c <TIM_Base_SetConfig+0x120>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d003      	beq.n	8008f7c <TIM_Base_SetConfig+0x40>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a3a      	ldr	r2, [pc, #232]	; (8009060 <TIM_Base_SetConfig+0x124>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d108      	bne.n	8008f8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	4a2f      	ldr	r2, [pc, #188]	; (8009050 <TIM_Base_SetConfig+0x114>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d02b      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f9c:	d027      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	4a2c      	ldr	r2, [pc, #176]	; (8009054 <TIM_Base_SetConfig+0x118>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d023      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	4a2b      	ldr	r2, [pc, #172]	; (8009058 <TIM_Base_SetConfig+0x11c>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d01f      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	4a2a      	ldr	r2, [pc, #168]	; (800905c <TIM_Base_SetConfig+0x120>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d01b      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a29      	ldr	r2, [pc, #164]	; (8009060 <TIM_Base_SetConfig+0x124>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d017      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a28      	ldr	r2, [pc, #160]	; (8009064 <TIM_Base_SetConfig+0x128>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d013      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4a27      	ldr	r2, [pc, #156]	; (8009068 <TIM_Base_SetConfig+0x12c>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d00f      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4a26      	ldr	r2, [pc, #152]	; (800906c <TIM_Base_SetConfig+0x130>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d00b      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a25      	ldr	r2, [pc, #148]	; (8009070 <TIM_Base_SetConfig+0x134>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d007      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a24      	ldr	r2, [pc, #144]	; (8009074 <TIM_Base_SetConfig+0x138>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d003      	beq.n	8008fee <TIM_Base_SetConfig+0xb2>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a23      	ldr	r2, [pc, #140]	; (8009078 <TIM_Base_SetConfig+0x13c>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d108      	bne.n	8009000 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	695b      	ldr	r3, [r3, #20]
 800900a:	4313      	orrs	r3, r2
 800900c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	689a      	ldr	r2, [r3, #8]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a0a      	ldr	r2, [pc, #40]	; (8009050 <TIM_Base_SetConfig+0x114>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d003      	beq.n	8009034 <TIM_Base_SetConfig+0xf8>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a0c      	ldr	r2, [pc, #48]	; (8009060 <TIM_Base_SetConfig+0x124>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d103      	bne.n	800903c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	691a      	ldr	r2, [r3, #16]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	615a      	str	r2, [r3, #20]
}
 8009042:	bf00      	nop
 8009044:	3714      	adds	r7, #20
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr
 800904e:	bf00      	nop
 8009050:	40010000 	.word	0x40010000
 8009054:	40000400 	.word	0x40000400
 8009058:	40000800 	.word	0x40000800
 800905c:	40000c00 	.word	0x40000c00
 8009060:	40010400 	.word	0x40010400
 8009064:	40014000 	.word	0x40014000
 8009068:	40014400 	.word	0x40014400
 800906c:	40014800 	.word	0x40014800
 8009070:	40001800 	.word	0x40001800
 8009074:	40001c00 	.word	0x40001c00
 8009078:	40002000 	.word	0x40002000

0800907c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800907c:	b480      	push	{r7}
 800907e:	b087      	sub	sp, #28
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6a1b      	ldr	r3, [r3, #32]
 800908a:	f023 0201 	bic.w	r2, r3, #1
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6a1b      	ldr	r3, [r3, #32]
 8009096:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	699b      	ldr	r3, [r3, #24]
 80090a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f023 0303 	bic.w	r3, r3, #3
 80090b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	4313      	orrs	r3, r2
 80090bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	f023 0302 	bic.w	r3, r3, #2
 80090c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	697a      	ldr	r2, [r7, #20]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	4a20      	ldr	r2, [pc, #128]	; (8009154 <TIM_OC1_SetConfig+0xd8>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d003      	beq.n	80090e0 <TIM_OC1_SetConfig+0x64>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4a1f      	ldr	r2, [pc, #124]	; (8009158 <TIM_OC1_SetConfig+0xdc>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d10c      	bne.n	80090fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	f023 0308 	bic.w	r3, r3, #8
 80090e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	697a      	ldr	r2, [r7, #20]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f023 0304 	bic.w	r3, r3, #4
 80090f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	4a15      	ldr	r2, [pc, #84]	; (8009154 <TIM_OC1_SetConfig+0xd8>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d003      	beq.n	800910a <TIM_OC1_SetConfig+0x8e>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	4a14      	ldr	r2, [pc, #80]	; (8009158 <TIM_OC1_SetConfig+0xdc>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d111      	bne.n	800912e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009110:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009118:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	693a      	ldr	r2, [r7, #16]
 8009120:	4313      	orrs	r3, r2
 8009122:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	699b      	ldr	r3, [r3, #24]
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	4313      	orrs	r3, r2
 800912c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	693a      	ldr	r2, [r7, #16]
 8009132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	68fa      	ldr	r2, [r7, #12]
 8009138:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	685a      	ldr	r2, [r3, #4]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	697a      	ldr	r2, [r7, #20]
 8009146:	621a      	str	r2, [r3, #32]
}
 8009148:	bf00      	nop
 800914a:	371c      	adds	r7, #28
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr
 8009154:	40010000 	.word	0x40010000
 8009158:	40010400 	.word	0x40010400

0800915c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800915c:	b480      	push	{r7}
 800915e:	b087      	sub	sp, #28
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a1b      	ldr	r3, [r3, #32]
 800916a:	f023 0210 	bic.w	r2, r3, #16
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a1b      	ldr	r3, [r3, #32]
 8009176:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	699b      	ldr	r3, [r3, #24]
 8009182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800918a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009192:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	021b      	lsls	r3, r3, #8
 800919a:	68fa      	ldr	r2, [r7, #12]
 800919c:	4313      	orrs	r3, r2
 800919e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	f023 0320 	bic.w	r3, r3, #32
 80091a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	011b      	lsls	r3, r3, #4
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	4313      	orrs	r3, r2
 80091b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a22      	ldr	r2, [pc, #136]	; (8009240 <TIM_OC2_SetConfig+0xe4>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d003      	beq.n	80091c4 <TIM_OC2_SetConfig+0x68>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	4a21      	ldr	r2, [pc, #132]	; (8009244 <TIM_OC2_SetConfig+0xe8>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d10d      	bne.n	80091e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	011b      	lsls	r3, r3, #4
 80091d2:	697a      	ldr	r2, [r7, #20]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	4a17      	ldr	r2, [pc, #92]	; (8009240 <TIM_OC2_SetConfig+0xe4>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d003      	beq.n	80091f0 <TIM_OC2_SetConfig+0x94>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	4a16      	ldr	r2, [pc, #88]	; (8009244 <TIM_OC2_SetConfig+0xe8>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d113      	bne.n	8009218 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80091f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	695b      	ldr	r3, [r3, #20]
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	693a      	ldr	r2, [r7, #16]
 8009208:	4313      	orrs	r3, r2
 800920a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	693a      	ldr	r2, [r7, #16]
 8009214:	4313      	orrs	r3, r2
 8009216:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	693a      	ldr	r2, [r7, #16]
 800921c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	685a      	ldr	r2, [r3, #4]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	697a      	ldr	r2, [r7, #20]
 8009230:	621a      	str	r2, [r3, #32]
}
 8009232:	bf00      	nop
 8009234:	371c      	adds	r7, #28
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr
 800923e:	bf00      	nop
 8009240:	40010000 	.word	0x40010000
 8009244:	40010400 	.word	0x40010400

08009248 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009248:	b480      	push	{r7}
 800924a:	b087      	sub	sp, #28
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6a1b      	ldr	r3, [r3, #32]
 8009256:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6a1b      	ldr	r3, [r3, #32]
 8009262:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	69db      	ldr	r3, [r3, #28]
 800926e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f023 0303 	bic.w	r3, r3, #3
 800927e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	4313      	orrs	r3, r2
 8009288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	021b      	lsls	r3, r3, #8
 8009298:	697a      	ldr	r2, [r7, #20]
 800929a:	4313      	orrs	r3, r2
 800929c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	4a21      	ldr	r2, [pc, #132]	; (8009328 <TIM_OC3_SetConfig+0xe0>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d003      	beq.n	80092ae <TIM_OC3_SetConfig+0x66>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4a20      	ldr	r2, [pc, #128]	; (800932c <TIM_OC3_SetConfig+0xe4>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d10d      	bne.n	80092ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80092b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	021b      	lsls	r3, r3, #8
 80092bc:	697a      	ldr	r2, [r7, #20]
 80092be:	4313      	orrs	r3, r2
 80092c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80092c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4a16      	ldr	r2, [pc, #88]	; (8009328 <TIM_OC3_SetConfig+0xe0>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d003      	beq.n	80092da <TIM_OC3_SetConfig+0x92>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4a15      	ldr	r2, [pc, #84]	; (800932c <TIM_OC3_SetConfig+0xe4>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d113      	bne.n	8009302 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80092e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80092e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	695b      	ldr	r3, [r3, #20]
 80092ee:	011b      	lsls	r3, r3, #4
 80092f0:	693a      	ldr	r2, [r7, #16]
 80092f2:	4313      	orrs	r3, r2
 80092f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	011b      	lsls	r3, r3, #4
 80092fc:	693a      	ldr	r2, [r7, #16]
 80092fe:	4313      	orrs	r3, r2
 8009300:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	693a      	ldr	r2, [r7, #16]
 8009306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	68fa      	ldr	r2, [r7, #12]
 800930c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	685a      	ldr	r2, [r3, #4]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	697a      	ldr	r2, [r7, #20]
 800931a:	621a      	str	r2, [r3, #32]
}
 800931c:	bf00      	nop
 800931e:	371c      	adds	r7, #28
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr
 8009328:	40010000 	.word	0x40010000
 800932c:	40010400 	.word	0x40010400

08009330 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009330:	b480      	push	{r7}
 8009332:	b087      	sub	sp, #28
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6a1b      	ldr	r3, [r3, #32]
 800933e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6a1b      	ldr	r3, [r3, #32]
 800934a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	69db      	ldr	r3, [r3, #28]
 8009356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800935e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009366:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	021b      	lsls	r3, r3, #8
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	4313      	orrs	r3, r2
 8009372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800937a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	031b      	lsls	r3, r3, #12
 8009382:	693a      	ldr	r2, [r7, #16]
 8009384:	4313      	orrs	r3, r2
 8009386:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	4a12      	ldr	r2, [pc, #72]	; (80093d4 <TIM_OC4_SetConfig+0xa4>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d003      	beq.n	8009398 <TIM_OC4_SetConfig+0x68>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	4a11      	ldr	r2, [pc, #68]	; (80093d8 <TIM_OC4_SetConfig+0xa8>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d109      	bne.n	80093ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800939e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	695b      	ldr	r3, [r3, #20]
 80093a4:	019b      	lsls	r3, r3, #6
 80093a6:	697a      	ldr	r2, [r7, #20]
 80093a8:	4313      	orrs	r3, r2
 80093aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	697a      	ldr	r2, [r7, #20]
 80093b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	68fa      	ldr	r2, [r7, #12]
 80093b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	693a      	ldr	r2, [r7, #16]
 80093c4:	621a      	str	r2, [r3, #32]
}
 80093c6:	bf00      	nop
 80093c8:	371c      	adds	r7, #28
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	40010000 	.word	0x40010000
 80093d8:	40010400 	.word	0x40010400

080093dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093dc:	b480      	push	{r7}
 80093de:	b087      	sub	sp, #28
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	60b9      	str	r1, [r7, #8]
 80093e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6a1b      	ldr	r3, [r3, #32]
 80093ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	6a1b      	ldr	r3, [r3, #32]
 80093f2:	f023 0201 	bic.w	r2, r3, #1
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	699b      	ldr	r3, [r3, #24]
 80093fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009400:	693b      	ldr	r3, [r7, #16]
 8009402:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009406:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	011b      	lsls	r3, r3, #4
 800940c:	693a      	ldr	r2, [r7, #16]
 800940e:	4313      	orrs	r3, r2
 8009410:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	f023 030a 	bic.w	r3, r3, #10
 8009418:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800941a:	697a      	ldr	r2, [r7, #20]
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	4313      	orrs	r3, r2
 8009420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	693a      	ldr	r2, [r7, #16]
 8009426:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	697a      	ldr	r2, [r7, #20]
 800942c:	621a      	str	r2, [r3, #32]
}
 800942e:	bf00      	nop
 8009430:	371c      	adds	r7, #28
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr

0800943a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800943a:	b480      	push	{r7}
 800943c:	b087      	sub	sp, #28
 800943e:	af00      	add	r7, sp, #0
 8009440:	60f8      	str	r0, [r7, #12]
 8009442:	60b9      	str	r1, [r7, #8]
 8009444:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	6a1b      	ldr	r3, [r3, #32]
 800944a:	f023 0210 	bic.w	r2, r3, #16
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	699b      	ldr	r3, [r3, #24]
 8009456:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6a1b      	ldr	r3, [r3, #32]
 800945c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009464:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	031b      	lsls	r3, r3, #12
 800946a:	697a      	ldr	r2, [r7, #20]
 800946c:	4313      	orrs	r3, r2
 800946e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009476:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	011b      	lsls	r3, r3, #4
 800947c:	693a      	ldr	r2, [r7, #16]
 800947e:	4313      	orrs	r3, r2
 8009480:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	697a      	ldr	r2, [r7, #20]
 8009486:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	693a      	ldr	r2, [r7, #16]
 800948c:	621a      	str	r2, [r3, #32]
}
 800948e:	bf00      	nop
 8009490:	371c      	adds	r7, #28
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr

0800949a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800949a:	b480      	push	{r7}
 800949c:	b085      	sub	sp, #20
 800949e:	af00      	add	r7, sp, #0
 80094a0:	6078      	str	r0, [r7, #4]
 80094a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80094b2:	683a      	ldr	r2, [r7, #0]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	4313      	orrs	r3, r2
 80094b8:	f043 0307 	orr.w	r3, r3, #7
 80094bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	68fa      	ldr	r2, [r7, #12]
 80094c2:	609a      	str	r2, [r3, #8]
}
 80094c4:	bf00      	nop
 80094c6:	3714      	adds	r7, #20
 80094c8:	46bd      	mov	sp, r7
 80094ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ce:	4770      	bx	lr

080094d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b087      	sub	sp, #28
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	60f8      	str	r0, [r7, #12]
 80094d8:	60b9      	str	r1, [r7, #8]
 80094da:	607a      	str	r2, [r7, #4]
 80094dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80094ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	021a      	lsls	r2, r3, #8
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	431a      	orrs	r2, r3
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	4313      	orrs	r3, r2
 80094f8:	697a      	ldr	r2, [r7, #20]
 80094fa:	4313      	orrs	r3, r2
 80094fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	697a      	ldr	r2, [r7, #20]
 8009502:	609a      	str	r2, [r3, #8]
}
 8009504:	bf00      	nop
 8009506:	371c      	adds	r7, #28
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr

08009510 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009510:	b480      	push	{r7}
 8009512:	b087      	sub	sp, #28
 8009514:	af00      	add	r7, sp, #0
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	f003 031f 	and.w	r3, r3, #31
 8009522:	2201      	movs	r2, #1
 8009524:	fa02 f303 	lsl.w	r3, r2, r3
 8009528:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6a1a      	ldr	r2, [r3, #32]
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	43db      	mvns	r3, r3
 8009532:	401a      	ands	r2, r3
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	6a1a      	ldr	r2, [r3, #32]
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	f003 031f 	and.w	r3, r3, #31
 8009542:	6879      	ldr	r1, [r7, #4]
 8009544:	fa01 f303 	lsl.w	r3, r1, r3
 8009548:	431a      	orrs	r2, r3
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	621a      	str	r2, [r3, #32]
}
 800954e:	bf00      	nop
 8009550:	371c      	adds	r7, #28
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr
	...

0800955c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800955c:	b480      	push	{r7}
 800955e:	b085      	sub	sp, #20
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800956c:	2b01      	cmp	r3, #1
 800956e:	d101      	bne.n	8009574 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009570:	2302      	movs	r3, #2
 8009572:	e05a      	b.n	800962a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2202      	movs	r2, #2
 8009580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800959a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68fa      	ldr	r2, [r7, #12]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68fa      	ldr	r2, [r7, #12]
 80095ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a21      	ldr	r2, [pc, #132]	; (8009638 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d022      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095c0:	d01d      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a1d      	ldr	r2, [pc, #116]	; (800963c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d018      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a1b      	ldr	r2, [pc, #108]	; (8009640 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d013      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a1a      	ldr	r2, [pc, #104]	; (8009644 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d00e      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a18      	ldr	r2, [pc, #96]	; (8009648 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d009      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a17      	ldr	r2, [pc, #92]	; (800964c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d004      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a15      	ldr	r2, [pc, #84]	; (8009650 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d10c      	bne.n	8009618 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009604:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	68ba      	ldr	r2, [r7, #8]
 800960c:	4313      	orrs	r3, r2
 800960e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68ba      	ldr	r2, [r7, #8]
 8009616:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2201      	movs	r2, #1
 800961c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2200      	movs	r2, #0
 8009624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009628:	2300      	movs	r3, #0
}
 800962a:	4618      	mov	r0, r3
 800962c:	3714      	adds	r7, #20
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	40010000 	.word	0x40010000
 800963c:	40000400 	.word	0x40000400
 8009640:	40000800 	.word	0x40000800
 8009644:	40000c00 	.word	0x40000c00
 8009648:	40010400 	.word	0x40010400
 800964c:	40014000 	.word	0x40014000
 8009650:	40001800 	.word	0x40001800

08009654 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009654:	b480      	push	{r7}
 8009656:	b083      	sub	sp, #12
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800965c:	bf00      	nop
 800965e:	370c      	adds	r7, #12
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr

08009668 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009668:	b480      	push	{r7}
 800966a:	b083      	sub	sp, #12
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009670:	bf00      	nop
 8009672:	370c      	adds	r7, #12
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr

0800967c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800967c:	b084      	sub	sp, #16
 800967e:	b580      	push	{r7, lr}
 8009680:	b084      	sub	sp, #16
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
 8009686:	f107 001c 	add.w	r0, r7, #28
 800968a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800968e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009690:	2b01      	cmp	r3, #1
 8009692:	d122      	bne.n	80096da <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009698:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	68db      	ldr	r3, [r3, #12]
 80096a4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80096a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	68db      	ldr	r3, [r3, #12]
 80096b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80096bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d105      	bne.n	80096ce <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	68db      	ldr	r3, [r3, #12]
 80096c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f001 fac0 	bl	800ac54 <USB_CoreReset>
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]
 80096d8:	e01a      	b.n	8009710 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	68db      	ldr	r3, [r3, #12]
 80096de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f001 fab4 	bl	800ac54 <USB_CoreReset>
 80096ec:	4603      	mov	r3, r0
 80096ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80096f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d106      	bne.n	8009704 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096fa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	639a      	str	r2, [r3, #56]	; 0x38
 8009702:	e005      	b.n	8009710 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009708:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009712:	2b01      	cmp	r3, #1
 8009714:	d10b      	bne.n	800972e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	689b      	ldr	r3, [r3, #8]
 800971a:	f043 0206 	orr.w	r2, r3, #6
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f043 0220 	orr.w	r2, r3, #32
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800972e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009730:	4618      	mov	r0, r3
 8009732:	3710      	adds	r7, #16
 8009734:	46bd      	mov	sp, r7
 8009736:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800973a:	b004      	add	sp, #16
 800973c:	4770      	bx	lr
	...

08009740 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009740:	b480      	push	{r7}
 8009742:	b087      	sub	sp, #28
 8009744:	af00      	add	r7, sp, #0
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	60b9      	str	r1, [r7, #8]
 800974a:	4613      	mov	r3, r2
 800974c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800974e:	79fb      	ldrb	r3, [r7, #7]
 8009750:	2b02      	cmp	r3, #2
 8009752:	d165      	bne.n	8009820 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	4a41      	ldr	r2, [pc, #260]	; (800985c <USB_SetTurnaroundTime+0x11c>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d906      	bls.n	800976a <USB_SetTurnaroundTime+0x2a>
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	4a40      	ldr	r2, [pc, #256]	; (8009860 <USB_SetTurnaroundTime+0x120>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d802      	bhi.n	800976a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009764:	230f      	movs	r3, #15
 8009766:	617b      	str	r3, [r7, #20]
 8009768:	e062      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	4a3c      	ldr	r2, [pc, #240]	; (8009860 <USB_SetTurnaroundTime+0x120>)
 800976e:	4293      	cmp	r3, r2
 8009770:	d906      	bls.n	8009780 <USB_SetTurnaroundTime+0x40>
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	4a3b      	ldr	r2, [pc, #236]	; (8009864 <USB_SetTurnaroundTime+0x124>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d802      	bhi.n	8009780 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800977a:	230e      	movs	r3, #14
 800977c:	617b      	str	r3, [r7, #20]
 800977e:	e057      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	4a38      	ldr	r2, [pc, #224]	; (8009864 <USB_SetTurnaroundTime+0x124>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d906      	bls.n	8009796 <USB_SetTurnaroundTime+0x56>
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	4a37      	ldr	r2, [pc, #220]	; (8009868 <USB_SetTurnaroundTime+0x128>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d802      	bhi.n	8009796 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009790:	230d      	movs	r3, #13
 8009792:	617b      	str	r3, [r7, #20]
 8009794:	e04c      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	4a33      	ldr	r2, [pc, #204]	; (8009868 <USB_SetTurnaroundTime+0x128>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d906      	bls.n	80097ac <USB_SetTurnaroundTime+0x6c>
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	4a32      	ldr	r2, [pc, #200]	; (800986c <USB_SetTurnaroundTime+0x12c>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d802      	bhi.n	80097ac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80097a6:	230c      	movs	r3, #12
 80097a8:	617b      	str	r3, [r7, #20]
 80097aa:	e041      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	4a2f      	ldr	r2, [pc, #188]	; (800986c <USB_SetTurnaroundTime+0x12c>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d906      	bls.n	80097c2 <USB_SetTurnaroundTime+0x82>
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	4a2e      	ldr	r2, [pc, #184]	; (8009870 <USB_SetTurnaroundTime+0x130>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d802      	bhi.n	80097c2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80097bc:	230b      	movs	r3, #11
 80097be:	617b      	str	r3, [r7, #20]
 80097c0:	e036      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	4a2a      	ldr	r2, [pc, #168]	; (8009870 <USB_SetTurnaroundTime+0x130>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d906      	bls.n	80097d8 <USB_SetTurnaroundTime+0x98>
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	4a29      	ldr	r2, [pc, #164]	; (8009874 <USB_SetTurnaroundTime+0x134>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d802      	bhi.n	80097d8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80097d2:	230a      	movs	r3, #10
 80097d4:	617b      	str	r3, [r7, #20]
 80097d6:	e02b      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	4a26      	ldr	r2, [pc, #152]	; (8009874 <USB_SetTurnaroundTime+0x134>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d906      	bls.n	80097ee <USB_SetTurnaroundTime+0xae>
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	4a25      	ldr	r2, [pc, #148]	; (8009878 <USB_SetTurnaroundTime+0x138>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d802      	bhi.n	80097ee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80097e8:	2309      	movs	r3, #9
 80097ea:	617b      	str	r3, [r7, #20]
 80097ec:	e020      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	4a21      	ldr	r2, [pc, #132]	; (8009878 <USB_SetTurnaroundTime+0x138>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d906      	bls.n	8009804 <USB_SetTurnaroundTime+0xc4>
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	4a20      	ldr	r2, [pc, #128]	; (800987c <USB_SetTurnaroundTime+0x13c>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d802      	bhi.n	8009804 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80097fe:	2308      	movs	r3, #8
 8009800:	617b      	str	r3, [r7, #20]
 8009802:	e015      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	4a1d      	ldr	r2, [pc, #116]	; (800987c <USB_SetTurnaroundTime+0x13c>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d906      	bls.n	800981a <USB_SetTurnaroundTime+0xda>
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	4a1c      	ldr	r2, [pc, #112]	; (8009880 <USB_SetTurnaroundTime+0x140>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d802      	bhi.n	800981a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009814:	2307      	movs	r3, #7
 8009816:	617b      	str	r3, [r7, #20]
 8009818:	e00a      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800981a:	2306      	movs	r3, #6
 800981c:	617b      	str	r3, [r7, #20]
 800981e:	e007      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009820:	79fb      	ldrb	r3, [r7, #7]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d102      	bne.n	800982c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009826:	2309      	movs	r3, #9
 8009828:	617b      	str	r3, [r7, #20]
 800982a:	e001      	b.n	8009830 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800982c:	2309      	movs	r3, #9
 800982e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	68db      	ldr	r3, [r3, #12]
 8009834:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	68da      	ldr	r2, [r3, #12]
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	029b      	lsls	r3, r3, #10
 8009844:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009848:	431a      	orrs	r2, r3
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800984e:	2300      	movs	r3, #0
}
 8009850:	4618      	mov	r0, r3
 8009852:	371c      	adds	r7, #28
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr
 800985c:	00d8acbf 	.word	0x00d8acbf
 8009860:	00e4e1bf 	.word	0x00e4e1bf
 8009864:	00f423ff 	.word	0x00f423ff
 8009868:	0106737f 	.word	0x0106737f
 800986c:	011a499f 	.word	0x011a499f
 8009870:	01312cff 	.word	0x01312cff
 8009874:	014ca43f 	.word	0x014ca43f
 8009878:	016e35ff 	.word	0x016e35ff
 800987c:	01a6ab1f 	.word	0x01a6ab1f
 8009880:	01e847ff 	.word	0x01e847ff

08009884 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	689b      	ldr	r3, [r3, #8]
 8009890:	f043 0201 	orr.w	r2, r3, #1
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	370c      	adds	r7, #12
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr

080098a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80098a6:	b480      	push	{r7}
 80098a8:	b083      	sub	sp, #12
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	689b      	ldr	r3, [r3, #8]
 80098b2:	f023 0201 	bic.w	r2, r3, #1
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80098ba:	2300      	movs	r3, #0
}
 80098bc:	4618      	mov	r0, r3
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b082      	sub	sp, #8
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	460b      	mov	r3, r1
 80098d2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	68db      	ldr	r3, [r3, #12]
 80098d8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80098e0:	78fb      	ldrb	r3, [r7, #3]
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d106      	bne.n	80098f4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	60da      	str	r2, [r3, #12]
 80098f2:	e00b      	b.n	800990c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80098f4:	78fb      	ldrb	r3, [r7, #3]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d106      	bne.n	8009908 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	68db      	ldr	r3, [r3, #12]
 80098fe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	60da      	str	r2, [r3, #12]
 8009906:	e001      	b.n	800990c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	e003      	b.n	8009914 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800990c:	2032      	movs	r0, #50	; 0x32
 800990e:	f7fa fc57 	bl	80041c0 <HAL_Delay>

  return HAL_OK;
 8009912:	2300      	movs	r3, #0
}
 8009914:	4618      	mov	r0, r3
 8009916:	3708      	adds	r7, #8
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800991c:	b084      	sub	sp, #16
 800991e:	b580      	push	{r7, lr}
 8009920:	b086      	sub	sp, #24
 8009922:	af00      	add	r7, sp, #0
 8009924:	6078      	str	r0, [r7, #4]
 8009926:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800992a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800992e:	2300      	movs	r3, #0
 8009930:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009936:	2300      	movs	r3, #0
 8009938:	613b      	str	r3, [r7, #16]
 800993a:	e009      	b.n	8009950 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	693b      	ldr	r3, [r7, #16]
 8009940:	3340      	adds	r3, #64	; 0x40
 8009942:	009b      	lsls	r3, r3, #2
 8009944:	4413      	add	r3, r2
 8009946:	2200      	movs	r2, #0
 8009948:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	3301      	adds	r3, #1
 800994e:	613b      	str	r3, [r7, #16]
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	2b0e      	cmp	r3, #14
 8009954:	d9f2      	bls.n	800993c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009956:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009958:	2b00      	cmp	r3, #0
 800995a:	d11c      	bne.n	8009996 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	68fa      	ldr	r2, [r7, #12]
 8009966:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800996a:	f043 0302 	orr.w	r3, r3, #2
 800996e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009974:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	601a      	str	r2, [r3, #0]
 8009994:	e005      	b.n	80099a2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800999a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80099a8:	461a      	mov	r2, r3
 80099aa:	2300      	movs	r3, #0
 80099ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099b4:	4619      	mov	r1, r3
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099bc:	461a      	mov	r2, r3
 80099be:	680b      	ldr	r3, [r1, #0]
 80099c0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80099c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d10c      	bne.n	80099e2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80099c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d104      	bne.n	80099d8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80099ce:	2100      	movs	r1, #0
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f000 f949 	bl	8009c68 <USB_SetDevSpeed>
 80099d6:	e008      	b.n	80099ea <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80099d8:	2101      	movs	r1, #1
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 f944 	bl	8009c68 <USB_SetDevSpeed>
 80099e0:	e003      	b.n	80099ea <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80099e2:	2103      	movs	r1, #3
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 f93f 	bl	8009c68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80099ea:	2110      	movs	r1, #16
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f000 f8f3 	bl	8009bd8 <USB_FlushTxFifo>
 80099f2:	4603      	mov	r3, r0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d001      	beq.n	80099fc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80099f8:	2301      	movs	r3, #1
 80099fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 f911 	bl	8009c24 <USB_FlushRxFifo>
 8009a02:	4603      	mov	r3, r0
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d001      	beq.n	8009a0c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a12:	461a      	mov	r2, r3
 8009a14:	2300      	movs	r3, #0
 8009a16:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a1e:	461a      	mov	r2, r3
 8009a20:	2300      	movs	r3, #0
 8009a22:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009a30:	2300      	movs	r3, #0
 8009a32:	613b      	str	r3, [r7, #16]
 8009a34:	e043      	b.n	8009abe <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	015a      	lsls	r2, r3, #5
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	4413      	add	r3, r2
 8009a3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009a48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009a4c:	d118      	bne.n	8009a80 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d10a      	bne.n	8009a6a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	015a      	lsls	r2, r3, #5
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	4413      	add	r3, r2
 8009a5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a60:	461a      	mov	r2, r3
 8009a62:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009a66:	6013      	str	r3, [r2, #0]
 8009a68:	e013      	b.n	8009a92 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009a6a:	693b      	ldr	r3, [r7, #16]
 8009a6c:	015a      	lsls	r2, r3, #5
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	4413      	add	r3, r2
 8009a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a76:	461a      	mov	r2, r3
 8009a78:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009a7c:	6013      	str	r3, [r2, #0]
 8009a7e:	e008      	b.n	8009a92 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	015a      	lsls	r2, r3, #5
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	4413      	add	r3, r2
 8009a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	2300      	movs	r3, #0
 8009a90:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	015a      	lsls	r2, r3, #5
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	4413      	add	r3, r2
 8009a9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	015a      	lsls	r2, r3, #5
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	4413      	add	r3, r2
 8009aac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009ab6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	3301      	adds	r3, #1
 8009abc:	613b      	str	r3, [r7, #16]
 8009abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac0:	693a      	ldr	r2, [r7, #16]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d3b7      	bcc.n	8009a36 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	613b      	str	r3, [r7, #16]
 8009aca:	e043      	b.n	8009b54 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	015a      	lsls	r2, r3, #5
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	4413      	add	r3, r2
 8009ad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009ade:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ae2:	d118      	bne.n	8009b16 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d10a      	bne.n	8009b00 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	015a      	lsls	r2, r3, #5
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	4413      	add	r3, r2
 8009af2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009af6:	461a      	mov	r2, r3
 8009af8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009afc:	6013      	str	r3, [r2, #0]
 8009afe:	e013      	b.n	8009b28 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	015a      	lsls	r2, r3, #5
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	4413      	add	r3, r2
 8009b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009b12:	6013      	str	r3, [r2, #0]
 8009b14:	e008      	b.n	8009b28 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009b16:	693b      	ldr	r3, [r7, #16]
 8009b18:	015a      	lsls	r2, r3, #5
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	4413      	add	r3, r2
 8009b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b22:	461a      	mov	r2, r3
 8009b24:	2300      	movs	r3, #0
 8009b26:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	015a      	lsls	r2, r3, #5
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	4413      	add	r3, r2
 8009b30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b34:	461a      	mov	r2, r3
 8009b36:	2300      	movs	r3, #0
 8009b38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	015a      	lsls	r2, r3, #5
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	4413      	add	r3, r2
 8009b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b46:	461a      	mov	r2, r3
 8009b48:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009b4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	3301      	adds	r3, #1
 8009b52:	613b      	str	r3, [r7, #16]
 8009b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d3b7      	bcc.n	8009acc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b62:	691b      	ldr	r3, [r3, #16]
 8009b64:	68fa      	ldr	r2, [r7, #12]
 8009b66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b6e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009b7c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d105      	bne.n	8009b90 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	699b      	ldr	r3, [r3, #24]
 8009b88:	f043 0210 	orr.w	r2, r3, #16
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	699a      	ldr	r2, [r3, #24]
 8009b94:	4b0f      	ldr	r3, [pc, #60]	; (8009bd4 <USB_DevInit+0x2b8>)
 8009b96:	4313      	orrs	r3, r2
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d005      	beq.n	8009bae <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	699b      	ldr	r3, [r3, #24]
 8009ba6:	f043 0208 	orr.w	r2, r3, #8
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d107      	bne.n	8009bc4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	699b      	ldr	r3, [r3, #24]
 8009bb8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009bbc:	f043 0304 	orr.w	r3, r3, #4
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3718      	adds	r7, #24
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009bd0:	b004      	add	sp, #16
 8009bd2:	4770      	bx	lr
 8009bd4:	803c3800 	.word	0x803c3800

08009bd8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b085      	sub	sp, #20
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009be2:	2300      	movs	r3, #0
 8009be4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	019b      	lsls	r3, r3, #6
 8009bea:	f043 0220 	orr.w	r2, r3, #32
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	60fb      	str	r3, [r7, #12]
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	4a09      	ldr	r2, [pc, #36]	; (8009c20 <USB_FlushTxFifo+0x48>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d901      	bls.n	8009c04 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009c00:	2303      	movs	r3, #3
 8009c02:	e006      	b.n	8009c12 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	691b      	ldr	r3, [r3, #16]
 8009c08:	f003 0320 	and.w	r3, r3, #32
 8009c0c:	2b20      	cmp	r3, #32
 8009c0e:	d0f0      	beq.n	8009bf2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009c10:	2300      	movs	r3, #0
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3714      	adds	r7, #20
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop
 8009c20:	00030d40 	.word	0x00030d40

08009c24 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b085      	sub	sp, #20
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2210      	movs	r2, #16
 8009c34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	3301      	adds	r3, #1
 8009c3a:	60fb      	str	r3, [r7, #12]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	4a09      	ldr	r2, [pc, #36]	; (8009c64 <USB_FlushRxFifo+0x40>)
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d901      	bls.n	8009c48 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009c44:	2303      	movs	r3, #3
 8009c46:	e006      	b.n	8009c56 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	691b      	ldr	r3, [r3, #16]
 8009c4c:	f003 0310 	and.w	r3, r3, #16
 8009c50:	2b10      	cmp	r3, #16
 8009c52:	d0f0      	beq.n	8009c36 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009c54:	2300      	movs	r3, #0
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3714      	adds	r7, #20
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
 8009c62:	bf00      	nop
 8009c64:	00030d40 	.word	0x00030d40

08009c68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b085      	sub	sp, #20
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
 8009c70:	460b      	mov	r3, r1
 8009c72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	78fb      	ldrb	r3, [r7, #3]
 8009c82:	68f9      	ldr	r1, [r7, #12]
 8009c84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009c8c:	2300      	movs	r3, #0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3714      	adds	r7, #20
 8009c92:	46bd      	mov	sp, r7
 8009c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c98:	4770      	bx	lr

08009c9a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009c9a:	b480      	push	{r7}
 8009c9c:	b087      	sub	sp, #28
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	f003 0306 	and.w	r3, r3, #6
 8009cb2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d102      	bne.n	8009cc0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	75fb      	strb	r3, [r7, #23]
 8009cbe:	e00a      	b.n	8009cd6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2b02      	cmp	r3, #2
 8009cc4:	d002      	beq.n	8009ccc <USB_GetDevSpeed+0x32>
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2b06      	cmp	r3, #6
 8009cca:	d102      	bne.n	8009cd2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009ccc:	2302      	movs	r3, #2
 8009cce:	75fb      	strb	r3, [r7, #23]
 8009cd0:	e001      	b.n	8009cd6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009cd2:	230f      	movs	r3, #15
 8009cd4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	371c      	adds	r7, #28
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b085      	sub	sp, #20
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	785b      	ldrb	r3, [r3, #1]
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	d13a      	bne.n	8009d76 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d06:	69da      	ldr	r2, [r3, #28]
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	f003 030f 	and.w	r3, r3, #15
 8009d10:	2101      	movs	r1, #1
 8009d12:	fa01 f303 	lsl.w	r3, r1, r3
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	68f9      	ldr	r1, [r7, #12]
 8009d1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d1e:	4313      	orrs	r3, r2
 8009d20:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	015a      	lsls	r2, r3, #5
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	4413      	add	r3, r2
 8009d2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d155      	bne.n	8009de4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	015a      	lsls	r2, r3, #5
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	4413      	add	r3, r2
 8009d40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	78db      	ldrb	r3, [r3, #3]
 8009d52:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009d54:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	059b      	lsls	r3, r3, #22
 8009d5a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	68ba      	ldr	r2, [r7, #8]
 8009d60:	0151      	lsls	r1, r2, #5
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	440a      	add	r2, r1
 8009d66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d72:	6013      	str	r3, [r2, #0]
 8009d74:	e036      	b.n	8009de4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d7c:	69da      	ldr	r2, [r3, #28]
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	781b      	ldrb	r3, [r3, #0]
 8009d82:	f003 030f 	and.w	r3, r3, #15
 8009d86:	2101      	movs	r1, #1
 8009d88:	fa01 f303 	lsl.w	r3, r1, r3
 8009d8c:	041b      	lsls	r3, r3, #16
 8009d8e:	68f9      	ldr	r1, [r7, #12]
 8009d90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d94:	4313      	orrs	r3, r2
 8009d96:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	015a      	lsls	r2, r3, #5
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	4413      	add	r3, r2
 8009da0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d11a      	bne.n	8009de4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	015a      	lsls	r2, r3, #5
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	4413      	add	r3, r2
 8009db6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	78db      	ldrb	r3, [r3, #3]
 8009dc8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009dca:	430b      	orrs	r3, r1
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	68ba      	ldr	r2, [r7, #8]
 8009dd0:	0151      	lsls	r1, r2, #5
 8009dd2:	68fa      	ldr	r2, [r7, #12]
 8009dd4:	440a      	add	r2, r1
 8009dd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009dda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009dde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009de2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009de4:	2300      	movs	r3, #0
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3714      	adds	r7, #20
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr
	...

08009df4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	785b      	ldrb	r3, [r3, #1]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d161      	bne.n	8009ed4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	015a      	lsls	r2, r3, #5
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	4413      	add	r3, r2
 8009e18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e22:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e26:	d11f      	bne.n	8009e68 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	015a      	lsls	r2, r3, #5
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	4413      	add	r3, r2
 8009e30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	68ba      	ldr	r2, [r7, #8]
 8009e38:	0151      	lsls	r1, r2, #5
 8009e3a:	68fa      	ldr	r2, [r7, #12]
 8009e3c:	440a      	add	r2, r1
 8009e3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e42:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009e46:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	015a      	lsls	r2, r3, #5
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	4413      	add	r3, r2
 8009e50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	0151      	lsls	r1, r2, #5
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	440a      	add	r2, r1
 8009e5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e62:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009e66:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	781b      	ldrb	r3, [r3, #0]
 8009e74:	f003 030f 	and.w	r3, r3, #15
 8009e78:	2101      	movs	r1, #1
 8009e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	43db      	mvns	r3, r3
 8009e82:	68f9      	ldr	r1, [r7, #12]
 8009e84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009e88:	4013      	ands	r3, r2
 8009e8a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e92:	69da      	ldr	r2, [r3, #28]
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	f003 030f 	and.w	r3, r3, #15
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8009ea2:	b29b      	uxth	r3, r3
 8009ea4:	43db      	mvns	r3, r3
 8009ea6:	68f9      	ldr	r1, [r7, #12]
 8009ea8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009eac:	4013      	ands	r3, r2
 8009eae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	015a      	lsls	r2, r3, #5
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	4413      	add	r3, r2
 8009eb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	0159      	lsls	r1, r3, #5
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	440b      	add	r3, r1
 8009ec6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009eca:	4619      	mov	r1, r3
 8009ecc:	4b35      	ldr	r3, [pc, #212]	; (8009fa4 <USB_DeactivateEndpoint+0x1b0>)
 8009ece:	4013      	ands	r3, r2
 8009ed0:	600b      	str	r3, [r1, #0]
 8009ed2:	e060      	b.n	8009f96 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	015a      	lsls	r2, r3, #5
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	4413      	add	r3, r2
 8009edc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009ee6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009eea:	d11f      	bne.n	8009f2c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	015a      	lsls	r2, r3, #5
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	68ba      	ldr	r2, [r7, #8]
 8009efc:	0151      	lsls	r1, r2, #5
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	440a      	add	r2, r1
 8009f02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f06:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009f0a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	015a      	lsls	r2, r3, #5
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	4413      	add	r3, r2
 8009f14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	68ba      	ldr	r2, [r7, #8]
 8009f1c:	0151      	lsls	r1, r2, #5
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	440a      	add	r2, r1
 8009f22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f26:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009f2a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	f003 030f 	and.w	r3, r3, #15
 8009f3c:	2101      	movs	r1, #1
 8009f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8009f42:	041b      	lsls	r3, r3, #16
 8009f44:	43db      	mvns	r3, r3
 8009f46:	68f9      	ldr	r1, [r7, #12]
 8009f48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009f4c:	4013      	ands	r3, r2
 8009f4e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f56:	69da      	ldr	r2, [r3, #28]
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	781b      	ldrb	r3, [r3, #0]
 8009f5c:	f003 030f 	and.w	r3, r3, #15
 8009f60:	2101      	movs	r1, #1
 8009f62:	fa01 f303 	lsl.w	r3, r1, r3
 8009f66:	041b      	lsls	r3, r3, #16
 8009f68:	43db      	mvns	r3, r3
 8009f6a:	68f9      	ldr	r1, [r7, #12]
 8009f6c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009f70:	4013      	ands	r3, r2
 8009f72:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	015a      	lsls	r2, r3, #5
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	4413      	add	r3, r2
 8009f7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f80:	681a      	ldr	r2, [r3, #0]
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	0159      	lsls	r1, r3, #5
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	440b      	add	r3, r1
 8009f8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f8e:	4619      	mov	r1, r3
 8009f90:	4b05      	ldr	r3, [pc, #20]	; (8009fa8 <USB_DeactivateEndpoint+0x1b4>)
 8009f92:	4013      	ands	r3, r2
 8009f94:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009f96:	2300      	movs	r3, #0
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3714      	adds	r7, #20
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr
 8009fa4:	ec337800 	.word	0xec337800
 8009fa8:	eff37800 	.word	0xeff37800

08009fac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b08a      	sub	sp, #40	; 0x28
 8009fb0:	af02      	add	r7, sp, #8
 8009fb2:	60f8      	str	r0, [r7, #12]
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	4613      	mov	r3, r2
 8009fb8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	781b      	ldrb	r3, [r3, #0]
 8009fc2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	785b      	ldrb	r3, [r3, #1]
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	f040 815c 	bne.w	800a286 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	695b      	ldr	r3, [r3, #20]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d132      	bne.n	800a03c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	015a      	lsls	r2, r3, #5
 8009fda:	69fb      	ldr	r3, [r7, #28]
 8009fdc:	4413      	add	r3, r2
 8009fde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fe2:	691b      	ldr	r3, [r3, #16]
 8009fe4:	69ba      	ldr	r2, [r7, #24]
 8009fe6:	0151      	lsls	r1, r2, #5
 8009fe8:	69fa      	ldr	r2, [r7, #28]
 8009fea:	440a      	add	r2, r1
 8009fec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ff0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009ff4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009ff8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ffa:	69bb      	ldr	r3, [r7, #24]
 8009ffc:	015a      	lsls	r2, r3, #5
 8009ffe:	69fb      	ldr	r3, [r7, #28]
 800a000:	4413      	add	r3, r2
 800a002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a006:	691b      	ldr	r3, [r3, #16]
 800a008:	69ba      	ldr	r2, [r7, #24]
 800a00a:	0151      	lsls	r1, r2, #5
 800a00c:	69fa      	ldr	r2, [r7, #28]
 800a00e:	440a      	add	r2, r1
 800a010:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a014:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a018:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	015a      	lsls	r2, r3, #5
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	4413      	add	r3, r2
 800a022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a026:	691b      	ldr	r3, [r3, #16]
 800a028:	69ba      	ldr	r2, [r7, #24]
 800a02a:	0151      	lsls	r1, r2, #5
 800a02c:	69fa      	ldr	r2, [r7, #28]
 800a02e:	440a      	add	r2, r1
 800a030:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a034:	0cdb      	lsrs	r3, r3, #19
 800a036:	04db      	lsls	r3, r3, #19
 800a038:	6113      	str	r3, [r2, #16]
 800a03a:	e074      	b.n	800a126 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a03c:	69bb      	ldr	r3, [r7, #24]
 800a03e:	015a      	lsls	r2, r3, #5
 800a040:	69fb      	ldr	r3, [r7, #28]
 800a042:	4413      	add	r3, r2
 800a044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a048:	691b      	ldr	r3, [r3, #16]
 800a04a:	69ba      	ldr	r2, [r7, #24]
 800a04c:	0151      	lsls	r1, r2, #5
 800a04e:	69fa      	ldr	r2, [r7, #28]
 800a050:	440a      	add	r2, r1
 800a052:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a056:	0cdb      	lsrs	r3, r3, #19
 800a058:	04db      	lsls	r3, r3, #19
 800a05a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a05c:	69bb      	ldr	r3, [r7, #24]
 800a05e:	015a      	lsls	r2, r3, #5
 800a060:	69fb      	ldr	r3, [r7, #28]
 800a062:	4413      	add	r3, r2
 800a064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a068:	691b      	ldr	r3, [r3, #16]
 800a06a:	69ba      	ldr	r2, [r7, #24]
 800a06c:	0151      	lsls	r1, r2, #5
 800a06e:	69fa      	ldr	r2, [r7, #28]
 800a070:	440a      	add	r2, r1
 800a072:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a076:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a07a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a07e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a080:	69bb      	ldr	r3, [r7, #24]
 800a082:	015a      	lsls	r2, r3, #5
 800a084:	69fb      	ldr	r3, [r7, #28]
 800a086:	4413      	add	r3, r2
 800a088:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a08c:	691a      	ldr	r2, [r3, #16]
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	6959      	ldr	r1, [r3, #20]
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	440b      	add	r3, r1
 800a098:	1e59      	subs	r1, r3, #1
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	689b      	ldr	r3, [r3, #8]
 800a09e:	fbb1 f3f3 	udiv	r3, r1, r3
 800a0a2:	04d9      	lsls	r1, r3, #19
 800a0a4:	4b9d      	ldr	r3, [pc, #628]	; (800a31c <USB_EPStartXfer+0x370>)
 800a0a6:	400b      	ands	r3, r1
 800a0a8:	69b9      	ldr	r1, [r7, #24]
 800a0aa:	0148      	lsls	r0, r1, #5
 800a0ac:	69f9      	ldr	r1, [r7, #28]
 800a0ae:	4401      	add	r1, r0
 800a0b0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a0b4:	4313      	orrs	r3, r2
 800a0b6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a0b8:	69bb      	ldr	r3, [r7, #24]
 800a0ba:	015a      	lsls	r2, r3, #5
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	4413      	add	r3, r2
 800a0c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0c4:	691a      	ldr	r2, [r3, #16]
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	695b      	ldr	r3, [r3, #20]
 800a0ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a0ce:	69b9      	ldr	r1, [r7, #24]
 800a0d0:	0148      	lsls	r0, r1, #5
 800a0d2:	69f9      	ldr	r1, [r7, #28]
 800a0d4:	4401      	add	r1, r0
 800a0d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	78db      	ldrb	r3, [r3, #3]
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	d11f      	bne.n	800a126 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a0e6:	69bb      	ldr	r3, [r7, #24]
 800a0e8:	015a      	lsls	r2, r3, #5
 800a0ea:	69fb      	ldr	r3, [r7, #28]
 800a0ec:	4413      	add	r3, r2
 800a0ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0f2:	691b      	ldr	r3, [r3, #16]
 800a0f4:	69ba      	ldr	r2, [r7, #24]
 800a0f6:	0151      	lsls	r1, r2, #5
 800a0f8:	69fa      	ldr	r2, [r7, #28]
 800a0fa:	440a      	add	r2, r1
 800a0fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a100:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a104:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a106:	69bb      	ldr	r3, [r7, #24]
 800a108:	015a      	lsls	r2, r3, #5
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	4413      	add	r3, r2
 800a10e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a112:	691b      	ldr	r3, [r3, #16]
 800a114:	69ba      	ldr	r2, [r7, #24]
 800a116:	0151      	lsls	r1, r2, #5
 800a118:	69fa      	ldr	r2, [r7, #28]
 800a11a:	440a      	add	r2, r1
 800a11c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a120:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a124:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a126:	79fb      	ldrb	r3, [r7, #7]
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d14b      	bne.n	800a1c4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	691b      	ldr	r3, [r3, #16]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d009      	beq.n	800a148 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a140:	461a      	mov	r2, r3
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	691b      	ldr	r3, [r3, #16]
 800a146:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	78db      	ldrb	r3, [r3, #3]
 800a14c:	2b01      	cmp	r3, #1
 800a14e:	d128      	bne.n	800a1a2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d110      	bne.n	800a182 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	015a      	lsls	r2, r3, #5
 800a164:	69fb      	ldr	r3, [r7, #28]
 800a166:	4413      	add	r3, r2
 800a168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	69ba      	ldr	r2, [r7, #24]
 800a170:	0151      	lsls	r1, r2, #5
 800a172:	69fa      	ldr	r2, [r7, #28]
 800a174:	440a      	add	r2, r1
 800a176:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a17a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a17e:	6013      	str	r3, [r2, #0]
 800a180:	e00f      	b.n	800a1a2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a182:	69bb      	ldr	r3, [r7, #24]
 800a184:	015a      	lsls	r2, r3, #5
 800a186:	69fb      	ldr	r3, [r7, #28]
 800a188:	4413      	add	r3, r2
 800a18a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	69ba      	ldr	r2, [r7, #24]
 800a192:	0151      	lsls	r1, r2, #5
 800a194:	69fa      	ldr	r2, [r7, #28]
 800a196:	440a      	add	r2, r1
 800a198:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a19c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1a0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a1a2:	69bb      	ldr	r3, [r7, #24]
 800a1a4:	015a      	lsls	r2, r3, #5
 800a1a6:	69fb      	ldr	r3, [r7, #28]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	69ba      	ldr	r2, [r7, #24]
 800a1b2:	0151      	lsls	r1, r2, #5
 800a1b4:	69fa      	ldr	r2, [r7, #28]
 800a1b6:	440a      	add	r2, r1
 800a1b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a1c0:	6013      	str	r3, [r2, #0]
 800a1c2:	e12f      	b.n	800a424 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	015a      	lsls	r2, r3, #5
 800a1c8:	69fb      	ldr	r3, [r7, #28]
 800a1ca:	4413      	add	r3, r2
 800a1cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	69ba      	ldr	r2, [r7, #24]
 800a1d4:	0151      	lsls	r1, r2, #5
 800a1d6:	69fa      	ldr	r2, [r7, #28]
 800a1d8:	440a      	add	r2, r1
 800a1da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a1e2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	78db      	ldrb	r3, [r3, #3]
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d015      	beq.n	800a218 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	695b      	ldr	r3, [r3, #20]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	f000 8117 	beq.w	800a424 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a1f6:	69fb      	ldr	r3, [r7, #28]
 800a1f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	f003 030f 	and.w	r3, r3, #15
 800a206:	2101      	movs	r1, #1
 800a208:	fa01 f303 	lsl.w	r3, r1, r3
 800a20c:	69f9      	ldr	r1, [r7, #28]
 800a20e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a212:	4313      	orrs	r3, r2
 800a214:	634b      	str	r3, [r1, #52]	; 0x34
 800a216:	e105      	b.n	800a424 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a218:	69fb      	ldr	r3, [r7, #28]
 800a21a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a21e:	689b      	ldr	r3, [r3, #8]
 800a220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a224:	2b00      	cmp	r3, #0
 800a226:	d110      	bne.n	800a24a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	015a      	lsls	r2, r3, #5
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	4413      	add	r3, r2
 800a230:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	69ba      	ldr	r2, [r7, #24]
 800a238:	0151      	lsls	r1, r2, #5
 800a23a:	69fa      	ldr	r2, [r7, #28]
 800a23c:	440a      	add	r2, r1
 800a23e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a242:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a246:	6013      	str	r3, [r2, #0]
 800a248:	e00f      	b.n	800a26a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	015a      	lsls	r2, r3, #5
 800a24e:	69fb      	ldr	r3, [r7, #28]
 800a250:	4413      	add	r3, r2
 800a252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	69ba      	ldr	r2, [r7, #24]
 800a25a:	0151      	lsls	r1, r2, #5
 800a25c:	69fa      	ldr	r2, [r7, #28]
 800a25e:	440a      	add	r2, r1
 800a260:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a268:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	68d9      	ldr	r1, [r3, #12]
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	781a      	ldrb	r2, [r3, #0]
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	695b      	ldr	r3, [r3, #20]
 800a276:	b298      	uxth	r0, r3
 800a278:	79fb      	ldrb	r3, [r7, #7]
 800a27a:	9300      	str	r3, [sp, #0]
 800a27c:	4603      	mov	r3, r0
 800a27e:	68f8      	ldr	r0, [r7, #12]
 800a280:	f000 fa2b 	bl	800a6da <USB_WritePacket>
 800a284:	e0ce      	b.n	800a424 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a286:	69bb      	ldr	r3, [r7, #24]
 800a288:	015a      	lsls	r2, r3, #5
 800a28a:	69fb      	ldr	r3, [r7, #28]
 800a28c:	4413      	add	r3, r2
 800a28e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a292:	691b      	ldr	r3, [r3, #16]
 800a294:	69ba      	ldr	r2, [r7, #24]
 800a296:	0151      	lsls	r1, r2, #5
 800a298:	69fa      	ldr	r2, [r7, #28]
 800a29a:	440a      	add	r2, r1
 800a29c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2a0:	0cdb      	lsrs	r3, r3, #19
 800a2a2:	04db      	lsls	r3, r3, #19
 800a2a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a2a6:	69bb      	ldr	r3, [r7, #24]
 800a2a8:	015a      	lsls	r2, r3, #5
 800a2aa:	69fb      	ldr	r3, [r7, #28]
 800a2ac:	4413      	add	r3, r2
 800a2ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2b2:	691b      	ldr	r3, [r3, #16]
 800a2b4:	69ba      	ldr	r2, [r7, #24]
 800a2b6:	0151      	lsls	r1, r2, #5
 800a2b8:	69fa      	ldr	r2, [r7, #28]
 800a2ba:	440a      	add	r2, r1
 800a2bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a2c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a2c8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	695b      	ldr	r3, [r3, #20]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d126      	bne.n	800a320 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a2d2:	69bb      	ldr	r3, [r7, #24]
 800a2d4:	015a      	lsls	r2, r3, #5
 800a2d6:	69fb      	ldr	r3, [r7, #28]
 800a2d8:	4413      	add	r3, r2
 800a2da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2de:	691a      	ldr	r2, [r3, #16]
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	689b      	ldr	r3, [r3, #8]
 800a2e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2e8:	69b9      	ldr	r1, [r7, #24]
 800a2ea:	0148      	lsls	r0, r1, #5
 800a2ec:	69f9      	ldr	r1, [r7, #28]
 800a2ee:	4401      	add	r1, r0
 800a2f0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a2f8:	69bb      	ldr	r3, [r7, #24]
 800a2fa:	015a      	lsls	r2, r3, #5
 800a2fc:	69fb      	ldr	r3, [r7, #28]
 800a2fe:	4413      	add	r3, r2
 800a300:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a304:	691b      	ldr	r3, [r3, #16]
 800a306:	69ba      	ldr	r2, [r7, #24]
 800a308:	0151      	lsls	r1, r2, #5
 800a30a:	69fa      	ldr	r2, [r7, #28]
 800a30c:	440a      	add	r2, r1
 800a30e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a312:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a316:	6113      	str	r3, [r2, #16]
 800a318:	e036      	b.n	800a388 <USB_EPStartXfer+0x3dc>
 800a31a:	bf00      	nop
 800a31c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	695a      	ldr	r2, [r3, #20]
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	689b      	ldr	r3, [r3, #8]
 800a328:	4413      	add	r3, r2
 800a32a:	1e5a      	subs	r2, r3, #1
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	fbb2 f3f3 	udiv	r3, r2, r3
 800a334:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a336:	69bb      	ldr	r3, [r7, #24]
 800a338:	015a      	lsls	r2, r3, #5
 800a33a:	69fb      	ldr	r3, [r7, #28]
 800a33c:	4413      	add	r3, r2
 800a33e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a342:	691a      	ldr	r2, [r3, #16]
 800a344:	8afb      	ldrh	r3, [r7, #22]
 800a346:	04d9      	lsls	r1, r3, #19
 800a348:	4b39      	ldr	r3, [pc, #228]	; (800a430 <USB_EPStartXfer+0x484>)
 800a34a:	400b      	ands	r3, r1
 800a34c:	69b9      	ldr	r1, [r7, #24]
 800a34e:	0148      	lsls	r0, r1, #5
 800a350:	69f9      	ldr	r1, [r7, #28]
 800a352:	4401      	add	r1, r0
 800a354:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a358:	4313      	orrs	r3, r2
 800a35a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a35c:	69bb      	ldr	r3, [r7, #24]
 800a35e:	015a      	lsls	r2, r3, #5
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	4413      	add	r3, r2
 800a364:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a368:	691a      	ldr	r2, [r3, #16]
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	8af9      	ldrh	r1, [r7, #22]
 800a370:	fb01 f303 	mul.w	r3, r1, r3
 800a374:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a378:	69b9      	ldr	r1, [r7, #24]
 800a37a:	0148      	lsls	r0, r1, #5
 800a37c:	69f9      	ldr	r1, [r7, #28]
 800a37e:	4401      	add	r1, r0
 800a380:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a384:	4313      	orrs	r3, r2
 800a386:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a388:	79fb      	ldrb	r3, [r7, #7]
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d10d      	bne.n	800a3aa <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d009      	beq.n	800a3aa <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	68d9      	ldr	r1, [r3, #12]
 800a39a:	69bb      	ldr	r3, [r7, #24]
 800a39c:	015a      	lsls	r2, r3, #5
 800a39e:	69fb      	ldr	r3, [r7, #28]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3a6:	460a      	mov	r2, r1
 800a3a8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	78db      	ldrb	r3, [r3, #3]
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d128      	bne.n	800a404 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a3b2:	69fb      	ldr	r3, [r7, #28]
 800a3b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3b8:	689b      	ldr	r3, [r3, #8]
 800a3ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d110      	bne.n	800a3e4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a3c2:	69bb      	ldr	r3, [r7, #24]
 800a3c4:	015a      	lsls	r2, r3, #5
 800a3c6:	69fb      	ldr	r3, [r7, #28]
 800a3c8:	4413      	add	r3, r2
 800a3ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	69ba      	ldr	r2, [r7, #24]
 800a3d2:	0151      	lsls	r1, r2, #5
 800a3d4:	69fa      	ldr	r2, [r7, #28]
 800a3d6:	440a      	add	r2, r1
 800a3d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a3dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a3e0:	6013      	str	r3, [r2, #0]
 800a3e2:	e00f      	b.n	800a404 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a3e4:	69bb      	ldr	r3, [r7, #24]
 800a3e6:	015a      	lsls	r2, r3, #5
 800a3e8:	69fb      	ldr	r3, [r7, #28]
 800a3ea:	4413      	add	r3, r2
 800a3ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	69ba      	ldr	r2, [r7, #24]
 800a3f4:	0151      	lsls	r1, r2, #5
 800a3f6:	69fa      	ldr	r2, [r7, #28]
 800a3f8:	440a      	add	r2, r1
 800a3fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a3fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a402:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	015a      	lsls	r2, r3, #5
 800a408:	69fb      	ldr	r3, [r7, #28]
 800a40a:	4413      	add	r3, r2
 800a40c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	69ba      	ldr	r2, [r7, #24]
 800a414:	0151      	lsls	r1, r2, #5
 800a416:	69fa      	ldr	r2, [r7, #28]
 800a418:	440a      	add	r2, r1
 800a41a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a41e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a422:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a424:	2300      	movs	r3, #0
}
 800a426:	4618      	mov	r0, r3
 800a428:	3720      	adds	r7, #32
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	1ff80000 	.word	0x1ff80000

0800a434 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a434:	b480      	push	{r7}
 800a436:	b087      	sub	sp, #28
 800a438:	af00      	add	r7, sp, #0
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	60b9      	str	r1, [r7, #8]
 800a43e:	4613      	mov	r3, r2
 800a440:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	785b      	ldrb	r3, [r3, #1]
 800a450:	2b01      	cmp	r3, #1
 800a452:	f040 80cd 	bne.w	800a5f0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	695b      	ldr	r3, [r3, #20]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d132      	bne.n	800a4c4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	015a      	lsls	r2, r3, #5
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	4413      	add	r3, r2
 800a466:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a46a:	691b      	ldr	r3, [r3, #16]
 800a46c:	693a      	ldr	r2, [r7, #16]
 800a46e:	0151      	lsls	r1, r2, #5
 800a470:	697a      	ldr	r2, [r7, #20]
 800a472:	440a      	add	r2, r1
 800a474:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a478:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a47c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a480:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	015a      	lsls	r2, r3, #5
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	4413      	add	r3, r2
 800a48a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a48e:	691b      	ldr	r3, [r3, #16]
 800a490:	693a      	ldr	r2, [r7, #16]
 800a492:	0151      	lsls	r1, r2, #5
 800a494:	697a      	ldr	r2, [r7, #20]
 800a496:	440a      	add	r2, r1
 800a498:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a49c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a4a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	015a      	lsls	r2, r3, #5
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	4413      	add	r3, r2
 800a4aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4ae:	691b      	ldr	r3, [r3, #16]
 800a4b0:	693a      	ldr	r2, [r7, #16]
 800a4b2:	0151      	lsls	r1, r2, #5
 800a4b4:	697a      	ldr	r2, [r7, #20]
 800a4b6:	440a      	add	r2, r1
 800a4b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4bc:	0cdb      	lsrs	r3, r3, #19
 800a4be:	04db      	lsls	r3, r3, #19
 800a4c0:	6113      	str	r3, [r2, #16]
 800a4c2:	e04e      	b.n	800a562 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	015a      	lsls	r2, r3, #5
 800a4c8:	697b      	ldr	r3, [r7, #20]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4d0:	691b      	ldr	r3, [r3, #16]
 800a4d2:	693a      	ldr	r2, [r7, #16]
 800a4d4:	0151      	lsls	r1, r2, #5
 800a4d6:	697a      	ldr	r2, [r7, #20]
 800a4d8:	440a      	add	r2, r1
 800a4da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4de:	0cdb      	lsrs	r3, r3, #19
 800a4e0:	04db      	lsls	r3, r3, #19
 800a4e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	015a      	lsls	r2, r3, #5
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	4413      	add	r3, r2
 800a4ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4f0:	691b      	ldr	r3, [r3, #16]
 800a4f2:	693a      	ldr	r2, [r7, #16]
 800a4f4:	0151      	lsls	r1, r2, #5
 800a4f6:	697a      	ldr	r2, [r7, #20]
 800a4f8:	440a      	add	r2, r1
 800a4fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a502:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a506:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	695a      	ldr	r2, [r3, #20]
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	689b      	ldr	r3, [r3, #8]
 800a510:	429a      	cmp	r2, r3
 800a512:	d903      	bls.n	800a51c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	689a      	ldr	r2, [r3, #8]
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	015a      	lsls	r2, r3, #5
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	4413      	add	r3, r2
 800a524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a528:	691b      	ldr	r3, [r3, #16]
 800a52a:	693a      	ldr	r2, [r7, #16]
 800a52c:	0151      	lsls	r1, r2, #5
 800a52e:	697a      	ldr	r2, [r7, #20]
 800a530:	440a      	add	r2, r1
 800a532:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a536:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a53a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	015a      	lsls	r2, r3, #5
 800a540:	697b      	ldr	r3, [r7, #20]
 800a542:	4413      	add	r3, r2
 800a544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a548:	691a      	ldr	r2, [r3, #16]
 800a54a:	68bb      	ldr	r3, [r7, #8]
 800a54c:	695b      	ldr	r3, [r3, #20]
 800a54e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a552:	6939      	ldr	r1, [r7, #16]
 800a554:	0148      	lsls	r0, r1, #5
 800a556:	6979      	ldr	r1, [r7, #20]
 800a558:	4401      	add	r1, r0
 800a55a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a55e:	4313      	orrs	r3, r2
 800a560:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a562:	79fb      	ldrb	r3, [r7, #7]
 800a564:	2b01      	cmp	r3, #1
 800a566:	d11e      	bne.n	800a5a6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	691b      	ldr	r3, [r3, #16]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d009      	beq.n	800a584 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	015a      	lsls	r2, r3, #5
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	4413      	add	r3, r2
 800a578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a57c:	461a      	mov	r2, r3
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	691b      	ldr	r3, [r3, #16]
 800a582:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	015a      	lsls	r2, r3, #5
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	4413      	add	r3, r2
 800a58c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	693a      	ldr	r2, [r7, #16]
 800a594:	0151      	lsls	r1, r2, #5
 800a596:	697a      	ldr	r2, [r7, #20]
 800a598:	440a      	add	r2, r1
 800a59a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a59e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a5a2:	6013      	str	r3, [r2, #0]
 800a5a4:	e092      	b.n	800a6cc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	015a      	lsls	r2, r3, #5
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	4413      	add	r3, r2
 800a5ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	693a      	ldr	r2, [r7, #16]
 800a5b6:	0151      	lsls	r1, r2, #5
 800a5b8:	697a      	ldr	r2, [r7, #20]
 800a5ba:	440a      	add	r2, r1
 800a5bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a5c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a5c4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	695b      	ldr	r3, [r3, #20]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d07e      	beq.n	800a6cc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a5ce:	697b      	ldr	r3, [r7, #20]
 800a5d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	f003 030f 	and.w	r3, r3, #15
 800a5de:	2101      	movs	r1, #1
 800a5e0:	fa01 f303 	lsl.w	r3, r1, r3
 800a5e4:	6979      	ldr	r1, [r7, #20]
 800a5e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	634b      	str	r3, [r1, #52]	; 0x34
 800a5ee:	e06d      	b.n	800a6cc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	015a      	lsls	r2, r3, #5
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	4413      	add	r3, r2
 800a5f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5fc:	691b      	ldr	r3, [r3, #16]
 800a5fe:	693a      	ldr	r2, [r7, #16]
 800a600:	0151      	lsls	r1, r2, #5
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	440a      	add	r2, r1
 800a606:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a60a:	0cdb      	lsrs	r3, r3, #19
 800a60c:	04db      	lsls	r3, r3, #19
 800a60e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a610:	693b      	ldr	r3, [r7, #16]
 800a612:	015a      	lsls	r2, r3, #5
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	4413      	add	r3, r2
 800a618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a61c:	691b      	ldr	r3, [r3, #16]
 800a61e:	693a      	ldr	r2, [r7, #16]
 800a620:	0151      	lsls	r1, r2, #5
 800a622:	697a      	ldr	r2, [r7, #20]
 800a624:	440a      	add	r2, r1
 800a626:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a62a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a62e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a632:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	695b      	ldr	r3, [r3, #20]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d003      	beq.n	800a644 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	689a      	ldr	r2, [r3, #8]
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	015a      	lsls	r2, r3, #5
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	4413      	add	r3, r2
 800a64c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	693a      	ldr	r2, [r7, #16]
 800a654:	0151      	lsls	r1, r2, #5
 800a656:	697a      	ldr	r2, [r7, #20]
 800a658:	440a      	add	r2, r1
 800a65a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a65e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a662:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800a664:	693b      	ldr	r3, [r7, #16]
 800a666:	015a      	lsls	r2, r3, #5
 800a668:	697b      	ldr	r3, [r7, #20]
 800a66a:	4413      	add	r3, r2
 800a66c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a670:	691a      	ldr	r2, [r3, #16]
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	689b      	ldr	r3, [r3, #8]
 800a676:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a67a:	6939      	ldr	r1, [r7, #16]
 800a67c:	0148      	lsls	r0, r1, #5
 800a67e:	6979      	ldr	r1, [r7, #20]
 800a680:	4401      	add	r1, r0
 800a682:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a686:	4313      	orrs	r3, r2
 800a688:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a68a:	79fb      	ldrb	r3, [r7, #7]
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d10d      	bne.n	800a6ac <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	68db      	ldr	r3, [r3, #12]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d009      	beq.n	800a6ac <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	68d9      	ldr	r1, [r3, #12]
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	015a      	lsls	r2, r3, #5
 800a6a0:	697b      	ldr	r3, [r7, #20]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6a8:	460a      	mov	r2, r1
 800a6aa:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a6ac:	693b      	ldr	r3, [r7, #16]
 800a6ae:	015a      	lsls	r2, r3, #5
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	4413      	add	r3, r2
 800a6b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	693a      	ldr	r2, [r7, #16]
 800a6bc:	0151      	lsls	r1, r2, #5
 800a6be:	697a      	ldr	r2, [r7, #20]
 800a6c0:	440a      	add	r2, r1
 800a6c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a6c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a6ca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a6cc:	2300      	movs	r3, #0
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	371c      	adds	r7, #28
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d8:	4770      	bx	lr

0800a6da <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a6da:	b480      	push	{r7}
 800a6dc:	b089      	sub	sp, #36	; 0x24
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	60f8      	str	r0, [r7, #12]
 800a6e2:	60b9      	str	r1, [r7, #8]
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	71fb      	strb	r3, [r7, #7]
 800a6ec:	4613      	mov	r3, r2
 800a6ee:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a6f8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d11a      	bne.n	800a736 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a700:	88bb      	ldrh	r3, [r7, #4]
 800a702:	3303      	adds	r3, #3
 800a704:	089b      	lsrs	r3, r3, #2
 800a706:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a708:	2300      	movs	r3, #0
 800a70a:	61bb      	str	r3, [r7, #24]
 800a70c:	e00f      	b.n	800a72e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a70e:	79fb      	ldrb	r3, [r7, #7]
 800a710:	031a      	lsls	r2, r3, #12
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	4413      	add	r3, r2
 800a716:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a71a:	461a      	mov	r2, r3
 800a71c:	69fb      	ldr	r3, [r7, #28]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a722:	69fb      	ldr	r3, [r7, #28]
 800a724:	3304      	adds	r3, #4
 800a726:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	3301      	adds	r3, #1
 800a72c:	61bb      	str	r3, [r7, #24]
 800a72e:	69ba      	ldr	r2, [r7, #24]
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	429a      	cmp	r2, r3
 800a734:	d3eb      	bcc.n	800a70e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a736:	2300      	movs	r3, #0
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3724      	adds	r7, #36	; 0x24
 800a73c:	46bd      	mov	sp, r7
 800a73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a742:	4770      	bx	lr

0800a744 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a744:	b480      	push	{r7}
 800a746:	b089      	sub	sp, #36	; 0x24
 800a748:	af00      	add	r7, sp, #0
 800a74a:	60f8      	str	r0, [r7, #12]
 800a74c:	60b9      	str	r1, [r7, #8]
 800a74e:	4613      	mov	r3, r2
 800a750:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a75a:	88fb      	ldrh	r3, [r7, #6]
 800a75c:	3303      	adds	r3, #3
 800a75e:	089b      	lsrs	r3, r3, #2
 800a760:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a762:	2300      	movs	r3, #0
 800a764:	61bb      	str	r3, [r7, #24]
 800a766:	e00b      	b.n	800a780 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a76e:	681a      	ldr	r2, [r3, #0]
 800a770:	69fb      	ldr	r3, [r7, #28]
 800a772:	601a      	str	r2, [r3, #0]
    pDest++;
 800a774:	69fb      	ldr	r3, [r7, #28]
 800a776:	3304      	adds	r3, #4
 800a778:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a77a:	69bb      	ldr	r3, [r7, #24]
 800a77c:	3301      	adds	r3, #1
 800a77e:	61bb      	str	r3, [r7, #24]
 800a780:	69ba      	ldr	r2, [r7, #24]
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	429a      	cmp	r2, r3
 800a786:	d3ef      	bcc.n	800a768 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a788:	69fb      	ldr	r3, [r7, #28]
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3724      	adds	r7, #36	; 0x24
 800a78e:	46bd      	mov	sp, r7
 800a790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a794:	4770      	bx	lr

0800a796 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a796:	b480      	push	{r7}
 800a798:	b085      	sub	sp, #20
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	6078      	str	r0, [r7, #4]
 800a79e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	785b      	ldrb	r3, [r3, #1]
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d12c      	bne.n	800a80c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	015a      	lsls	r2, r3, #5
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	db12      	blt.n	800a7ea <USB_EPSetStall+0x54>
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d00f      	beq.n	800a7ea <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	015a      	lsls	r2, r3, #5
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	4413      	add	r3, r2
 800a7d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	68ba      	ldr	r2, [r7, #8]
 800a7da:	0151      	lsls	r1, r2, #5
 800a7dc:	68fa      	ldr	r2, [r7, #12]
 800a7de:	440a      	add	r2, r1
 800a7e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a7e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a7e8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	015a      	lsls	r2, r3, #5
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	4413      	add	r3, r2
 800a7f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	68ba      	ldr	r2, [r7, #8]
 800a7fa:	0151      	lsls	r1, r2, #5
 800a7fc:	68fa      	ldr	r2, [r7, #12]
 800a7fe:	440a      	add	r2, r1
 800a800:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a804:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a808:	6013      	str	r3, [r2, #0]
 800a80a:	e02b      	b.n	800a864 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	015a      	lsls	r2, r3, #5
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	4413      	add	r3, r2
 800a814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	db12      	blt.n	800a844 <USB_EPSetStall+0xae>
 800a81e:	68bb      	ldr	r3, [r7, #8]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d00f      	beq.n	800a844 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	015a      	lsls	r2, r3, #5
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	4413      	add	r3, r2
 800a82c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	68ba      	ldr	r2, [r7, #8]
 800a834:	0151      	lsls	r1, r2, #5
 800a836:	68fa      	ldr	r2, [r7, #12]
 800a838:	440a      	add	r2, r1
 800a83a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a83e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a842:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	015a      	lsls	r2, r3, #5
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	4413      	add	r3, r2
 800a84c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	68ba      	ldr	r2, [r7, #8]
 800a854:	0151      	lsls	r1, r2, #5
 800a856:	68fa      	ldr	r2, [r7, #12]
 800a858:	440a      	add	r2, r1
 800a85a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a85e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a862:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a864:	2300      	movs	r3, #0
}
 800a866:	4618      	mov	r0, r3
 800a868:	3714      	adds	r7, #20
 800a86a:	46bd      	mov	sp, r7
 800a86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a870:	4770      	bx	lr

0800a872 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a872:	b480      	push	{r7}
 800a874:	b085      	sub	sp, #20
 800a876:	af00      	add	r7, sp, #0
 800a878:	6078      	str	r0, [r7, #4]
 800a87a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	781b      	ldrb	r3, [r3, #0]
 800a884:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	785b      	ldrb	r3, [r3, #1]
 800a88a:	2b01      	cmp	r3, #1
 800a88c:	d128      	bne.n	800a8e0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	015a      	lsls	r2, r3, #5
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	4413      	add	r3, r2
 800a896:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	68ba      	ldr	r2, [r7, #8]
 800a89e:	0151      	lsls	r1, r2, #5
 800a8a0:	68fa      	ldr	r2, [r7, #12]
 800a8a2:	440a      	add	r2, r1
 800a8a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a8ac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	78db      	ldrb	r3, [r3, #3]
 800a8b2:	2b03      	cmp	r3, #3
 800a8b4:	d003      	beq.n	800a8be <USB_EPClearStall+0x4c>
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	78db      	ldrb	r3, [r3, #3]
 800a8ba:	2b02      	cmp	r3, #2
 800a8bc:	d138      	bne.n	800a930 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	015a      	lsls	r2, r3, #5
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	4413      	add	r3, r2
 800a8c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	68ba      	ldr	r2, [r7, #8]
 800a8ce:	0151      	lsls	r1, r2, #5
 800a8d0:	68fa      	ldr	r2, [r7, #12]
 800a8d2:	440a      	add	r2, r1
 800a8d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8dc:	6013      	str	r3, [r2, #0]
 800a8de:	e027      	b.n	800a930 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	015a      	lsls	r2, r3, #5
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	4413      	add	r3, r2
 800a8e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	68ba      	ldr	r2, [r7, #8]
 800a8f0:	0151      	lsls	r1, r2, #5
 800a8f2:	68fa      	ldr	r2, [r7, #12]
 800a8f4:	440a      	add	r2, r1
 800a8f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a8fa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a8fe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	78db      	ldrb	r3, [r3, #3]
 800a904:	2b03      	cmp	r3, #3
 800a906:	d003      	beq.n	800a910 <USB_EPClearStall+0x9e>
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	78db      	ldrb	r3, [r3, #3]
 800a90c:	2b02      	cmp	r3, #2
 800a90e:	d10f      	bne.n	800a930 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	015a      	lsls	r2, r3, #5
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	4413      	add	r3, r2
 800a918:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	68ba      	ldr	r2, [r7, #8]
 800a920:	0151      	lsls	r1, r2, #5
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	440a      	add	r2, r1
 800a926:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a92a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a92e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a930:	2300      	movs	r3, #0
}
 800a932:	4618      	mov	r0, r3
 800a934:	3714      	adds	r7, #20
 800a936:	46bd      	mov	sp, r7
 800a938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93c:	4770      	bx	lr

0800a93e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a93e:	b480      	push	{r7}
 800a940:	b085      	sub	sp, #20
 800a942:	af00      	add	r7, sp, #0
 800a944:	6078      	str	r0, [r7, #4]
 800a946:	460b      	mov	r3, r1
 800a948:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	68fa      	ldr	r2, [r7, #12]
 800a958:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a95c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a960:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a968:	681a      	ldr	r2, [r3, #0]
 800a96a:	78fb      	ldrb	r3, [r7, #3]
 800a96c:	011b      	lsls	r3, r3, #4
 800a96e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a972:	68f9      	ldr	r1, [r7, #12]
 800a974:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a978:	4313      	orrs	r3, r2
 800a97a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a97c:	2300      	movs	r3, #0
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3714      	adds	r7, #20
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr

0800a98a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a98a:	b480      	push	{r7}
 800a98c:	b085      	sub	sp, #20
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	68fa      	ldr	r2, [r7, #12]
 800a9a0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a9a4:	f023 0303 	bic.w	r3, r3, #3
 800a9a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9b8:	f023 0302 	bic.w	r3, r3, #2
 800a9bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a9be:	2300      	movs	r3, #0
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	3714      	adds	r7, #20
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ca:	4770      	bx	lr

0800a9cc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b085      	sub	sp, #20
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	68fa      	ldr	r2, [r7, #12]
 800a9e2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a9e6:	f023 0303 	bic.w	r3, r3, #3
 800a9ea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	68fa      	ldr	r2, [r7, #12]
 800a9f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9fa:	f043 0302 	orr.w	r3, r3, #2
 800a9fe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aa00:	2300      	movs	r3, #0
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3714      	adds	r7, #20
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr

0800aa0e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800aa0e:	b480      	push	{r7}
 800aa10:	b085      	sub	sp, #20
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	695b      	ldr	r3, [r3, #20]
 800aa1a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	699b      	ldr	r3, [r3, #24]
 800aa20:	68fa      	ldr	r2, [r7, #12]
 800aa22:	4013      	ands	r3, r2
 800aa24:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800aa26:	68fb      	ldr	r3, [r7, #12]
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3714      	adds	r7, #20
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr

0800aa34 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa46:	699b      	ldr	r3, [r3, #24]
 800aa48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa50:	69db      	ldr	r3, [r3, #28]
 800aa52:	68ba      	ldr	r2, [r7, #8]
 800aa54:	4013      	ands	r3, r2
 800aa56:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	0c1b      	lsrs	r3, r3, #16
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3714      	adds	r7, #20
 800aa60:	46bd      	mov	sp, r7
 800aa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa66:	4770      	bx	lr

0800aa68 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b085      	sub	sp, #20
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa7a:	699b      	ldr	r3, [r3, #24]
 800aa7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa84:	69db      	ldr	r3, [r3, #28]
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	4013      	ands	r3, r2
 800aa8a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	b29b      	uxth	r3, r3
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3714      	adds	r7, #20
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr

0800aa9c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b085      	sub	sp, #20
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800aaac:	78fb      	ldrb	r3, [r7, #3]
 800aaae:	015a      	lsls	r2, r3, #5
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	4413      	add	r3, r2
 800aab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aac2:	695b      	ldr	r3, [r3, #20]
 800aac4:	68ba      	ldr	r2, [r7, #8]
 800aac6:	4013      	ands	r3, r2
 800aac8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800aaca:	68bb      	ldr	r3, [r7, #8]
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3714      	adds	r7, #20
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800aad8:	b480      	push	{r7}
 800aada:	b087      	sub	sp, #28
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	460b      	mov	r3, r1
 800aae2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aafa:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800aafc:	78fb      	ldrb	r3, [r7, #3]
 800aafe:	f003 030f 	and.w	r3, r3, #15
 800ab02:	68fa      	ldr	r2, [r7, #12]
 800ab04:	fa22 f303 	lsr.w	r3, r2, r3
 800ab08:	01db      	lsls	r3, r3, #7
 800ab0a:	b2db      	uxtb	r3, r3
 800ab0c:	693a      	ldr	r2, [r7, #16]
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ab12:	78fb      	ldrb	r3, [r7, #3]
 800ab14:	015a      	lsls	r2, r3, #5
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	4413      	add	r3, r2
 800ab1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab1e:	689b      	ldr	r3, [r3, #8]
 800ab20:	693a      	ldr	r2, [r7, #16]
 800ab22:	4013      	ands	r3, r2
 800ab24:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ab26:	68bb      	ldr	r3, [r7, #8]
}
 800ab28:	4618      	mov	r0, r3
 800ab2a:	371c      	adds	r7, #28
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr

0800ab34 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ab34:	b480      	push	{r7}
 800ab36:	b083      	sub	sp, #12
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	695b      	ldr	r3, [r3, #20]
 800ab40:	f003 0301 	and.w	r3, r3, #1
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	370c      	adds	r7, #12
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr

0800ab50 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ab50:	b480      	push	{r7}
 800ab52:	b085      	sub	sp, #20
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	68fa      	ldr	r2, [r7, #12]
 800ab66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab6a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ab6e:	f023 0307 	bic.w	r3, r3, #7
 800ab72:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab7a:	685b      	ldr	r3, [r3, #4]
 800ab7c:	68fa      	ldr	r2, [r7, #12]
 800ab7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ab82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab86:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ab88:	2300      	movs	r3, #0
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3714      	adds	r7, #20
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr
	...

0800ab98 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b087      	sub	sp, #28
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	60f8      	str	r0, [r7, #12]
 800aba0:	460b      	mov	r3, r1
 800aba2:	607a      	str	r2, [r7, #4]
 800aba4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	333c      	adds	r3, #60	; 0x3c
 800abae:	3304      	adds	r3, #4
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800abb4:	693b      	ldr	r3, [r7, #16]
 800abb6:	4a26      	ldr	r2, [pc, #152]	; (800ac50 <USB_EP0_OutStart+0xb8>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d90a      	bls.n	800abd2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800abc8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800abcc:	d101      	bne.n	800abd2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800abce:	2300      	movs	r3, #0
 800abd0:	e037      	b.n	800ac42 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abd8:	461a      	mov	r2, r3
 800abda:	2300      	movs	r3, #0
 800abdc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abe4:	691b      	ldr	r3, [r3, #16]
 800abe6:	697a      	ldr	r2, [r7, #20]
 800abe8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800abf0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abf8:	691b      	ldr	r3, [r3, #16]
 800abfa:	697a      	ldr	r2, [r7, #20]
 800abfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac00:	f043 0318 	orr.w	r3, r3, #24
 800ac04:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac0c:	691b      	ldr	r3, [r3, #16]
 800ac0e:	697a      	ldr	r2, [r7, #20]
 800ac10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac14:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800ac18:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ac1a:	7afb      	ldrb	r3, [r7, #11]
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d10f      	bne.n	800ac40 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ac20:	697b      	ldr	r3, [r7, #20]
 800ac22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac26:	461a      	mov	r2, r3
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	697a      	ldr	r2, [r7, #20]
 800ac36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac3a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800ac3e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ac40:	2300      	movs	r3, #0
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	371c      	adds	r7, #28
 800ac46:	46bd      	mov	sp, r7
 800ac48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4c:	4770      	bx	lr
 800ac4e:	bf00      	nop
 800ac50:	4f54300a 	.word	0x4f54300a

0800ac54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b085      	sub	sp, #20
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	3301      	adds	r3, #1
 800ac64:	60fb      	str	r3, [r7, #12]
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	4a13      	ldr	r2, [pc, #76]	; (800acb8 <USB_CoreReset+0x64>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d901      	bls.n	800ac72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ac6e:	2303      	movs	r3, #3
 800ac70:	e01b      	b.n	800acaa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	691b      	ldr	r3, [r3, #16]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	daf2      	bge.n	800ac60 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	691b      	ldr	r3, [r3, #16]
 800ac82:	f043 0201 	orr.w	r2, r3, #1
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	3301      	adds	r3, #1
 800ac8e:	60fb      	str	r3, [r7, #12]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	4a09      	ldr	r2, [pc, #36]	; (800acb8 <USB_CoreReset+0x64>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d901      	bls.n	800ac9c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ac98:	2303      	movs	r3, #3
 800ac9a:	e006      	b.n	800acaa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	691b      	ldr	r3, [r3, #16]
 800aca0:	f003 0301 	and.w	r3, r3, #1
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	d0f0      	beq.n	800ac8a <USB_CoreReset+0x36>

  return HAL_OK;
 800aca8:	2300      	movs	r3, #0
}
 800acaa:	4618      	mov	r0, r3
 800acac:	3714      	adds	r7, #20
 800acae:	46bd      	mov	sp, r7
 800acb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb4:	4770      	bx	lr
 800acb6:	bf00      	nop
 800acb8:	00030d40 	.word	0x00030d40

0800acbc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800acc0:	4904      	ldr	r1, [pc, #16]	; (800acd4 <MX_FATFS_Init+0x18>)
 800acc2:	4805      	ldr	r0, [pc, #20]	; (800acd8 <MX_FATFS_Init+0x1c>)
 800acc4:	f002 f9c0 	bl	800d048 <FATFS_LinkDriver>
 800acc8:	4603      	mov	r3, r0
 800acca:	461a      	mov	r2, r3
 800accc:	4b03      	ldr	r3, [pc, #12]	; (800acdc <MX_FATFS_Init+0x20>)
 800acce:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800acd0:	bf00      	nop
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	200045d8 	.word	0x200045d8
 800acd8:	2000000c 	.word	0x2000000c
 800acdc:	200045dc 	.word	0x200045dc

0800ace0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b082      	sub	sp, #8
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	4603      	mov	r3, r0
 800ace8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800acea:	79fb      	ldrb	r3, [r7, #7]
 800acec:	4618      	mov	r0, r3
 800acee:	f000 f9d7 	bl	800b0a0 <USER_SPI_initialize>
 800acf2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3708      	adds	r7, #8
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b082      	sub	sp, #8
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	4603      	mov	r3, r0
 800ad04:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800ad06:	79fb      	ldrb	r3, [r7, #7]
 800ad08:	4618      	mov	r0, r3
 800ad0a:	f000 fab3 	bl	800b274 <USER_SPI_status>
 800ad0e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	3708      	adds	r7, #8
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}

0800ad18 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b084      	sub	sp, #16
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	60b9      	str	r1, [r7, #8]
 800ad20:	607a      	str	r2, [r7, #4]
 800ad22:	603b      	str	r3, [r7, #0]
 800ad24:	4603      	mov	r3, r0
 800ad26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800ad28:	7bf8      	ldrb	r0, [r7, #15]
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	687a      	ldr	r2, [r7, #4]
 800ad2e:	68b9      	ldr	r1, [r7, #8]
 800ad30:	f000 fab6 	bl	800b2a0 <USER_SPI_read>
 800ad34:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3710      	adds	r7, #16
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}

0800ad3e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b084      	sub	sp, #16
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	60b9      	str	r1, [r7, #8]
 800ad46:	607a      	str	r2, [r7, #4]
 800ad48:	603b      	str	r3, [r7, #0]
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 800ad4e:	7bf8      	ldrb	r0, [r7, #15]
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	68b9      	ldr	r1, [r7, #8]
 800ad56:	f000 fb09 	bl	800b36c <USER_SPI_write>
 800ad5a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	3710      	adds	r7, #16
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}

0800ad64 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b082      	sub	sp, #8
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	603a      	str	r2, [r7, #0]
 800ad6e:	71fb      	strb	r3, [r7, #7]
 800ad70:	460b      	mov	r3, r1
 800ad72:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 800ad74:	79b9      	ldrb	r1, [r7, #6]
 800ad76:	79fb      	ldrb	r3, [r7, #7]
 800ad78:	683a      	ldr	r2, [r7, #0]
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f000 fb72 	bl	800b464 <USER_SPI_ioctl>
 800ad80:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800ad82:	4618      	mov	r0, r3
 800ad84:	3708      	adds	r7, #8
 800ad86:	46bd      	mov	sp, r7
 800ad88:	bd80      	pop	{r7, pc}
	...

0800ad8c <SPI_Timer_On>:
BYTE CardType;          /* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b082      	sub	sp, #8
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800ad94:	f7f9 fa08 	bl	80041a8 <HAL_GetTick>
 800ad98:	4602      	mov	r2, r0
 800ad9a:	4b04      	ldr	r3, [pc, #16]	; (800adac <SPI_Timer_On+0x20>)
 800ad9c:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800ad9e:	4a04      	ldr	r2, [pc, #16]	; (800adb0 <SPI_Timer_On+0x24>)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6013      	str	r3, [r2, #0]
}
 800ada4:	bf00      	nop
 800ada6:	3708      	adds	r7, #8
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}
 800adac:	20004a44 	.word	0x20004a44
 800adb0:	20004a48 	.word	0x20004a48

0800adb4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800adb4:	b580      	push	{r7, lr}
 800adb6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800adb8:	f7f9 f9f6 	bl	80041a8 <HAL_GetTick>
 800adbc:	4602      	mov	r2, r0
 800adbe:	4b06      	ldr	r3, [pc, #24]	; (800add8 <SPI_Timer_Status+0x24>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	1ad2      	subs	r2, r2, r3
 800adc4:	4b05      	ldr	r3, [pc, #20]	; (800addc <SPI_Timer_Status+0x28>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	429a      	cmp	r2, r3
 800adca:	bf34      	ite	cc
 800adcc:	2301      	movcc	r3, #1
 800adce:	2300      	movcs	r3, #0
 800add0:	b2db      	uxtb	r3, r3
}
 800add2:	4618      	mov	r0, r3
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	20004a44 	.word	0x20004a44
 800addc:	20004a48 	.word	0x20004a48

0800ade0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
    BYTE dat    /* Data to send */
)
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b086      	sub	sp, #24
 800ade4:	af02      	add	r7, sp, #8
 800ade6:	4603      	mov	r3, r0
 800ade8:	71fb      	strb	r3, [r7, #7]
    BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800adea:	f107 020f 	add.w	r2, r7, #15
 800adee:	1df9      	adds	r1, r7, #7
 800adf0:	2332      	movs	r3, #50	; 0x32
 800adf2:	9300      	str	r3, [sp, #0]
 800adf4:	2301      	movs	r3, #1
 800adf6:	4804      	ldr	r0, [pc, #16]	; (800ae08 <xchg_spi+0x28>)
 800adf8:	f7fd fade 	bl	80083b8 <HAL_SPI_TransmitReceive>
    return rxDat;
 800adfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3710      	adds	r7, #16
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}
 800ae06:	bf00      	nop
 800ae08:	200044f4 	.word	0x200044f4

0800ae0c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
    BYTE *buff,     /* Pointer to data buffer */
    UINT btr        /* Number of bytes to receive (even number) */
)
{
 800ae0c:	b590      	push	{r4, r7, lr}
 800ae0e:	b085      	sub	sp, #20
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
 800ae14:	6039      	str	r1, [r7, #0]
    for(UINT i=0; i<btr; i++) {
 800ae16:	2300      	movs	r3, #0
 800ae18:	60fb      	str	r3, [r7, #12]
 800ae1a:	e00a      	b.n	800ae32 <rcvr_spi_multi+0x26>
        *(buff+i) = xchg_spi(0xFF);
 800ae1c:	687a      	ldr	r2, [r7, #4]
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	18d4      	adds	r4, r2, r3
 800ae22:	20ff      	movs	r0, #255	; 0xff
 800ae24:	f7ff ffdc 	bl	800ade0 <xchg_spi>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	7023      	strb	r3, [r4, #0]
    for(UINT i=0; i<btr; i++) {
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	3301      	adds	r3, #1
 800ae30:	60fb      	str	r3, [r7, #12]
 800ae32:	68fa      	ldr	r2, [r7, #12]
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	429a      	cmp	r2, r3
 800ae38:	d3f0      	bcc.n	800ae1c <rcvr_spi_multi+0x10>
    }
}
 800ae3a:	bf00      	nop
 800ae3c:	3714      	adds	r7, #20
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd90      	pop	{r4, r7, pc}

0800ae42 <xmit_spi_multi>:
static
void xmit_spi_multi (
    const BYTE *buff,   /* Pointer to the data */
    UINT btx            /* Number of bytes to send (even number) */
)
{
 800ae42:	b580      	push	{r7, lr}
 800ae44:	b084      	sub	sp, #16
 800ae46:	af00      	add	r7, sp, #0
 800ae48:	6078      	str	r0, [r7, #4]
 800ae4a:	6039      	str	r1, [r7, #0]
    for(UINT i=0; i<btx; i++) {
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	60fb      	str	r3, [r7, #12]
 800ae50:	e009      	b.n	800ae66 <xmit_spi_multi+0x24>
        xchg_spi(*(buff+i));
 800ae52:	687a      	ldr	r2, [r7, #4]
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	4413      	add	r3, r2
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f7ff ffc0 	bl	800ade0 <xchg_spi>
    for(UINT i=0; i<btx; i++) {
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	3301      	adds	r3, #1
 800ae64:	60fb      	str	r3, [r7, #12]
 800ae66:	68fa      	ldr	r2, [r7, #12]
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d3f1      	bcc.n	800ae52 <xmit_spi_multi+0x10>
    }
}
 800ae6e:	bf00      	nop
 800ae70:	3710      	adds	r7, #16
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}

0800ae76 <wait_ready>:

static
int wait_ready (    /* 1:Ready, 0:Timeout */
    UINT wt         /* Timeout [ms] */
)
{
 800ae76:	b580      	push	{r7, lr}
 800ae78:	b086      	sub	sp, #24
 800ae7a:	af00      	add	r7, sp, #0
 800ae7c:	6078      	str	r0, [r7, #4]
    //wait_ready needs its own timer, unfortunately, so it can't use the
    //spi_timer functions
    uint32_t waitSpiTimerTickStart;
    uint32_t waitSpiTimerTickDelay;

    waitSpiTimerTickStart = HAL_GetTick();
 800ae7e:	f7f9 f993 	bl	80041a8 <HAL_GetTick>
 800ae82:	6178      	str	r0, [r7, #20]
    waitSpiTimerTickDelay = (uint32_t)wt;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	613b      	str	r3, [r7, #16]
    do {
        d = xchg_spi(0xFF);
 800ae88:	20ff      	movs	r0, #255	; 0xff
 800ae8a:	f7ff ffa9 	bl	800ade0 <xchg_spi>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	73fb      	strb	r3, [r7, #15]
        /* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 800ae92:	7bfb      	ldrb	r3, [r7, #15]
 800ae94:	2bff      	cmp	r3, #255	; 0xff
 800ae96:	d007      	beq.n	800aea8 <wait_ready+0x32>
 800ae98:	f7f9 f986 	bl	80041a8 <HAL_GetTick>
 800ae9c:	4602      	mov	r2, r0
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	1ad3      	subs	r3, r2, r3
 800aea2:	693a      	ldr	r2, [r7, #16]
 800aea4:	429a      	cmp	r2, r3
 800aea6:	d8ef      	bhi.n	800ae88 <wait_ready+0x12>

    return (d == 0xFF) ? 1 : 0;
 800aea8:	7bfb      	ldrb	r3, [r7, #15]
 800aeaa:	2bff      	cmp	r3, #255	; 0xff
 800aeac:	bf0c      	ite	eq
 800aeae:	2301      	moveq	r3, #1
 800aeb0:	2300      	movne	r3, #0
 800aeb2:	b2db      	uxtb	r3, r3
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3718      	adds	r7, #24
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	af00      	add	r7, sp, #0
    CS_HIGH();      /* Set CS# high */
 800aec0:	2201      	movs	r2, #1
 800aec2:	2110      	movs	r1, #16
 800aec4:	4803      	ldr	r0, [pc, #12]	; (800aed4 <despiselect+0x18>)
 800aec6:	f7f9 fe83 	bl	8004bd0 <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO hi-z for multiple slave SPI) */
 800aeca:	20ff      	movs	r0, #255	; 0xff
 800aecc:	f7ff ff88 	bl	800ade0 <xchg_spi>

}
 800aed0:	bf00      	nop
 800aed2:	bd80      	pop	{r7, pc}
 800aed4:	40020800 	.word	0x40020800

0800aed8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)    /* 1:OK, 0:Timeout */
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	af00      	add	r7, sp, #0
    CS_LOW();       /* Set CS# low */
 800aedc:	2200      	movs	r2, #0
 800aede:	2110      	movs	r1, #16
 800aee0:	4809      	ldr	r0, [pc, #36]	; (800af08 <spiselect+0x30>)
 800aee2:	f7f9 fe75 	bl	8004bd0 <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO enabled) */
 800aee6:	20ff      	movs	r0, #255	; 0xff
 800aee8:	f7ff ff7a 	bl	800ade0 <xchg_spi>
    if (wait_ready(500)) return 1;  /* Wait for card ready */
 800aeec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800aef0:	f7ff ffc1 	bl	800ae76 <wait_ready>
 800aef4:	4603      	mov	r3, r0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d001      	beq.n	800aefe <spiselect+0x26>
 800aefa:	2301      	movs	r3, #1
 800aefc:	e002      	b.n	800af04 <spiselect+0x2c>

    despiselect();
 800aefe:	f7ff ffdd 	bl	800aebc <despiselect>
    return 0;   /* Timeout */
 800af02:	2300      	movs	r3, #0
}
 800af04:	4618      	mov	r0, r3
 800af06:	bd80      	pop	{r7, pc}
 800af08:	40020800 	.word	0x40020800

0800af0c <rcvr_datablock>:
static
int rcvr_datablock (    /* 1:OK, 0:Error */
    BYTE *buff,         /* Data buffer */
    UINT btr            /* Data block length (byte) */
)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b084      	sub	sp, #16
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	6039      	str	r1, [r7, #0]
    BYTE token;


    SPI_Timer_On(200);
 800af16:	20c8      	movs	r0, #200	; 0xc8
 800af18:	f7ff ff38 	bl	800ad8c <SPI_Timer_On>
    do {                            /* Wait for DataStart token in timeout of 200ms */
        token = xchg_spi(0xFF);
 800af1c:	20ff      	movs	r0, #255	; 0xff
 800af1e:	f7ff ff5f 	bl	800ade0 <xchg_spi>
 800af22:	4603      	mov	r3, r0
 800af24:	73fb      	strb	r3, [r7, #15]
        /* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
    } while ((token == 0xFF) && SPI_Timer_Status());
 800af26:	7bfb      	ldrb	r3, [r7, #15]
 800af28:	2bff      	cmp	r3, #255	; 0xff
 800af2a:	d104      	bne.n	800af36 <rcvr_datablock+0x2a>
 800af2c:	f7ff ff42 	bl	800adb4 <SPI_Timer_Status>
 800af30:	4603      	mov	r3, r0
 800af32:	2b00      	cmp	r3, #0
 800af34:	d1f2      	bne.n	800af1c <rcvr_datablock+0x10>
    if(token != 0xFE) return 0;     /* Function fails if invalid DataStart token or timeout */
 800af36:	7bfb      	ldrb	r3, [r7, #15]
 800af38:	2bfe      	cmp	r3, #254	; 0xfe
 800af3a:	d001      	beq.n	800af40 <rcvr_datablock+0x34>
 800af3c:	2300      	movs	r3, #0
 800af3e:	e00a      	b.n	800af56 <rcvr_datablock+0x4a>

    rcvr_spi_multi(buff, btr);      /* Store trailing data to the buffer */
 800af40:	6839      	ldr	r1, [r7, #0]
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f7ff ff62 	bl	800ae0c <rcvr_spi_multi>
    xchg_spi(0xFF); xchg_spi(0xFF);         /* Discard CRC */
 800af48:	20ff      	movs	r0, #255	; 0xff
 800af4a:	f7ff ff49 	bl	800ade0 <xchg_spi>
 800af4e:	20ff      	movs	r0, #255	; 0xff
 800af50:	f7ff ff46 	bl	800ade0 <xchg_spi>

    return 1;                       /* Function succeeded */
 800af54:	2301      	movs	r3, #1
}
 800af56:	4618      	mov	r0, r3
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}

0800af5e <xmit_datablock>:
static
int xmit_datablock (    /* 1:OK, 0:Failed */
    const BYTE *buff,   /* Ponter to 512 byte data to be sent */
    BYTE token          /* Token */
)
{
 800af5e:	b580      	push	{r7, lr}
 800af60:	b084      	sub	sp, #16
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
 800af66:	460b      	mov	r3, r1
 800af68:	70fb      	strb	r3, [r7, #3]
    BYTE resp;


    if (!wait_ready(500)) return 0;     /* Wait for card ready */
 800af6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800af6e:	f7ff ff82 	bl	800ae76 <wait_ready>
 800af72:	4603      	mov	r3, r0
 800af74:	2b00      	cmp	r3, #0
 800af76:	d101      	bne.n	800af7c <xmit_datablock+0x1e>
 800af78:	2300      	movs	r3, #0
 800af7a:	e01e      	b.n	800afba <xmit_datablock+0x5c>

    xchg_spi(token);                    /* Send token */
 800af7c:	78fb      	ldrb	r3, [r7, #3]
 800af7e:	4618      	mov	r0, r3
 800af80:	f7ff ff2e 	bl	800ade0 <xchg_spi>
    if (token != 0xFD) {                /* Send data if token is other than StopTran */
 800af84:	78fb      	ldrb	r3, [r7, #3]
 800af86:	2bfd      	cmp	r3, #253	; 0xfd
 800af88:	d016      	beq.n	800afb8 <xmit_datablock+0x5a>
        xmit_spi_multi(buff, 512);      /* Data */
 800af8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f7ff ff57 	bl	800ae42 <xmit_spi_multi>
        xchg_spi(0xFF); xchg_spi(0xFF); /* Dummy CRC */
 800af94:	20ff      	movs	r0, #255	; 0xff
 800af96:	f7ff ff23 	bl	800ade0 <xchg_spi>
 800af9a:	20ff      	movs	r0, #255	; 0xff
 800af9c:	f7ff ff20 	bl	800ade0 <xchg_spi>

        resp = xchg_spi(0xFF);              /* Receive data resp */
 800afa0:	20ff      	movs	r0, #255	; 0xff
 800afa2:	f7ff ff1d 	bl	800ade0 <xchg_spi>
 800afa6:	4603      	mov	r3, r0
 800afa8:	73fb      	strb	r3, [r7, #15]
        if ((resp & 0x1F) != 0x05) return 0;    /* Function fails if the data packet was not accepted */
 800afaa:	7bfb      	ldrb	r3, [r7, #15]
 800afac:	f003 031f 	and.w	r3, r3, #31
 800afb0:	2b05      	cmp	r3, #5
 800afb2:	d001      	beq.n	800afb8 <xmit_datablock+0x5a>
 800afb4:	2300      	movs	r3, #0
 800afb6:	e000      	b.n	800afba <xmit_datablock+0x5c>
    }
    return 1;
 800afb8:	2301      	movs	r3, #1
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3710      	adds	r7, #16
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}

0800afc2 <send_cmd>:
static
BYTE send_cmd (     /* Return value: R1 resp (bit7==1:Failed to send) */
    BYTE cmd,       /* Command index */
    DWORD arg       /* Argument */
)
{
 800afc2:	b580      	push	{r7, lr}
 800afc4:	b084      	sub	sp, #16
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	4603      	mov	r3, r0
 800afca:	6039      	str	r1, [r7, #0]
 800afcc:	71fb      	strb	r3, [r7, #7]
    BYTE n, res;


    if (cmd & 0x80) {   /* Send a CMD55 prior to ACMD<n> */
 800afce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	da0e      	bge.n	800aff4 <send_cmd+0x32>
        cmd &= 0x7F;
 800afd6:	79fb      	ldrb	r3, [r7, #7]
 800afd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afdc:	71fb      	strb	r3, [r7, #7]
        res = send_cmd(CMD55, 0);
 800afde:	2100      	movs	r1, #0
 800afe0:	2037      	movs	r0, #55	; 0x37
 800afe2:	f7ff ffee 	bl	800afc2 <send_cmd>
 800afe6:	4603      	mov	r3, r0
 800afe8:	73bb      	strb	r3, [r7, #14]
        if (res > 1) return res;
 800afea:	7bbb      	ldrb	r3, [r7, #14]
 800afec:	2b01      	cmp	r3, #1
 800afee:	d901      	bls.n	800aff4 <send_cmd+0x32>
 800aff0:	7bbb      	ldrb	r3, [r7, #14]
 800aff2:	e051      	b.n	800b098 <send_cmd+0xd6>
    }

    /* Select the card and wait for ready except to stop multiple block read */
    if (cmd != CMD12) {
 800aff4:	79fb      	ldrb	r3, [r7, #7]
 800aff6:	2b0c      	cmp	r3, #12
 800aff8:	d008      	beq.n	800b00c <send_cmd+0x4a>
        despiselect();
 800affa:	f7ff ff5f 	bl	800aebc <despiselect>
        if (!spiselect()) return 0xFF;
 800affe:	f7ff ff6b 	bl	800aed8 <spiselect>
 800b002:	4603      	mov	r3, r0
 800b004:	2b00      	cmp	r3, #0
 800b006:	d101      	bne.n	800b00c <send_cmd+0x4a>
 800b008:	23ff      	movs	r3, #255	; 0xff
 800b00a:	e045      	b.n	800b098 <send_cmd+0xd6>
    }

    /* Send command packet */
    xchg_spi(0x40 | cmd);               /* Start + command index */
 800b00c:	79fb      	ldrb	r3, [r7, #7]
 800b00e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b012:	b2db      	uxtb	r3, r3
 800b014:	4618      	mov	r0, r3
 800b016:	f7ff fee3 	bl	800ade0 <xchg_spi>
    xchg_spi((BYTE)(arg >> 24));        /* Argument[31..24] */
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	0e1b      	lsrs	r3, r3, #24
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	4618      	mov	r0, r3
 800b022:	f7ff fedd 	bl	800ade0 <xchg_spi>
    xchg_spi((BYTE)(arg >> 16));        /* Argument[23..16] */
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	0c1b      	lsrs	r3, r3, #16
 800b02a:	b2db      	uxtb	r3, r3
 800b02c:	4618      	mov	r0, r3
 800b02e:	f7ff fed7 	bl	800ade0 <xchg_spi>
    xchg_spi((BYTE)(arg >> 8));         /* Argument[15..8] */
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	0a1b      	lsrs	r3, r3, #8
 800b036:	b2db      	uxtb	r3, r3
 800b038:	4618      	mov	r0, r3
 800b03a:	f7ff fed1 	bl	800ade0 <xchg_spi>
    xchg_spi((BYTE)arg);                /* Argument[7..0] */
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	b2db      	uxtb	r3, r3
 800b042:	4618      	mov	r0, r3
 800b044:	f7ff fecc 	bl	800ade0 <xchg_spi>
    n = 0x01;                           /* Dummy CRC + Stop */
 800b048:	2301      	movs	r3, #1
 800b04a:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD0) n = 0x95;          /* Valid CRC for CMD0(0) */
 800b04c:	79fb      	ldrb	r3, [r7, #7]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d101      	bne.n	800b056 <send_cmd+0x94>
 800b052:	2395      	movs	r3, #149	; 0x95
 800b054:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD8) n = 0x87;          /* Valid CRC for CMD8(0x1AA) */
 800b056:	79fb      	ldrb	r3, [r7, #7]
 800b058:	2b08      	cmp	r3, #8
 800b05a:	d101      	bne.n	800b060 <send_cmd+0x9e>
 800b05c:	2387      	movs	r3, #135	; 0x87
 800b05e:	73fb      	strb	r3, [r7, #15]
    xchg_spi(n);
 800b060:	7bfb      	ldrb	r3, [r7, #15]
 800b062:	4618      	mov	r0, r3
 800b064:	f7ff febc 	bl	800ade0 <xchg_spi>

    /* Receive command resp */
    if (cmd == CMD12) xchg_spi(0xFF);   /* Diacard following one byte when CMD12 */
 800b068:	79fb      	ldrb	r3, [r7, #7]
 800b06a:	2b0c      	cmp	r3, #12
 800b06c:	d102      	bne.n	800b074 <send_cmd+0xb2>
 800b06e:	20ff      	movs	r0, #255	; 0xff
 800b070:	f7ff feb6 	bl	800ade0 <xchg_spi>
    n = 10;                             /* Wait for response (10 bytes max) */
 800b074:	230a      	movs	r3, #10
 800b076:	73fb      	strb	r3, [r7, #15]
    do {
        res = xchg_spi(0xFF);
 800b078:	20ff      	movs	r0, #255	; 0xff
 800b07a:	f7ff feb1 	bl	800ade0 <xchg_spi>
 800b07e:	4603      	mov	r3, r0
 800b080:	73bb      	strb	r3, [r7, #14]
    } while ((res & 0x80) && --n);
 800b082:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b086:	2b00      	cmp	r3, #0
 800b088:	da05      	bge.n	800b096 <send_cmd+0xd4>
 800b08a:	7bfb      	ldrb	r3, [r7, #15]
 800b08c:	3b01      	subs	r3, #1
 800b08e:	73fb      	strb	r3, [r7, #15]
 800b090:	7bfb      	ldrb	r3, [r7, #15]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d1f0      	bne.n	800b078 <send_cmd+0xb6>

    return res;                         /* Return received response */
 800b096:	7bbb      	ldrb	r3, [r7, #14]
}
 800b098:	4618      	mov	r0, r3
 800b09a:	3710      	adds	r7, #16
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}

0800b0a0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
    BYTE drv        /* Physical drive number (0) */
)
{
 800b0a0:	b590      	push	{r4, r7, lr}
 800b0a2:	b085      	sub	sp, #20
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	71fb      	strb	r3, [r7, #7]
    BYTE n, cmd, ty, ocr[4];

    if (drv != 0) return STA_NOINIT;        /* Supports only drive 0 */
 800b0aa:	79fb      	ldrb	r3, [r7, #7]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d001      	beq.n	800b0b4 <USER_SPI_initialize+0x14>
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	e0d4      	b.n	800b25e <USER_SPI_initialize+0x1be>
    //assume SPI already init init_spi();   /* Initialize SPI */

    if (Stat & STA_NODISK) return Stat; /* Is card existing in the soket? */
 800b0b4:	4b6c      	ldr	r3, [pc, #432]	; (800b268 <USER_SPI_initialize+0x1c8>)
 800b0b6:	781b      	ldrb	r3, [r3, #0]
 800b0b8:	b2db      	uxtb	r3, r3
 800b0ba:	f003 0302 	and.w	r3, r3, #2
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d003      	beq.n	800b0ca <USER_SPI_initialize+0x2a>
 800b0c2:	4b69      	ldr	r3, [pc, #420]	; (800b268 <USER_SPI_initialize+0x1c8>)
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	e0c9      	b.n	800b25e <USER_SPI_initialize+0x1be>

    FCLK_SLOW();
 800b0ca:	4b68      	ldr	r3, [pc, #416]	; (800b26c <USER_SPI_initialize+0x1cc>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	681a      	ldr	r2, [r3, #0]
 800b0d0:	4b66      	ldr	r3, [pc, #408]	; (800b26c <USER_SPI_initialize+0x1cc>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800b0d8:	601a      	str	r2, [r3, #0]
    for (n = 10; n; n--) xchg_spi(0xFF);    /* Send 80 dummy clocks */
 800b0da:	230a      	movs	r3, #10
 800b0dc:	73fb      	strb	r3, [r7, #15]
 800b0de:	e005      	b.n	800b0ec <USER_SPI_initialize+0x4c>
 800b0e0:	20ff      	movs	r0, #255	; 0xff
 800b0e2:	f7ff fe7d 	bl	800ade0 <xchg_spi>
 800b0e6:	7bfb      	ldrb	r3, [r7, #15]
 800b0e8:	3b01      	subs	r3, #1
 800b0ea:	73fb      	strb	r3, [r7, #15]
 800b0ec:	7bfb      	ldrb	r3, [r7, #15]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d1f6      	bne.n	800b0e0 <USER_SPI_initialize+0x40>

    ty = 0;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	737b      	strb	r3, [r7, #13]
    if (send_cmd(CMD0, 0) == 1) {           /* Put the card SPI/Idle state */
 800b0f6:	2100      	movs	r1, #0
 800b0f8:	2000      	movs	r0, #0
 800b0fa:	f7ff ff62 	bl	800afc2 <send_cmd>
 800b0fe:	4603      	mov	r3, r0
 800b100:	2b01      	cmp	r3, #1
 800b102:	f040 808b 	bne.w	800b21c <USER_SPI_initialize+0x17c>
        SPI_Timer_On(1000);                 /* Initialization timeout = 1 sec */
 800b106:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b10a:	f7ff fe3f 	bl	800ad8c <SPI_Timer_On>
        if (send_cmd(CMD8, 0x1AA) == 1) {   /* SDv2? */
 800b10e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b112:	2008      	movs	r0, #8
 800b114:	f7ff ff55 	bl	800afc2 <send_cmd>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b01      	cmp	r3, #1
 800b11c:	d151      	bne.n	800b1c2 <USER_SPI_initialize+0x122>
            for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);    /* Get 32 bit return value of R7 resp */
 800b11e:	2300      	movs	r3, #0
 800b120:	73fb      	strb	r3, [r7, #15]
 800b122:	e00d      	b.n	800b140 <USER_SPI_initialize+0xa0>
 800b124:	7bfc      	ldrb	r4, [r7, #15]
 800b126:	20ff      	movs	r0, #255	; 0xff
 800b128:	f7ff fe5a 	bl	800ade0 <xchg_spi>
 800b12c:	4603      	mov	r3, r0
 800b12e:	461a      	mov	r2, r3
 800b130:	f107 0310 	add.w	r3, r7, #16
 800b134:	4423      	add	r3, r4
 800b136:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b13a:	7bfb      	ldrb	r3, [r7, #15]
 800b13c:	3301      	adds	r3, #1
 800b13e:	73fb      	strb	r3, [r7, #15]
 800b140:	7bfb      	ldrb	r3, [r7, #15]
 800b142:	2b03      	cmp	r3, #3
 800b144:	d9ee      	bls.n	800b124 <USER_SPI_initialize+0x84>
            if (ocr[2] == 0x01 && ocr[3] == 0xAA) {             /* Is the card supports vcc of 2.7-3.6V? */
 800b146:	7abb      	ldrb	r3, [r7, #10]
 800b148:	2b01      	cmp	r3, #1
 800b14a:	d167      	bne.n	800b21c <USER_SPI_initialize+0x17c>
 800b14c:	7afb      	ldrb	r3, [r7, #11]
 800b14e:	2baa      	cmp	r3, #170	; 0xaa
 800b150:	d164      	bne.n	800b21c <USER_SPI_initialize+0x17c>
                while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ; /* Wait for end of initialization with ACMD41(HCS) */
 800b152:	bf00      	nop
 800b154:	f7ff fe2e 	bl	800adb4 <SPI_Timer_Status>
 800b158:	4603      	mov	r3, r0
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d007      	beq.n	800b16e <USER_SPI_initialize+0xce>
 800b15e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b162:	20a9      	movs	r0, #169	; 0xa9
 800b164:	f7ff ff2d 	bl	800afc2 <send_cmd>
 800b168:	4603      	mov	r3, r0
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d1f2      	bne.n	800b154 <USER_SPI_initialize+0xb4>
                if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {        /* Check CCS bit in the OCR */
 800b16e:	f7ff fe21 	bl	800adb4 <SPI_Timer_Status>
 800b172:	4603      	mov	r3, r0
 800b174:	2b00      	cmp	r3, #0
 800b176:	d051      	beq.n	800b21c <USER_SPI_initialize+0x17c>
 800b178:	2100      	movs	r1, #0
 800b17a:	203a      	movs	r0, #58	; 0x3a
 800b17c:	f7ff ff21 	bl	800afc2 <send_cmd>
 800b180:	4603      	mov	r3, r0
 800b182:	2b00      	cmp	r3, #0
 800b184:	d14a      	bne.n	800b21c <USER_SPI_initialize+0x17c>
                    for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800b186:	2300      	movs	r3, #0
 800b188:	73fb      	strb	r3, [r7, #15]
 800b18a:	e00d      	b.n	800b1a8 <USER_SPI_initialize+0x108>
 800b18c:	7bfc      	ldrb	r4, [r7, #15]
 800b18e:	20ff      	movs	r0, #255	; 0xff
 800b190:	f7ff fe26 	bl	800ade0 <xchg_spi>
 800b194:	4603      	mov	r3, r0
 800b196:	461a      	mov	r2, r3
 800b198:	f107 0310 	add.w	r3, r7, #16
 800b19c:	4423      	add	r3, r4
 800b19e:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b1a2:	7bfb      	ldrb	r3, [r7, #15]
 800b1a4:	3301      	adds	r3, #1
 800b1a6:	73fb      	strb	r3, [r7, #15]
 800b1a8:	7bfb      	ldrb	r3, [r7, #15]
 800b1aa:	2b03      	cmp	r3, #3
 800b1ac:	d9ee      	bls.n	800b18c <USER_SPI_initialize+0xec>
                    ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;  /* Card id SDv2 */
 800b1ae:	7a3b      	ldrb	r3, [r7, #8]
 800b1b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d001      	beq.n	800b1bc <USER_SPI_initialize+0x11c>
 800b1b8:	230c      	movs	r3, #12
 800b1ba:	e000      	b.n	800b1be <USER_SPI_initialize+0x11e>
 800b1bc:	2304      	movs	r3, #4
 800b1be:	737b      	strb	r3, [r7, #13]
 800b1c0:	e02c      	b.n	800b21c <USER_SPI_initialize+0x17c>
                }
            }
        } else {    /* Not SDv2 card */
            if (send_cmd(ACMD41, 0) <= 1)   {   /* SDv1 or MMC? */
 800b1c2:	2100      	movs	r1, #0
 800b1c4:	20a9      	movs	r0, #169	; 0xa9
 800b1c6:	f7ff fefc 	bl	800afc2 <send_cmd>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d804      	bhi.n	800b1da <USER_SPI_initialize+0x13a>
                ty = CT_SD1; cmd = ACMD41;  /* SDv1 (ACMD41(0)) */
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	737b      	strb	r3, [r7, #13]
 800b1d4:	23a9      	movs	r3, #169	; 0xa9
 800b1d6:	73bb      	strb	r3, [r7, #14]
 800b1d8:	e003      	b.n	800b1e2 <USER_SPI_initialize+0x142>
            } else {
                ty = CT_MMC; cmd = CMD1;    /* MMCv3 (CMD1(0)) */
 800b1da:	2301      	movs	r3, #1
 800b1dc:	737b      	strb	r3, [r7, #13]
 800b1de:	2301      	movs	r3, #1
 800b1e0:	73bb      	strb	r3, [r7, #14]
            }
            while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;        /* Wait for end of initialization */
 800b1e2:	bf00      	nop
 800b1e4:	f7ff fde6 	bl	800adb4 <SPI_Timer_Status>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d007      	beq.n	800b1fe <USER_SPI_initialize+0x15e>
 800b1ee:	7bbb      	ldrb	r3, [r7, #14]
 800b1f0:	2100      	movs	r1, #0
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f7ff fee5 	bl	800afc2 <send_cmd>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d1f2      	bne.n	800b1e4 <USER_SPI_initialize+0x144>
            if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)   /* Set block length: 512 */
 800b1fe:	f7ff fdd9 	bl	800adb4 <SPI_Timer_Status>
 800b202:	4603      	mov	r3, r0
 800b204:	2b00      	cmp	r3, #0
 800b206:	d007      	beq.n	800b218 <USER_SPI_initialize+0x178>
 800b208:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b20c:	2010      	movs	r0, #16
 800b20e:	f7ff fed8 	bl	800afc2 <send_cmd>
 800b212:	4603      	mov	r3, r0
 800b214:	2b00      	cmp	r3, #0
 800b216:	d001      	beq.n	800b21c <USER_SPI_initialize+0x17c>
                ty = 0;
 800b218:	2300      	movs	r3, #0
 800b21a:	737b      	strb	r3, [r7, #13]
        }
    }
    CardType = ty;  /* Card type */
 800b21c:	4a14      	ldr	r2, [pc, #80]	; (800b270 <USER_SPI_initialize+0x1d0>)
 800b21e:	7b7b      	ldrb	r3, [r7, #13]
 800b220:	7013      	strb	r3, [r2, #0]
    despiselect();
 800b222:	f7ff fe4b 	bl	800aebc <despiselect>

    if (ty) {           /* OK */
 800b226:	7b7b      	ldrb	r3, [r7, #13]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d012      	beq.n	800b252 <USER_SPI_initialize+0x1b2>
        FCLK_FAST();            /* Set fast clock */
 800b22c:	4b0f      	ldr	r3, [pc, #60]	; (800b26c <USER_SPI_initialize+0x1cc>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800b236:	4b0d      	ldr	r3, [pc, #52]	; (800b26c <USER_SPI_initialize+0x1cc>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f042 0220 	orr.w	r2, r2, #32
 800b23e:	601a      	str	r2, [r3, #0]
        Stat &= ~STA_NOINIT;    /* Clear STA_NOINIT flag */
 800b240:	4b09      	ldr	r3, [pc, #36]	; (800b268 <USER_SPI_initialize+0x1c8>)
 800b242:	781b      	ldrb	r3, [r3, #0]
 800b244:	b2db      	uxtb	r3, r3
 800b246:	f023 0301 	bic.w	r3, r3, #1
 800b24a:	b2da      	uxtb	r2, r3
 800b24c:	4b06      	ldr	r3, [pc, #24]	; (800b268 <USER_SPI_initialize+0x1c8>)
 800b24e:	701a      	strb	r2, [r3, #0]
 800b250:	e002      	b.n	800b258 <USER_SPI_initialize+0x1b8>
    } else {            /* Failed */
        Stat = STA_NOINIT;
 800b252:	4b05      	ldr	r3, [pc, #20]	; (800b268 <USER_SPI_initialize+0x1c8>)
 800b254:	2201      	movs	r2, #1
 800b256:	701a      	strb	r2, [r3, #0]
    }

    return Stat;
 800b258:	4b03      	ldr	r3, [pc, #12]	; (800b268 <USER_SPI_initialize+0x1c8>)
 800b25a:	781b      	ldrb	r3, [r3, #0]
 800b25c:	b2db      	uxtb	r3, r3
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3714      	adds	r7, #20
 800b262:	46bd      	mov	sp, r7
 800b264:	bd90      	pop	{r4, r7, pc}
 800b266:	bf00      	nop
 800b268:	20000020 	.word	0x20000020
 800b26c:	200044f4 	.word	0x200044f4
 800b270:	200005fc 	.word	0x200005fc

0800b274 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
    BYTE drv        /* Physical drive number (0) */
)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	4603      	mov	r3, r0
 800b27c:	71fb      	strb	r3, [r7, #7]
    if (drv) return STA_NOINIT;     /* Supports only drive 0 */
 800b27e:	79fb      	ldrb	r3, [r7, #7]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d001      	beq.n	800b288 <USER_SPI_status+0x14>
 800b284:	2301      	movs	r3, #1
 800b286:	e002      	b.n	800b28e <USER_SPI_status+0x1a>

    return Stat;    /* Return disk status */
 800b288:	4b04      	ldr	r3, [pc, #16]	; (800b29c <USER_SPI_status+0x28>)
 800b28a:	781b      	ldrb	r3, [r3, #0]
 800b28c:	b2db      	uxtb	r3, r3
}
 800b28e:	4618      	mov	r0, r3
 800b290:	370c      	adds	r7, #12
 800b292:	46bd      	mov	sp, r7
 800b294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b298:	4770      	bx	lr
 800b29a:	bf00      	nop
 800b29c:	20000020 	.word	0x20000020

0800b2a0 <USER_SPI_read>:
    BYTE drv,       /* Physical drive number (0) */
    BYTE *buff,     /* Pointer to the data buffer to store read data */
    DWORD sector,   /* Start sector number (LBA) */
    UINT count      /* Number of sectors to read (1..128) */
)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	60b9      	str	r1, [r7, #8]
 800b2a8:	607a      	str	r2, [r7, #4]
 800b2aa:	603b      	str	r3, [r7, #0]
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	73fb      	strb	r3, [r7, #15]
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 800b2b0:	7bfb      	ldrb	r3, [r7, #15]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d102      	bne.n	800b2bc <USER_SPI_read+0x1c>
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d101      	bne.n	800b2c0 <USER_SPI_read+0x20>
 800b2bc:	2304      	movs	r3, #4
 800b2be:	e04d      	b.n	800b35c <USER_SPI_read+0xbc>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800b2c0:	4b28      	ldr	r3, [pc, #160]	; (800b364 <USER_SPI_read+0xc4>)
 800b2c2:	781b      	ldrb	r3, [r3, #0]
 800b2c4:	b2db      	uxtb	r3, r3
 800b2c6:	f003 0301 	and.w	r3, r3, #1
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d001      	beq.n	800b2d2 <USER_SPI_read+0x32>
 800b2ce:	2303      	movs	r3, #3
 800b2d0:	e044      	b.n	800b35c <USER_SPI_read+0xbc>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ot BA conversion (byte addressing cards) */
 800b2d2:	4b25      	ldr	r3, [pc, #148]	; (800b368 <USER_SPI_read+0xc8>)
 800b2d4:	781b      	ldrb	r3, [r3, #0]
 800b2d6:	f003 0308 	and.w	r3, r3, #8
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d102      	bne.n	800b2e4 <USER_SPI_read+0x44>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	025b      	lsls	r3, r3, #9
 800b2e2:	607b      	str	r3, [r7, #4]

    if (count == 1) {   /* Single sector read */
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d111      	bne.n	800b30e <USER_SPI_read+0x6e>
        if ((send_cmd(CMD17, sector) == 0)  /* READ_SINGLE_BLOCK */
 800b2ea:	6879      	ldr	r1, [r7, #4]
 800b2ec:	2011      	movs	r0, #17
 800b2ee:	f7ff fe68 	bl	800afc2 <send_cmd>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d129      	bne.n	800b34c <USER_SPI_read+0xac>
            && rcvr_datablock(buff, 512)) {
 800b2f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b2fc:	68b8      	ldr	r0, [r7, #8]
 800b2fe:	f7ff fe05 	bl	800af0c <rcvr_datablock>
 800b302:	4603      	mov	r3, r0
 800b304:	2b00      	cmp	r3, #0
 800b306:	d021      	beq.n	800b34c <USER_SPI_read+0xac>
            count = 0;
 800b308:	2300      	movs	r3, #0
 800b30a:	603b      	str	r3, [r7, #0]
 800b30c:	e01e      	b.n	800b34c <USER_SPI_read+0xac>
        }
    }
    else {              /* Multiple sector read */
        if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 800b30e:	6879      	ldr	r1, [r7, #4]
 800b310:	2012      	movs	r0, #18
 800b312:	f7ff fe56 	bl	800afc2 <send_cmd>
 800b316:	4603      	mov	r3, r0
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d117      	bne.n	800b34c <USER_SPI_read+0xac>
            do {
                if (!rcvr_datablock(buff, 512)) break;
 800b31c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b320:	68b8      	ldr	r0, [r7, #8]
 800b322:	f7ff fdf3 	bl	800af0c <rcvr_datablock>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d00a      	beq.n	800b342 <USER_SPI_read+0xa2>
                buff += 512;
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b332:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	3b01      	subs	r3, #1
 800b338:	603b      	str	r3, [r7, #0]
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d1ed      	bne.n	800b31c <USER_SPI_read+0x7c>
 800b340:	e000      	b.n	800b344 <USER_SPI_read+0xa4>
                if (!rcvr_datablock(buff, 512)) break;
 800b342:	bf00      	nop
            send_cmd(CMD12, 0);             /* STOP_TRANSMISSION */
 800b344:	2100      	movs	r1, #0
 800b346:	200c      	movs	r0, #12
 800b348:	f7ff fe3b 	bl	800afc2 <send_cmd>
        }
    }
    despiselect();
 800b34c:	f7ff fdb6 	bl	800aebc <despiselect>

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	2b00      	cmp	r3, #0
 800b354:	bf14      	ite	ne
 800b356:	2301      	movne	r3, #1
 800b358:	2300      	moveq	r3, #0
 800b35a:	b2db      	uxtb	r3, r3
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3710      	adds	r7, #16
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}
 800b364:	20000020 	.word	0x20000020
 800b368:	200005fc 	.word	0x200005fc

0800b36c <USER_SPI_write>:
    BYTE drv,           /* Physical drive number (0) */
    const BYTE *buff,   /* Ponter to the data to write */
    DWORD sector,       /* Start sector number (LBA) */
    UINT count          /* Number of sectors to write (1..128) */
)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b084      	sub	sp, #16
 800b370:	af00      	add	r7, sp, #0
 800b372:	60b9      	str	r1, [r7, #8]
 800b374:	607a      	str	r2, [r7, #4]
 800b376:	603b      	str	r3, [r7, #0]
 800b378:	4603      	mov	r3, r0
 800b37a:	73fb      	strb	r3, [r7, #15]
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 800b37c:	7bfb      	ldrb	r3, [r7, #15]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d102      	bne.n	800b388 <USER_SPI_write+0x1c>
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d101      	bne.n	800b38c <USER_SPI_write+0x20>
 800b388:	2304      	movs	r3, #4
 800b38a:	e063      	b.n	800b454 <USER_SPI_write+0xe8>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check drive status */
 800b38c:	4b33      	ldr	r3, [pc, #204]	; (800b45c <USER_SPI_write+0xf0>)
 800b38e:	781b      	ldrb	r3, [r3, #0]
 800b390:	b2db      	uxtb	r3, r3
 800b392:	f003 0301 	and.w	r3, r3, #1
 800b396:	2b00      	cmp	r3, #0
 800b398:	d001      	beq.n	800b39e <USER_SPI_write+0x32>
 800b39a:	2303      	movs	r3, #3
 800b39c:	e05a      	b.n	800b454 <USER_SPI_write+0xe8>
    if (Stat & STA_PROTECT) return RES_WRPRT;   /* Check write protect */
 800b39e:	4b2f      	ldr	r3, [pc, #188]	; (800b45c <USER_SPI_write+0xf0>)
 800b3a0:	781b      	ldrb	r3, [r3, #0]
 800b3a2:	b2db      	uxtb	r3, r3
 800b3a4:	f003 0304 	and.w	r3, r3, #4
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d001      	beq.n	800b3b0 <USER_SPI_write+0x44>
 800b3ac:	2302      	movs	r3, #2
 800b3ae:	e051      	b.n	800b454 <USER_SPI_write+0xe8>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ==> BA conversion (byte addressing cards) */
 800b3b0:	4b2b      	ldr	r3, [pc, #172]	; (800b460 <USER_SPI_write+0xf4>)
 800b3b2:	781b      	ldrb	r3, [r3, #0]
 800b3b4:	f003 0308 	and.w	r3, r3, #8
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d102      	bne.n	800b3c2 <USER_SPI_write+0x56>
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	025b      	lsls	r3, r3, #9
 800b3c0:	607b      	str	r3, [r7, #4]

    if (count == 1) {   /* Single sector write */
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d110      	bne.n	800b3ea <USER_SPI_write+0x7e>
        if ((send_cmd(CMD24, sector) == 0)  /* WRITE_BLOCK */
 800b3c8:	6879      	ldr	r1, [r7, #4]
 800b3ca:	2018      	movs	r0, #24
 800b3cc:	f7ff fdf9 	bl	800afc2 <send_cmd>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d136      	bne.n	800b444 <USER_SPI_write+0xd8>
            && xmit_datablock(buff, 0xFE)) {
 800b3d6:	21fe      	movs	r1, #254	; 0xfe
 800b3d8:	68b8      	ldr	r0, [r7, #8]
 800b3da:	f7ff fdc0 	bl	800af5e <xmit_datablock>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d02f      	beq.n	800b444 <USER_SPI_write+0xd8>
            count = 0;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	603b      	str	r3, [r7, #0]
 800b3e8:	e02c      	b.n	800b444 <USER_SPI_write+0xd8>
        }
    }
    else {              /* Multiple sector write */
        if (CardType & CT_SDC) send_cmd(ACMD23, count); /* Predefine number of sectors */
 800b3ea:	4b1d      	ldr	r3, [pc, #116]	; (800b460 <USER_SPI_write+0xf4>)
 800b3ec:	781b      	ldrb	r3, [r3, #0]
 800b3ee:	f003 0306 	and.w	r3, r3, #6
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d003      	beq.n	800b3fe <USER_SPI_write+0x92>
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	2097      	movs	r0, #151	; 0x97
 800b3fa:	f7ff fde2 	bl	800afc2 <send_cmd>
        if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 800b3fe:	6879      	ldr	r1, [r7, #4]
 800b400:	2019      	movs	r0, #25
 800b402:	f7ff fdde 	bl	800afc2 <send_cmd>
 800b406:	4603      	mov	r3, r0
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d11b      	bne.n	800b444 <USER_SPI_write+0xd8>
            do {
                if (!xmit_datablock(buff, 0xFC)) break;
 800b40c:	21fc      	movs	r1, #252	; 0xfc
 800b40e:	68b8      	ldr	r0, [r7, #8]
 800b410:	f7ff fda5 	bl	800af5e <xmit_datablock>
 800b414:	4603      	mov	r3, r0
 800b416:	2b00      	cmp	r3, #0
 800b418:	d00a      	beq.n	800b430 <USER_SPI_write+0xc4>
                buff += 512;
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b420:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	3b01      	subs	r3, #1
 800b426:	603b      	str	r3, [r7, #0]
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d1ee      	bne.n	800b40c <USER_SPI_write+0xa0>
 800b42e:	e000      	b.n	800b432 <USER_SPI_write+0xc6>
                if (!xmit_datablock(buff, 0xFC)) break;
 800b430:	bf00      	nop
            if (!xmit_datablock(0, 0xFD)) count = 1;    /* STOP_TRAN token */
 800b432:	21fd      	movs	r1, #253	; 0xfd
 800b434:	2000      	movs	r0, #0
 800b436:	f7ff fd92 	bl	800af5e <xmit_datablock>
 800b43a:	4603      	mov	r3, r0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <USER_SPI_write+0xd8>
 800b440:	2301      	movs	r3, #1
 800b442:	603b      	str	r3, [r7, #0]
        }
    }
    despiselect();
 800b444:	f7ff fd3a 	bl	800aebc <despiselect>

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	bf14      	ite	ne
 800b44e:	2301      	movne	r3, #1
 800b450:	2300      	moveq	r3, #0
 800b452:	b2db      	uxtb	r3, r3
}
 800b454:	4618      	mov	r0, r3
 800b456:	3710      	adds	r7, #16
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}
 800b45c:	20000020 	.word	0x20000020
 800b460:	200005fc 	.word	0x200005fc

0800b464 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
    BYTE drv,       /* Physical drive number (0) */
    BYTE cmd,       /* Control command code */
    void *buff      /* Pointer to the conrtol data */
)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b08c      	sub	sp, #48	; 0x30
 800b468:	af00      	add	r7, sp, #0
 800b46a:	4603      	mov	r3, r0
 800b46c:	603a      	str	r2, [r7, #0]
 800b46e:	71fb      	strb	r3, [r7, #7]
 800b470:	460b      	mov	r3, r1
 800b472:	71bb      	strb	r3, [r7, #6]
    DRESULT res;
    BYTE n, csd[16];
    DWORD *dp, st, ed, csize;


    if (drv) return RES_PARERR;                 /* Check parameter */
 800b474:	79fb      	ldrb	r3, [r7, #7]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d001      	beq.n	800b47e <USER_SPI_ioctl+0x1a>
 800b47a:	2304      	movs	r3, #4
 800b47c:	e15a      	b.n	800b734 <USER_SPI_ioctl+0x2d0>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800b47e:	4baf      	ldr	r3, [pc, #700]	; (800b73c <USER_SPI_ioctl+0x2d8>)
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	b2db      	uxtb	r3, r3
 800b484:	f003 0301 	and.w	r3, r3, #1
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d001      	beq.n	800b490 <USER_SPI_ioctl+0x2c>
 800b48c:	2303      	movs	r3, #3
 800b48e:	e151      	b.n	800b734 <USER_SPI_ioctl+0x2d0>

    res = RES_ERROR;
 800b490:	2301      	movs	r3, #1
 800b492:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    switch (cmd) {
 800b496:	79bb      	ldrb	r3, [r7, #6]
 800b498:	2b04      	cmp	r3, #4
 800b49a:	f200 8136 	bhi.w	800b70a <USER_SPI_ioctl+0x2a6>
 800b49e:	a201      	add	r2, pc, #4	; (adr r2, 800b4a4 <USER_SPI_ioctl+0x40>)
 800b4a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4a4:	0800b4b9 	.word	0x0800b4b9
 800b4a8:	0800b4cd 	.word	0x0800b4cd
 800b4ac:	0800b70b 	.word	0x0800b70b
 800b4b0:	0800b579 	.word	0x0800b579
 800b4b4:	0800b66f 	.word	0x0800b66f
    case CTRL_SYNC :        /* Wait for end of internal write process of the drive */
        if (spiselect()) res = RES_OK;
 800b4b8:	f7ff fd0e 	bl	800aed8 <spiselect>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	f000 8127 	beq.w	800b712 <USER_SPI_ioctl+0x2ae>
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800b4ca:	e122      	b.n	800b712 <USER_SPI_ioctl+0x2ae>

    case GET_SECTOR_COUNT : /* Get drive capacity in unit of sector (DWORD) */
        if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800b4cc:	2100      	movs	r1, #0
 800b4ce:	2009      	movs	r0, #9
 800b4d0:	f7ff fd77 	bl	800afc2 <send_cmd>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	f040 811d 	bne.w	800b716 <USER_SPI_ioctl+0x2b2>
 800b4dc:	f107 030c 	add.w	r3, r7, #12
 800b4e0:	2110      	movs	r1, #16
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f7ff fd12 	bl	800af0c <rcvr_datablock>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	f000 8113 	beq.w	800b716 <USER_SPI_ioctl+0x2b2>
            if ((csd[0] >> 6) == 1) {   /* SDC ver 2.00 */
 800b4f0:	7b3b      	ldrb	r3, [r7, #12]
 800b4f2:	099b      	lsrs	r3, r3, #6
 800b4f4:	b2db      	uxtb	r3, r3
 800b4f6:	2b01      	cmp	r3, #1
 800b4f8:	d111      	bne.n	800b51e <USER_SPI_ioctl+0xba>
                csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800b4fa:	7d7b      	ldrb	r3, [r7, #21]
 800b4fc:	461a      	mov	r2, r3
 800b4fe:	7d3b      	ldrb	r3, [r7, #20]
 800b500:	021b      	lsls	r3, r3, #8
 800b502:	4413      	add	r3, r2
 800b504:	461a      	mov	r2, r3
 800b506:	7cfb      	ldrb	r3, [r7, #19]
 800b508:	041b      	lsls	r3, r3, #16
 800b50a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800b50e:	4413      	add	r3, r2
 800b510:	3301      	adds	r3, #1
 800b512:	61fb      	str	r3, [r7, #28]
                *(DWORD*)buff = csize << 10;
 800b514:	69fb      	ldr	r3, [r7, #28]
 800b516:	029a      	lsls	r2, r3, #10
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	601a      	str	r2, [r3, #0]
 800b51c:	e028      	b.n	800b570 <USER_SPI_ioctl+0x10c>
            } else {                    /* SDC ver 1.XX or MMC ver 3 */
                n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800b51e:	7c7b      	ldrb	r3, [r7, #17]
 800b520:	f003 030f 	and.w	r3, r3, #15
 800b524:	b2da      	uxtb	r2, r3
 800b526:	7dbb      	ldrb	r3, [r7, #22]
 800b528:	09db      	lsrs	r3, r3, #7
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	4413      	add	r3, r2
 800b52e:	b2da      	uxtb	r2, r3
 800b530:	7d7b      	ldrb	r3, [r7, #21]
 800b532:	005b      	lsls	r3, r3, #1
 800b534:	b2db      	uxtb	r3, r3
 800b536:	f003 0306 	and.w	r3, r3, #6
 800b53a:	b2db      	uxtb	r3, r3
 800b53c:	4413      	add	r3, r2
 800b53e:	b2db      	uxtb	r3, r3
 800b540:	3302      	adds	r3, #2
 800b542:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800b546:	7d3b      	ldrb	r3, [r7, #20]
 800b548:	099b      	lsrs	r3, r3, #6
 800b54a:	b2db      	uxtb	r3, r3
 800b54c:	461a      	mov	r2, r3
 800b54e:	7cfb      	ldrb	r3, [r7, #19]
 800b550:	009b      	lsls	r3, r3, #2
 800b552:	441a      	add	r2, r3
 800b554:	7cbb      	ldrb	r3, [r7, #18]
 800b556:	029b      	lsls	r3, r3, #10
 800b558:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b55c:	4413      	add	r3, r2
 800b55e:	3301      	adds	r3, #1
 800b560:	61fb      	str	r3, [r7, #28]
                *(DWORD*)buff = csize << (n - 9);
 800b562:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b566:	3b09      	subs	r3, #9
 800b568:	69fa      	ldr	r2, [r7, #28]
 800b56a:	409a      	lsls	r2, r3
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	601a      	str	r2, [r3, #0]
            }
            res = RES_OK;
 800b570:	2300      	movs	r3, #0
 800b572:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 800b576:	e0ce      	b.n	800b716 <USER_SPI_ioctl+0x2b2>

    case GET_BLOCK_SIZE :   /* Get erase block size in unit of sector (DWORD) */
        if (CardType & CT_SD2) {    /* SDC ver 2.00 */
 800b578:	4b71      	ldr	r3, [pc, #452]	; (800b740 <USER_SPI_ioctl+0x2dc>)
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	f003 0304 	and.w	r3, r3, #4
 800b580:	2b00      	cmp	r3, #0
 800b582:	d031      	beq.n	800b5e8 <USER_SPI_ioctl+0x184>
            if (send_cmd(ACMD13, 0) == 0) { /* Read SD status */
 800b584:	2100      	movs	r1, #0
 800b586:	208d      	movs	r0, #141	; 0x8d
 800b588:	f7ff fd1b 	bl	800afc2 <send_cmd>
 800b58c:	4603      	mov	r3, r0
 800b58e:	2b00      	cmp	r3, #0
 800b590:	f040 80c3 	bne.w	800b71a <USER_SPI_ioctl+0x2b6>
                xchg_spi(0xFF);
 800b594:	20ff      	movs	r0, #255	; 0xff
 800b596:	f7ff fc23 	bl	800ade0 <xchg_spi>
                if (rcvr_datablock(csd, 16)) {              /* Read partial block */
 800b59a:	f107 030c 	add.w	r3, r7, #12
 800b59e:	2110      	movs	r1, #16
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f7ff fcb3 	bl	800af0c <rcvr_datablock>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	f000 80b6 	beq.w	800b71a <USER_SPI_ioctl+0x2b6>
                    for (n = 64 - 16; n; n--) xchg_spi(0xFF);   /* Purge trailing data */
 800b5ae:	2330      	movs	r3, #48	; 0x30
 800b5b0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800b5b4:	e007      	b.n	800b5c6 <USER_SPI_ioctl+0x162>
 800b5b6:	20ff      	movs	r0, #255	; 0xff
 800b5b8:	f7ff fc12 	bl	800ade0 <xchg_spi>
 800b5bc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b5c0:	3b01      	subs	r3, #1
 800b5c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800b5c6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d1f3      	bne.n	800b5b6 <USER_SPI_ioctl+0x152>
                    *(DWORD*)buff = 16UL << (csd[10] >> 4);
 800b5ce:	7dbb      	ldrb	r3, [r7, #22]
 800b5d0:	091b      	lsrs	r3, r3, #4
 800b5d2:	b2db      	uxtb	r3, r3
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	2310      	movs	r3, #16
 800b5d8:	fa03 f202 	lsl.w	r2, r3, r2
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	601a      	str	r2, [r3, #0]
                    res = RES_OK;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
                }
                res = RES_OK;
            }
        }
        break;
 800b5e6:	e098      	b.n	800b71a <USER_SPI_ioctl+0x2b6>
            if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {  /* Read CSD */
 800b5e8:	2100      	movs	r1, #0
 800b5ea:	2009      	movs	r0, #9
 800b5ec:	f7ff fce9 	bl	800afc2 <send_cmd>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	f040 8091 	bne.w	800b71a <USER_SPI_ioctl+0x2b6>
 800b5f8:	f107 030c 	add.w	r3, r7, #12
 800b5fc:	2110      	movs	r1, #16
 800b5fe:	4618      	mov	r0, r3
 800b600:	f7ff fc84 	bl	800af0c <rcvr_datablock>
 800b604:	4603      	mov	r3, r0
 800b606:	2b00      	cmp	r3, #0
 800b608:	f000 8087 	beq.w	800b71a <USER_SPI_ioctl+0x2b6>
                if (CardType & CT_SD1) {    /* SDC ver 1.XX */
 800b60c:	4b4c      	ldr	r3, [pc, #304]	; (800b740 <USER_SPI_ioctl+0x2dc>)
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	f003 0302 	and.w	r3, r3, #2
 800b614:	2b00      	cmp	r3, #0
 800b616:	d012      	beq.n	800b63e <USER_SPI_ioctl+0x1da>
                    *(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800b618:	7dbb      	ldrb	r3, [r7, #22]
 800b61a:	005b      	lsls	r3, r3, #1
 800b61c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800b620:	7dfa      	ldrb	r2, [r7, #23]
 800b622:	09d2      	lsrs	r2, r2, #7
 800b624:	b2d2      	uxtb	r2, r2
 800b626:	4413      	add	r3, r2
 800b628:	1c5a      	adds	r2, r3, #1
 800b62a:	7e7b      	ldrb	r3, [r7, #25]
 800b62c:	099b      	lsrs	r3, r3, #6
 800b62e:	b2db      	uxtb	r3, r3
 800b630:	3b01      	subs	r3, #1
 800b632:	fa02 f303 	lsl.w	r3, r2, r3
 800b636:	461a      	mov	r2, r3
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	601a      	str	r2, [r3, #0]
 800b63c:	e013      	b.n	800b666 <USER_SPI_ioctl+0x202>
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800b63e:	7dbb      	ldrb	r3, [r7, #22]
 800b640:	109b      	asrs	r3, r3, #2
 800b642:	b29b      	uxth	r3, r3
 800b644:	f003 031f 	and.w	r3, r3, #31
 800b648:	3301      	adds	r3, #1
 800b64a:	7dfa      	ldrb	r2, [r7, #23]
 800b64c:	00d2      	lsls	r2, r2, #3
 800b64e:	f002 0218 	and.w	r2, r2, #24
 800b652:	7df9      	ldrb	r1, [r7, #23]
 800b654:	0949      	lsrs	r1, r1, #5
 800b656:	b2c9      	uxtb	r1, r1
 800b658:	440a      	add	r2, r1
 800b65a:	3201      	adds	r2, #1
 800b65c:	fb02 f303 	mul.w	r3, r2, r3
 800b660:	461a      	mov	r2, r3
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	601a      	str	r2, [r3, #0]
                res = RES_OK;
 800b666:	2300      	movs	r3, #0
 800b668:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800b66c:	e055      	b.n	800b71a <USER_SPI_ioctl+0x2b6>

    case CTRL_TRIM :    /* Erase a block of sectors (used when _USE_ERASE == 1) */
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 800b66e:	4b34      	ldr	r3, [pc, #208]	; (800b740 <USER_SPI_ioctl+0x2dc>)
 800b670:	781b      	ldrb	r3, [r3, #0]
 800b672:	f003 0306 	and.w	r3, r3, #6
 800b676:	2b00      	cmp	r3, #0
 800b678:	d051      	beq.n	800b71e <USER_SPI_ioctl+0x2ba>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 800b67a:	f107 020c 	add.w	r2, r7, #12
 800b67e:	79fb      	ldrb	r3, [r7, #7]
 800b680:	210b      	movs	r1, #11
 800b682:	4618      	mov	r0, r3
 800b684:	f7ff feee 	bl	800b464 <USER_SPI_ioctl>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d149      	bne.n	800b722 <USER_SPI_ioctl+0x2be>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 800b68e:	7b3b      	ldrb	r3, [r7, #12]
 800b690:	099b      	lsrs	r3, r3, #6
 800b692:	b2db      	uxtb	r3, r3
 800b694:	2b00      	cmp	r3, #0
 800b696:	d104      	bne.n	800b6a2 <USER_SPI_ioctl+0x23e>
 800b698:	7dbb      	ldrb	r3, [r7, #22]
 800b69a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d041      	beq.n	800b726 <USER_SPI_ioctl+0x2c2>
        dp = buff; st = dp[0]; ed = dp[1];              /* Load sector block */
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	623b      	str	r3, [r7, #32]
 800b6a6:	6a3b      	ldr	r3, [r7, #32]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	62bb      	str	r3, [r7, #40]	; 0x28
 800b6ac:	6a3b      	ldr	r3, [r7, #32]
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	627b      	str	r3, [r7, #36]	; 0x24
        if (!(CardType & CT_BLOCK)) {
 800b6b2:	4b23      	ldr	r3, [pc, #140]	; (800b740 <USER_SPI_ioctl+0x2dc>)
 800b6b4:	781b      	ldrb	r3, [r3, #0]
 800b6b6:	f003 0308 	and.w	r3, r3, #8
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d105      	bne.n	800b6ca <USER_SPI_ioctl+0x266>
            st *= 512; ed *= 512;
 800b6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6c0:	025b      	lsls	r3, r3, #9
 800b6c2:	62bb      	str	r3, [r7, #40]	; 0x28
 800b6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6c6:	025b      	lsls	r3, r3, #9
 800b6c8:	627b      	str	r3, [r7, #36]	; 0x24
        }
        if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) { /* Erase sector block */
 800b6ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b6cc:	2020      	movs	r0, #32
 800b6ce:	f7ff fc78 	bl	800afc2 <send_cmd>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d128      	bne.n	800b72a <USER_SPI_ioctl+0x2c6>
 800b6d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b6da:	2021      	movs	r0, #33	; 0x21
 800b6dc:	f7ff fc71 	bl	800afc2 <send_cmd>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d121      	bne.n	800b72a <USER_SPI_ioctl+0x2c6>
 800b6e6:	2100      	movs	r1, #0
 800b6e8:	2026      	movs	r0, #38	; 0x26
 800b6ea:	f7ff fc6a 	bl	800afc2 <send_cmd>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d11a      	bne.n	800b72a <USER_SPI_ioctl+0x2c6>
 800b6f4:	f247 5030 	movw	r0, #30000	; 0x7530
 800b6f8:	f7ff fbbd 	bl	800ae76 <wait_ready>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d013      	beq.n	800b72a <USER_SPI_ioctl+0x2c6>
            res = RES_OK;   /* FatFs does not check result of this command */
 800b702:	2300      	movs	r3, #0
 800b704:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 800b708:	e00f      	b.n	800b72a <USER_SPI_ioctl+0x2c6>

    default:
        res = RES_PARERR;
 800b70a:	2304      	movs	r3, #4
 800b70c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b710:	e00c      	b.n	800b72c <USER_SPI_ioctl+0x2c8>
        break;
 800b712:	bf00      	nop
 800b714:	e00a      	b.n	800b72c <USER_SPI_ioctl+0x2c8>
        break;
 800b716:	bf00      	nop
 800b718:	e008      	b.n	800b72c <USER_SPI_ioctl+0x2c8>
        break;
 800b71a:	bf00      	nop
 800b71c:	e006      	b.n	800b72c <USER_SPI_ioctl+0x2c8>
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 800b71e:	bf00      	nop
 800b720:	e004      	b.n	800b72c <USER_SPI_ioctl+0x2c8>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 800b722:	bf00      	nop
 800b724:	e002      	b.n	800b72c <USER_SPI_ioctl+0x2c8>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 800b726:	bf00      	nop
 800b728:	e000      	b.n	800b72c <USER_SPI_ioctl+0x2c8>
        break;
 800b72a:	bf00      	nop
    }

    despiselect();
 800b72c:	f7ff fbc6 	bl	800aebc <despiselect>

    return res;
 800b730:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b734:	4618      	mov	r0, r3
 800b736:	3730      	adds	r7, #48	; 0x30
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}
 800b73c:	20000020 	.word	0x20000020
 800b740:	200005fc 	.word	0x200005fc

0800b744 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b084      	sub	sp, #16
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
 800b74c:	460b      	mov	r3, r1
 800b74e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b750:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b754:	f003 fc7a 	bl	800f04c <malloc>
 800b758:	4603      	mov	r3, r0
 800b75a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d105      	bne.n	800b76e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	2200      	movs	r2, #0
 800b766:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800b76a:	2302      	movs	r3, #2
 800b76c:	e066      	b.n	800b83c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	68fa      	ldr	r2, [r7, #12]
 800b772:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	7c1b      	ldrb	r3, [r3, #16]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d119      	bne.n	800b7b2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b77e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b782:	2202      	movs	r2, #2
 800b784:	2181      	movs	r1, #129	; 0x81
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f003 fa69 	bl	800ec5e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2201      	movs	r2, #1
 800b790:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b792:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b796:	2202      	movs	r2, #2
 800b798:	2101      	movs	r1, #1
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f003 fa5f 	bl	800ec5e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2201      	movs	r2, #1
 800b7a4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2210      	movs	r2, #16
 800b7ac:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800b7b0:	e016      	b.n	800b7e0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b7b2:	2340      	movs	r3, #64	; 0x40
 800b7b4:	2202      	movs	r2, #2
 800b7b6:	2181      	movs	r1, #129	; 0x81
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f003 fa50 	bl	800ec5e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b7c4:	2340      	movs	r3, #64	; 0x40
 800b7c6:	2202      	movs	r2, #2
 800b7c8:	2101      	movs	r1, #1
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f003 fa47 	bl	800ec5e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2210      	movs	r2, #16
 800b7dc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b7e0:	2308      	movs	r3, #8
 800b7e2:	2203      	movs	r2, #3
 800b7e4:	2182      	movs	r1, #130	; 0x82
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f003 fa39 	bl	800ec5e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2201      	movs	r2, #1
 800b7f0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	2200      	movs	r2, #0
 800b802:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	2200      	movs	r2, #0
 800b80a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	7c1b      	ldrb	r3, [r3, #16]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d109      	bne.n	800b82a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b81c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b820:	2101      	movs	r1, #1
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f003 fb0a 	bl	800ee3c <USBD_LL_PrepareReceive>
 800b828:	e007      	b.n	800b83a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b830:	2340      	movs	r3, #64	; 0x40
 800b832:	2101      	movs	r1, #1
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f003 fb01 	bl	800ee3c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b83a:	2300      	movs	r3, #0
}
 800b83c:	4618      	mov	r0, r3
 800b83e:	3710      	adds	r7, #16
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	460b      	mov	r3, r1
 800b84e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800b850:	2300      	movs	r3, #0
 800b852:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b854:	2181      	movs	r1, #129	; 0x81
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f003 fa27 	bl	800ecaa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2200      	movs	r2, #0
 800b860:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b862:	2101      	movs	r1, #1
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	f003 fa20 	bl	800ecaa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2200      	movs	r2, #0
 800b86e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b872:	2182      	movs	r1, #130	; 0x82
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f003 fa18 	bl	800ecaa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2200      	movs	r2, #0
 800b87e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2200      	movs	r2, #0
 800b886:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b890:	2b00      	cmp	r3, #0
 800b892:	d00e      	beq.n	800b8b2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b89a:	685b      	ldr	r3, [r3, #4]
 800b89c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	f003 fbd9 	bl	800f05c <free>
    pdev->pClassData = NULL;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800b8b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	3710      	adds	r7, #16
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}

0800b8bc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b086      	sub	sp, #24
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b8cc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	781b      	ldrb	r3, [r3, #0]
 800b8de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d03a      	beq.n	800b95c <USBD_CDC_Setup+0xa0>
 800b8e6:	2b20      	cmp	r3, #32
 800b8e8:	f040 8097 	bne.w	800ba1a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	88db      	ldrh	r3, [r3, #6]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d029      	beq.n	800b948 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	b25b      	sxtb	r3, r3
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	da11      	bge.n	800b922 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b904:	689b      	ldr	r3, [r3, #8]
 800b906:	683a      	ldr	r2, [r7, #0]
 800b908:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800b90a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b90c:	683a      	ldr	r2, [r7, #0]
 800b90e:	88d2      	ldrh	r2, [r2, #6]
 800b910:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b912:	6939      	ldr	r1, [r7, #16]
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	88db      	ldrh	r3, [r3, #6]
 800b918:	461a      	mov	r2, r3
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f001 fac7 	bl	800ceae <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800b920:	e082      	b.n	800ba28 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	785a      	ldrb	r2, [r3, #1]
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	88db      	ldrh	r3, [r3, #6]
 800b930:	b2da      	uxtb	r2, r3
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b938:	6939      	ldr	r1, [r7, #16]
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	88db      	ldrh	r3, [r3, #6]
 800b93e:	461a      	mov	r2, r3
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f001 fae0 	bl	800cf06 <USBD_CtlPrepareRx>
    break;
 800b946:	e06f      	b.n	800ba28 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	683a      	ldr	r2, [r7, #0]
 800b952:	7850      	ldrb	r0, [r2, #1]
 800b954:	2200      	movs	r2, #0
 800b956:	6839      	ldr	r1, [r7, #0]
 800b958:	4798      	blx	r3
    break;
 800b95a:	e065      	b.n	800ba28 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	785b      	ldrb	r3, [r3, #1]
 800b960:	2b0b      	cmp	r3, #11
 800b962:	d84f      	bhi.n	800ba04 <USBD_CDC_Setup+0x148>
 800b964:	a201      	add	r2, pc, #4	; (adr r2, 800b96c <USBD_CDC_Setup+0xb0>)
 800b966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b96a:	bf00      	nop
 800b96c:	0800b99d 	.word	0x0800b99d
 800b970:	0800ba13 	.word	0x0800ba13
 800b974:	0800ba05 	.word	0x0800ba05
 800b978:	0800ba05 	.word	0x0800ba05
 800b97c:	0800ba05 	.word	0x0800ba05
 800b980:	0800ba05 	.word	0x0800ba05
 800b984:	0800ba05 	.word	0x0800ba05
 800b988:	0800ba05 	.word	0x0800ba05
 800b98c:	0800ba05 	.word	0x0800ba05
 800b990:	0800ba05 	.word	0x0800ba05
 800b994:	0800b9c5 	.word	0x0800b9c5
 800b998:	0800b9ed 	.word	0x0800b9ed
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9a2:	2b03      	cmp	r3, #3
 800b9a4:	d107      	bne.n	800b9b6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b9a6:	f107 030c 	add.w	r3, r7, #12
 800b9aa:	2202      	movs	r2, #2
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f001 fa7d 	bl	800ceae <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800b9b4:	e030      	b.n	800ba18 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800b9b6:	6839      	ldr	r1, [r7, #0]
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f001 fa07 	bl	800cdcc <USBD_CtlError>
        ret = USBD_FAIL;
 800b9be:	2303      	movs	r3, #3
 800b9c0:	75fb      	strb	r3, [r7, #23]
      break;
 800b9c2:	e029      	b.n	800ba18 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9ca:	2b03      	cmp	r3, #3
 800b9cc:	d107      	bne.n	800b9de <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b9ce:	f107 030f 	add.w	r3, r7, #15
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f001 fa69 	bl	800ceae <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800b9dc:	e01c      	b.n	800ba18 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800b9de:	6839      	ldr	r1, [r7, #0]
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f001 f9f3 	bl	800cdcc <USBD_CtlError>
        ret = USBD_FAIL;
 800b9e6:	2303      	movs	r3, #3
 800b9e8:	75fb      	strb	r3, [r7, #23]
      break;
 800b9ea:	e015      	b.n	800ba18 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9f2:	2b03      	cmp	r3, #3
 800b9f4:	d00f      	beq.n	800ba16 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800b9f6:	6839      	ldr	r1, [r7, #0]
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f001 f9e7 	bl	800cdcc <USBD_CtlError>
        ret = USBD_FAIL;
 800b9fe:	2303      	movs	r3, #3
 800ba00:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800ba02:	e008      	b.n	800ba16 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800ba04:	6839      	ldr	r1, [r7, #0]
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f001 f9e0 	bl	800cdcc <USBD_CtlError>
      ret = USBD_FAIL;
 800ba0c:	2303      	movs	r3, #3
 800ba0e:	75fb      	strb	r3, [r7, #23]
      break;
 800ba10:	e002      	b.n	800ba18 <USBD_CDC_Setup+0x15c>
      break;
 800ba12:	bf00      	nop
 800ba14:	e008      	b.n	800ba28 <USBD_CDC_Setup+0x16c>
      break;
 800ba16:	bf00      	nop
    }
    break;
 800ba18:	e006      	b.n	800ba28 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800ba1a:	6839      	ldr	r1, [r7, #0]
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f001 f9d5 	bl	800cdcc <USBD_CtlError>
    ret = USBD_FAIL;
 800ba22:	2303      	movs	r3, #3
 800ba24:	75fb      	strb	r3, [r7, #23]
    break;
 800ba26:	bf00      	nop
  }

  return (uint8_t)ret;
 800ba28:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3718      	adds	r7, #24
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop

0800ba34 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b084      	sub	sp, #16
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
 800ba3c:	460b      	mov	r3, r1
 800ba3e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ba46:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d101      	bne.n	800ba56 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ba52:	2303      	movs	r3, #3
 800ba54:	e049      	b.n	800baea <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ba5c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ba5e:	78fa      	ldrb	r2, [r7, #3]
 800ba60:	6879      	ldr	r1, [r7, #4]
 800ba62:	4613      	mov	r3, r2
 800ba64:	009b      	lsls	r3, r3, #2
 800ba66:	4413      	add	r3, r2
 800ba68:	009b      	lsls	r3, r3, #2
 800ba6a:	440b      	add	r3, r1
 800ba6c:	3318      	adds	r3, #24
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d029      	beq.n	800bac8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ba74:	78fa      	ldrb	r2, [r7, #3]
 800ba76:	6879      	ldr	r1, [r7, #4]
 800ba78:	4613      	mov	r3, r2
 800ba7a:	009b      	lsls	r3, r3, #2
 800ba7c:	4413      	add	r3, r2
 800ba7e:	009b      	lsls	r3, r3, #2
 800ba80:	440b      	add	r3, r1
 800ba82:	3318      	adds	r3, #24
 800ba84:	681a      	ldr	r2, [r3, #0]
 800ba86:	78f9      	ldrb	r1, [r7, #3]
 800ba88:	68f8      	ldr	r0, [r7, #12]
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	00db      	lsls	r3, r3, #3
 800ba8e:	1a5b      	subs	r3, r3, r1
 800ba90:	009b      	lsls	r3, r3, #2
 800ba92:	4403      	add	r3, r0
 800ba94:	3344      	adds	r3, #68	; 0x44
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	fbb2 f1f3 	udiv	r1, r2, r3
 800ba9c:	fb03 f301 	mul.w	r3, r3, r1
 800baa0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d110      	bne.n	800bac8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800baa6:	78fa      	ldrb	r2, [r7, #3]
 800baa8:	6879      	ldr	r1, [r7, #4]
 800baaa:	4613      	mov	r3, r2
 800baac:	009b      	lsls	r3, r3, #2
 800baae:	4413      	add	r3, r2
 800bab0:	009b      	lsls	r3, r3, #2
 800bab2:	440b      	add	r3, r1
 800bab4:	3318      	adds	r3, #24
 800bab6:	2200      	movs	r2, #0
 800bab8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800baba:	78f9      	ldrb	r1, [r7, #3]
 800babc:	2300      	movs	r3, #0
 800babe:	2200      	movs	r2, #0
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f003 f99a 	bl	800edfa <USBD_LL_Transmit>
 800bac6:	e00f      	b.n	800bae8 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	2200      	movs	r2, #0
 800bacc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bad6:	691b      	ldr	r3, [r3, #16]
 800bad8:	68ba      	ldr	r2, [r7, #8]
 800bada:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800bade:	68ba      	ldr	r2, [r7, #8]
 800bae0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800bae4:	78fa      	ldrb	r2, [r7, #3]
 800bae6:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800bae8:	2300      	movs	r3, #0
}
 800baea:	4618      	mov	r0, r3
 800baec:	3710      	adds	r7, #16
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}

0800baf2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800baf2:	b580      	push	{r7, lr}
 800baf4:	b084      	sub	sp, #16
 800baf6:	af00      	add	r7, sp, #0
 800baf8:	6078      	str	r0, [r7, #4]
 800bafa:	460b      	mov	r3, r1
 800bafc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb04:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d101      	bne.n	800bb14 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bb10:	2303      	movs	r3, #3
 800bb12:	e015      	b.n	800bb40 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bb14:	78fb      	ldrb	r3, [r7, #3]
 800bb16:	4619      	mov	r1, r3
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f003 f9b0 	bl	800ee7e <USBD_LL_GetRxDataSize>
 800bb1e:	4602      	mov	r2, r0
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bb2c:	68db      	ldr	r3, [r3, #12]
 800bb2e:	68fa      	ldr	r2, [r7, #12]
 800bb30:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bb34:	68fa      	ldr	r2, [r7, #12]
 800bb36:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bb3a:	4611      	mov	r1, r2
 800bb3c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bb3e:	2300      	movs	r3, #0
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3710      	adds	r7, #16
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb56:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d015      	beq.n	800bb8e <USBD_CDC_EP0_RxReady+0x46>
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bb68:	2bff      	cmp	r3, #255	; 0xff
 800bb6a:	d010      	beq.n	800bb8e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bb72:	689b      	ldr	r3, [r3, #8]
 800bb74:	68fa      	ldr	r2, [r7, #12]
 800bb76:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800bb7a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bb7c:	68fa      	ldr	r2, [r7, #12]
 800bb7e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bb82:	b292      	uxth	r2, r2
 800bb84:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	22ff      	movs	r2, #255	; 0xff
 800bb8a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800bb8e:	2300      	movs	r3, #0
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	3710      	adds	r7, #16
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}

0800bb98 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b083      	sub	sp, #12
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2243      	movs	r2, #67	; 0x43
 800bba4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800bba6:	4b03      	ldr	r3, [pc, #12]	; (800bbb4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	370c      	adds	r7, #12
 800bbac:	46bd      	mov	sp, r7
 800bbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb2:	4770      	bx	lr
 800bbb4:	200000ac 	.word	0x200000ac

0800bbb8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b083      	sub	sp, #12
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2243      	movs	r2, #67	; 0x43
 800bbc4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800bbc6:	4b03      	ldr	r3, [pc, #12]	; (800bbd4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	370c      	adds	r7, #12
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd2:	4770      	bx	lr
 800bbd4:	20000068 	.word	0x20000068

0800bbd8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bbd8:	b480      	push	{r7}
 800bbda:	b083      	sub	sp, #12
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2243      	movs	r2, #67	; 0x43
 800bbe4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800bbe6:	4b03      	ldr	r3, [pc, #12]	; (800bbf4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	370c      	adds	r7, #12
 800bbec:	46bd      	mov	sp, r7
 800bbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf2:	4770      	bx	lr
 800bbf4:	200000f0 	.word	0x200000f0

0800bbf8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bbf8:	b480      	push	{r7}
 800bbfa:	b083      	sub	sp, #12
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	220a      	movs	r2, #10
 800bc04:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bc06:	4b03      	ldr	r3, [pc, #12]	; (800bc14 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	370c      	adds	r7, #12
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr
 800bc14:	20000024 	.word	0x20000024

0800bc18 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b083      	sub	sp, #12
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d101      	bne.n	800bc2c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bc28:	2303      	movs	r3, #3
 800bc2a:	e004      	b.n	800bc36 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	683a      	ldr	r2, [r7, #0]
 800bc30:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800bc34:	2300      	movs	r3, #0
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	370c      	adds	r7, #12
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc40:	4770      	bx	lr

0800bc42 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bc42:	b480      	push	{r7}
 800bc44:	b087      	sub	sp, #28
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	60f8      	str	r0, [r7, #12]
 800bc4a:	60b9      	str	r1, [r7, #8]
 800bc4c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc54:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	68ba      	ldr	r2, [r7, #8]
 800bc5a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	687a      	ldr	r2, [r7, #4]
 800bc62:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800bc66:	2300      	movs	r3, #0
}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	371c      	adds	r7, #28
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc72:	4770      	bx	lr

0800bc74 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b085      	sub	sp, #20
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc84:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	683a      	ldr	r2, [r7, #0]
 800bc8a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800bc8e:	2300      	movs	r3, #0
}
 800bc90:	4618      	mov	r0, r3
 800bc92:	3714      	adds	r7, #20
 800bc94:	46bd      	mov	sp, r7
 800bc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9a:	4770      	bx	lr

0800bc9c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b084      	sub	sp, #16
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bcaa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800bcac:	2301      	movs	r3, #1
 800bcae:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d101      	bne.n	800bcbe <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bcba:	2303      	movs	r3, #3
 800bcbc:	e01a      	b.n	800bcf4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d114      	bne.n	800bcf2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	2201      	movs	r2, #1
 800bccc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800bce6:	2181      	movs	r1, #129	; 0x81
 800bce8:	6878      	ldr	r0, [r7, #4]
 800bcea:	f003 f886 	bl	800edfa <USBD_LL_Transmit>

    ret = USBD_OK;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800bcf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	3710      	adds	r7, #16
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}

0800bcfc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b084      	sub	sp, #16
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bd0a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d101      	bne.n	800bd1a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800bd16:	2303      	movs	r3, #3
 800bd18:	e016      	b.n	800bd48 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	7c1b      	ldrb	r3, [r3, #16]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d109      	bne.n	800bd36 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bd28:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bd2c:	2101      	movs	r1, #1
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f003 f884 	bl	800ee3c <USBD_LL_PrepareReceive>
 800bd34:	e007      	b.n	800bd46 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bd3c:	2340      	movs	r3, #64	; 0x40
 800bd3e:	2101      	movs	r1, #1
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f003 f87b 	bl	800ee3c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bd46:	2300      	movs	r3, #0
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3710      	adds	r7, #16
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}

0800bd50 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b086      	sub	sp, #24
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	4613      	mov	r3, r2
 800bd5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d101      	bne.n	800bd68 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800bd64:	2303      	movs	r3, #3
 800bd66:	e025      	b.n	800bdb4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d003      	beq.n	800bd7a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	2200      	movs	r2, #0
 800bd76:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d003      	beq.n	800bd8c <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	2200      	movs	r2, #0
 800bd88:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d003      	beq.n	800bd9a <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	68ba      	ldr	r2, [r7, #8]
 800bd96:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	79fa      	ldrb	r2, [r7, #7]
 800bda6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800bda8:	68f8      	ldr	r0, [r7, #12]
 800bdaa:	f002 fef1 	bl	800eb90 <USBD_LL_Init>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800bdb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	3718      	adds	r7, #24
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b084      	sub	sp, #16
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
 800bdc4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d101      	bne.n	800bdd4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800bdd0:	2303      	movs	r3, #3
 800bdd2:	e010      	b.n	800bdf6 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	683a      	ldr	r2, [r7, #0]
 800bdd8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bde2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bde4:	f107 020e 	add.w	r2, r7, #14
 800bde8:	4610      	mov	r0, r2
 800bdea:	4798      	blx	r3
 800bdec:	4602      	mov	r2, r0
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800bdf4:	2300      	movs	r3, #0
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3710      	adds	r7, #16
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}

0800bdfe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bdfe:	b580      	push	{r7, lr}
 800be00:	b082      	sub	sp, #8
 800be02:	af00      	add	r7, sp, #0
 800be04:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f002 ff0e 	bl	800ec28 <USBD_LL_Start>
 800be0c:	4603      	mov	r3, r0
}
 800be0e:	4618      	mov	r0, r3
 800be10:	3708      	adds	r7, #8
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}

0800be16 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800be16:	b480      	push	{r7}
 800be18:	b083      	sub	sp, #12
 800be1a:	af00      	add	r7, sp, #0
 800be1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800be1e:	2300      	movs	r3, #0
}
 800be20:	4618      	mov	r0, r3
 800be22:	370c      	adds	r7, #12
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr

0800be2c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b084      	sub	sp, #16
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	460b      	mov	r3, r1
 800be36:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800be38:	2303      	movs	r3, #3
 800be3a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be42:	2b00      	cmp	r3, #0
 800be44:	d009      	beq.n	800be5a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	78fa      	ldrb	r2, [r7, #3]
 800be50:	4611      	mov	r1, r2
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	4798      	blx	r3
 800be56:	4603      	mov	r3, r0
 800be58:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800be5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3710      	adds	r7, #16
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	460b      	mov	r3, r1
 800be6e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be76:	2b00      	cmp	r3, #0
 800be78:	d007      	beq.n	800be8a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be80:	685b      	ldr	r3, [r3, #4]
 800be82:	78fa      	ldrb	r2, [r7, #3]
 800be84:	4611      	mov	r1, r2
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	4798      	blx	r3
  }

  return USBD_OK;
 800be8a:	2300      	movs	r3, #0
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3708      	adds	r7, #8
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}

0800be94 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b084      	sub	sp, #16
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
 800be9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bea4:	6839      	ldr	r1, [r7, #0]
 800bea6:	4618      	mov	r0, r3
 800bea8:	f000 ff56 	bl	800cd58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2201      	movs	r2, #1
 800beb0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800beba:	461a      	mov	r2, r3
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800bec8:	f003 031f 	and.w	r3, r3, #31
 800becc:	2b01      	cmp	r3, #1
 800bece:	d00e      	beq.n	800beee <USBD_LL_SetupStage+0x5a>
 800bed0:	2b01      	cmp	r3, #1
 800bed2:	d302      	bcc.n	800beda <USBD_LL_SetupStage+0x46>
 800bed4:	2b02      	cmp	r3, #2
 800bed6:	d014      	beq.n	800bf02 <USBD_LL_SetupStage+0x6e>
 800bed8:	e01d      	b.n	800bf16 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bee0:	4619      	mov	r1, r3
 800bee2:	6878      	ldr	r0, [r7, #4]
 800bee4:	f000 fa18 	bl	800c318 <USBD_StdDevReq>
 800bee8:	4603      	mov	r3, r0
 800beea:	73fb      	strb	r3, [r7, #15]
      break;
 800beec:	e020      	b.n	800bf30 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bef4:	4619      	mov	r1, r3
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	f000 fa7c 	bl	800c3f4 <USBD_StdItfReq>
 800befc:	4603      	mov	r3, r0
 800befe:	73fb      	strb	r3, [r7, #15]
      break;
 800bf00:	e016      	b.n	800bf30 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bf08:	4619      	mov	r1, r3
 800bf0a:	6878      	ldr	r0, [r7, #4]
 800bf0c:	f000 fab8 	bl	800c480 <USBD_StdEPReq>
 800bf10:	4603      	mov	r3, r0
 800bf12:	73fb      	strb	r3, [r7, #15]
      break;
 800bf14:	e00c      	b.n	800bf30 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800bf1c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bf20:	b2db      	uxtb	r3, r3
 800bf22:	4619      	mov	r1, r3
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f002 fedf 	bl	800ece8 <USBD_LL_StallEP>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	73fb      	strb	r3, [r7, #15]
      break;
 800bf2e:	bf00      	nop
  }

  return ret;
 800bf30:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf32:	4618      	mov	r0, r3
 800bf34:	3710      	adds	r7, #16
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}

0800bf3a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bf3a:	b580      	push	{r7, lr}
 800bf3c:	b086      	sub	sp, #24
 800bf3e:	af00      	add	r7, sp, #0
 800bf40:	60f8      	str	r0, [r7, #12]
 800bf42:	460b      	mov	r3, r1
 800bf44:	607a      	str	r2, [r7, #4]
 800bf46:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800bf48:	7afb      	ldrb	r3, [r7, #11]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d137      	bne.n	800bfbe <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800bf54:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bf5c:	2b03      	cmp	r3, #3
 800bf5e:	d14a      	bne.n	800bff6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800bf60:	693b      	ldr	r3, [r7, #16]
 800bf62:	689a      	ldr	r2, [r3, #8]
 800bf64:	693b      	ldr	r3, [r7, #16]
 800bf66:	68db      	ldr	r3, [r3, #12]
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d913      	bls.n	800bf94 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	689a      	ldr	r2, [r3, #8]
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	68db      	ldr	r3, [r3, #12]
 800bf74:	1ad2      	subs	r2, r2, r3
 800bf76:	693b      	ldr	r3, [r7, #16]
 800bf78:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	68da      	ldr	r2, [r3, #12]
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	4293      	cmp	r3, r2
 800bf84:	bf28      	it	cs
 800bf86:	4613      	movcs	r3, r2
 800bf88:	461a      	mov	r2, r3
 800bf8a:	6879      	ldr	r1, [r7, #4]
 800bf8c:	68f8      	ldr	r0, [r7, #12]
 800bf8e:	f000 ffd7 	bl	800cf40 <USBD_CtlContinueRx>
 800bf92:	e030      	b.n	800bff6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf9a:	691b      	ldr	r3, [r3, #16]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d00a      	beq.n	800bfb6 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bfa6:	2b03      	cmp	r3, #3
 800bfa8:	d105      	bne.n	800bfb6 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfb0:	691b      	ldr	r3, [r3, #16]
 800bfb2:	68f8      	ldr	r0, [r7, #12]
 800bfb4:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800bfb6:	68f8      	ldr	r0, [r7, #12]
 800bfb8:	f000 ffd3 	bl	800cf62 <USBD_CtlSendStatus>
 800bfbc:	e01b      	b.n	800bff6 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfc4:	699b      	ldr	r3, [r3, #24]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d013      	beq.n	800bff2 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800bfd0:	2b03      	cmp	r3, #3
 800bfd2:	d10e      	bne.n	800bff2 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfda:	699b      	ldr	r3, [r3, #24]
 800bfdc:	7afa      	ldrb	r2, [r7, #11]
 800bfde:	4611      	mov	r1, r2
 800bfe0:	68f8      	ldr	r0, [r7, #12]
 800bfe2:	4798      	blx	r3
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800bfe8:	7dfb      	ldrb	r3, [r7, #23]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d003      	beq.n	800bff6 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800bfee:	7dfb      	ldrb	r3, [r7, #23]
 800bff0:	e002      	b.n	800bff8 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800bff2:	2303      	movs	r3, #3
 800bff4:	e000      	b.n	800bff8 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800bff6:	2300      	movs	r3, #0
}
 800bff8:	4618      	mov	r0, r3
 800bffa:	3718      	adds	r7, #24
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}

0800c000 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b086      	sub	sp, #24
 800c004:	af00      	add	r7, sp, #0
 800c006:	60f8      	str	r0, [r7, #12]
 800c008:	460b      	mov	r3, r1
 800c00a:	607a      	str	r2, [r7, #4]
 800c00c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c00e:	7afb      	ldrb	r3, [r7, #11]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d16a      	bne.n	800c0ea <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	3314      	adds	r3, #20
 800c018:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c020:	2b02      	cmp	r3, #2
 800c022:	d155      	bne.n	800c0d0 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	689a      	ldr	r2, [r3, #8]
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	68db      	ldr	r3, [r3, #12]
 800c02c:	429a      	cmp	r2, r3
 800c02e:	d914      	bls.n	800c05a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	689a      	ldr	r2, [r3, #8]
 800c034:	693b      	ldr	r3, [r7, #16]
 800c036:	68db      	ldr	r3, [r3, #12]
 800c038:	1ad2      	subs	r2, r2, r3
 800c03a:	693b      	ldr	r3, [r7, #16]
 800c03c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c03e:	693b      	ldr	r3, [r7, #16]
 800c040:	689b      	ldr	r3, [r3, #8]
 800c042:	461a      	mov	r2, r3
 800c044:	6879      	ldr	r1, [r7, #4]
 800c046:	68f8      	ldr	r0, [r7, #12]
 800c048:	f000 ff4c 	bl	800cee4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c04c:	2300      	movs	r3, #0
 800c04e:	2200      	movs	r2, #0
 800c050:	2100      	movs	r1, #0
 800c052:	68f8      	ldr	r0, [r7, #12]
 800c054:	f002 fef2 	bl	800ee3c <USBD_LL_PrepareReceive>
 800c058:	e03a      	b.n	800c0d0 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c05a:	693b      	ldr	r3, [r7, #16]
 800c05c:	68da      	ldr	r2, [r3, #12]
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	689b      	ldr	r3, [r3, #8]
 800c062:	429a      	cmp	r2, r3
 800c064:	d11c      	bne.n	800c0a0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	685a      	ldr	r2, [r3, #4]
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c06e:	429a      	cmp	r2, r3
 800c070:	d316      	bcc.n	800c0a0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	685a      	ldr	r2, [r3, #4]
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c07c:	429a      	cmp	r2, r3
 800c07e:	d20f      	bcs.n	800c0a0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c080:	2200      	movs	r2, #0
 800c082:	2100      	movs	r1, #0
 800c084:	68f8      	ldr	r0, [r7, #12]
 800c086:	f000 ff2d 	bl	800cee4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	2200      	movs	r2, #0
 800c08e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c092:	2300      	movs	r3, #0
 800c094:	2200      	movs	r2, #0
 800c096:	2100      	movs	r1, #0
 800c098:	68f8      	ldr	r0, [r7, #12]
 800c09a:	f002 fecf 	bl	800ee3c <USBD_LL_PrepareReceive>
 800c09e:	e017      	b.n	800c0d0 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0a6:	68db      	ldr	r3, [r3, #12]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d00a      	beq.n	800c0c2 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c0b2:	2b03      	cmp	r3, #3
 800c0b4:	d105      	bne.n	800c0c2 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0bc:	68db      	ldr	r3, [r3, #12]
 800c0be:	68f8      	ldr	r0, [r7, #12]
 800c0c0:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c0c2:	2180      	movs	r1, #128	; 0x80
 800c0c4:	68f8      	ldr	r0, [r7, #12]
 800c0c6:	f002 fe0f 	bl	800ece8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c0ca:	68f8      	ldr	r0, [r7, #12]
 800c0cc:	f000 ff5c 	bl	800cf88 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c0d6:	2b01      	cmp	r3, #1
 800c0d8:	d123      	bne.n	800c122 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c0da:	68f8      	ldr	r0, [r7, #12]
 800c0dc:	f7ff fe9b 	bl	800be16 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c0e8:	e01b      	b.n	800c122 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0f0:	695b      	ldr	r3, [r3, #20]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d013      	beq.n	800c11e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800c0fc:	2b03      	cmp	r3, #3
 800c0fe:	d10e      	bne.n	800c11e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c106:	695b      	ldr	r3, [r3, #20]
 800c108:	7afa      	ldrb	r2, [r7, #11]
 800c10a:	4611      	mov	r1, r2
 800c10c:	68f8      	ldr	r0, [r7, #12]
 800c10e:	4798      	blx	r3
 800c110:	4603      	mov	r3, r0
 800c112:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800c114:	7dfb      	ldrb	r3, [r7, #23]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d003      	beq.n	800c122 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800c11a:	7dfb      	ldrb	r3, [r7, #23]
 800c11c:	e002      	b.n	800c124 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c11e:	2303      	movs	r3, #3
 800c120:	e000      	b.n	800c124 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800c122:	2300      	movs	r3, #0
}
 800c124:	4618      	mov	r0, r3
 800c126:	3718      	adds	r7, #24
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}

0800c12c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b082      	sub	sp, #8
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2201      	movs	r2, #1
 800c138:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2200      	movs	r2, #0
 800c140:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2200      	movs	r2, #0
 800c148:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2200      	movs	r2, #0
 800c14e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d009      	beq.n	800c170 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c162:	685b      	ldr	r3, [r3, #4]
 800c164:	687a      	ldr	r2, [r7, #4]
 800c166:	6852      	ldr	r2, [r2, #4]
 800c168:	b2d2      	uxtb	r2, r2
 800c16a:	4611      	mov	r1, r2
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c170:	2340      	movs	r3, #64	; 0x40
 800c172:	2200      	movs	r2, #0
 800c174:	2100      	movs	r1, #0
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f002 fd71 	bl	800ec5e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2201      	movs	r2, #1
 800c180:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2240      	movs	r2, #64	; 0x40
 800c188:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c18c:	2340      	movs	r3, #64	; 0x40
 800c18e:	2200      	movs	r2, #0
 800c190:	2180      	movs	r1, #128	; 0x80
 800c192:	6878      	ldr	r0, [r7, #4]
 800c194:	f002 fd63 	bl	800ec5e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2201      	movs	r2, #1
 800c19c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2240      	movs	r2, #64	; 0x40
 800c1a2:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c1a4:	2300      	movs	r3, #0
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3708      	adds	r7, #8
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}

0800c1ae <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c1ae:	b480      	push	{r7}
 800c1b0:	b083      	sub	sp, #12
 800c1b2:	af00      	add	r7, sp, #0
 800c1b4:	6078      	str	r0, [r7, #4]
 800c1b6:	460b      	mov	r3, r1
 800c1b8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	78fa      	ldrb	r2, [r7, #3]
 800c1be:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c1c0:	2300      	movs	r3, #0
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	370c      	adds	r7, #12
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1cc:	4770      	bx	lr

0800c1ce <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c1ce:	b480      	push	{r7}
 800c1d0:	b083      	sub	sp, #12
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2204      	movs	r2, #4
 800c1e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c1ea:	2300      	movs	r3, #0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	370c      	adds	r7, #12
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr

0800c1f8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b083      	sub	sp, #12
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c206:	2b04      	cmp	r3, #4
 800c208:	d105      	bne.n	800c216 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c216:	2300      	movs	r3, #0
}
 800c218:	4618      	mov	r0, r3
 800c21a:	370c      	adds	r7, #12
 800c21c:	46bd      	mov	sp, r7
 800c21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c222:	4770      	bx	lr

0800c224 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b082      	sub	sp, #8
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c232:	2b03      	cmp	r3, #3
 800c234:	d10b      	bne.n	800c24e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c23c:	69db      	ldr	r3, [r3, #28]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d005      	beq.n	800c24e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c248:	69db      	ldr	r3, [r3, #28]
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c24e:	2300      	movs	r3, #0
}
 800c250:	4618      	mov	r0, r3
 800c252:	3708      	adds	r7, #8
 800c254:	46bd      	mov	sp, r7
 800c256:	bd80      	pop	{r7, pc}

0800c258 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c258:	b480      	push	{r7}
 800c25a:	b083      	sub	sp, #12
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
 800c260:	460b      	mov	r3, r1
 800c262:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c264:	2300      	movs	r3, #0
}
 800c266:	4618      	mov	r0, r3
 800c268:	370c      	adds	r7, #12
 800c26a:	46bd      	mov	sp, r7
 800c26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c270:	4770      	bx	lr

0800c272 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c272:	b480      	push	{r7}
 800c274:	b083      	sub	sp, #12
 800c276:	af00      	add	r7, sp, #0
 800c278:	6078      	str	r0, [r7, #4]
 800c27a:	460b      	mov	r3, r1
 800c27c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c27e:	2300      	movs	r3, #0
}
 800c280:	4618      	mov	r0, r3
 800c282:	370c      	adds	r7, #12
 800c284:	46bd      	mov	sp, r7
 800c286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28a:	4770      	bx	lr

0800c28c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c28c:	b480      	push	{r7}
 800c28e:	b083      	sub	sp, #12
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c294:	2300      	movs	r3, #0
}
 800c296:	4618      	mov	r0, r3
 800c298:	370c      	adds	r7, #12
 800c29a:	46bd      	mov	sp, r7
 800c29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a0:	4770      	bx	lr

0800c2a2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c2a2:	b580      	push	{r7, lr}
 800c2a4:	b082      	sub	sp, #8
 800c2a6:	af00      	add	r7, sp, #0
 800c2a8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	2201      	movs	r2, #1
 800c2ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d009      	beq.n	800c2d0 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2c2:	685b      	ldr	r3, [r3, #4]
 800c2c4:	687a      	ldr	r2, [r7, #4]
 800c2c6:	6852      	ldr	r2, [r2, #4]
 800c2c8:	b2d2      	uxtb	r2, r2
 800c2ca:	4611      	mov	r1, r2
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	4798      	blx	r3
  }

  return USBD_OK;
 800c2d0:	2300      	movs	r3, #0
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	3708      	adds	r7, #8
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	bd80      	pop	{r7, pc}

0800c2da <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c2da:	b480      	push	{r7}
 800c2dc:	b087      	sub	sp, #28
 800c2de:	af00      	add	r7, sp, #0
 800c2e0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	781b      	ldrb	r3, [r3, #0]
 800c2f6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c2f8:	8a3b      	ldrh	r3, [r7, #16]
 800c2fa:	021b      	lsls	r3, r3, #8
 800c2fc:	b21a      	sxth	r2, r3
 800c2fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c302:	4313      	orrs	r3, r2
 800c304:	b21b      	sxth	r3, r3
 800c306:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c308:	89fb      	ldrh	r3, [r7, #14]
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	371c      	adds	r7, #28
 800c30e:	46bd      	mov	sp, r7
 800c310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c314:	4770      	bx	lr
	...

0800c318 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b084      	sub	sp, #16
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
 800c320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c322:	2300      	movs	r3, #0
 800c324:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c32e:	2b20      	cmp	r3, #32
 800c330:	d004      	beq.n	800c33c <USBD_StdDevReq+0x24>
 800c332:	2b40      	cmp	r3, #64	; 0x40
 800c334:	d002      	beq.n	800c33c <USBD_StdDevReq+0x24>
 800c336:	2b00      	cmp	r3, #0
 800c338:	d00a      	beq.n	800c350 <USBD_StdDevReq+0x38>
 800c33a:	e050      	b.n	800c3de <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c342:	689b      	ldr	r3, [r3, #8]
 800c344:	6839      	ldr	r1, [r7, #0]
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	4798      	blx	r3
 800c34a:	4603      	mov	r3, r0
 800c34c:	73fb      	strb	r3, [r7, #15]
    break;
 800c34e:	e04b      	b.n	800c3e8 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	785b      	ldrb	r3, [r3, #1]
 800c354:	2b09      	cmp	r3, #9
 800c356:	d83c      	bhi.n	800c3d2 <USBD_StdDevReq+0xba>
 800c358:	a201      	add	r2, pc, #4	; (adr r2, 800c360 <USBD_StdDevReq+0x48>)
 800c35a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c35e:	bf00      	nop
 800c360:	0800c3b5 	.word	0x0800c3b5
 800c364:	0800c3c9 	.word	0x0800c3c9
 800c368:	0800c3d3 	.word	0x0800c3d3
 800c36c:	0800c3bf 	.word	0x0800c3bf
 800c370:	0800c3d3 	.word	0x0800c3d3
 800c374:	0800c393 	.word	0x0800c393
 800c378:	0800c389 	.word	0x0800c389
 800c37c:	0800c3d3 	.word	0x0800c3d3
 800c380:	0800c3ab 	.word	0x0800c3ab
 800c384:	0800c39d 	.word	0x0800c39d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800c388:	6839      	ldr	r1, [r7, #0]
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f000 f9ce 	bl	800c72c <USBD_GetDescriptor>
      break;
 800c390:	e024      	b.n	800c3dc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800c392:	6839      	ldr	r1, [r7, #0]
 800c394:	6878      	ldr	r0, [r7, #4]
 800c396:	f000 fb5d 	bl	800ca54 <USBD_SetAddress>
      break;
 800c39a:	e01f      	b.n	800c3dc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800c39c:	6839      	ldr	r1, [r7, #0]
 800c39e:	6878      	ldr	r0, [r7, #4]
 800c3a0:	f000 fb9a 	bl	800cad8 <USBD_SetConfig>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	73fb      	strb	r3, [r7, #15]
      break;
 800c3a8:	e018      	b.n	800c3dc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800c3aa:	6839      	ldr	r1, [r7, #0]
 800c3ac:	6878      	ldr	r0, [r7, #4]
 800c3ae:	f000 fc37 	bl	800cc20 <USBD_GetConfig>
      break;
 800c3b2:	e013      	b.n	800c3dc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800c3b4:	6839      	ldr	r1, [r7, #0]
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	f000 fc66 	bl	800cc88 <USBD_GetStatus>
      break;
 800c3bc:	e00e      	b.n	800c3dc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800c3be:	6839      	ldr	r1, [r7, #0]
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f000 fc94 	bl	800ccee <USBD_SetFeature>
      break;
 800c3c6:	e009      	b.n	800c3dc <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800c3c8:	6839      	ldr	r1, [r7, #0]
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f000 fca3 	bl	800cd16 <USBD_ClrFeature>
      break;
 800c3d0:	e004      	b.n	800c3dc <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800c3d2:	6839      	ldr	r1, [r7, #0]
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f000 fcf9 	bl	800cdcc <USBD_CtlError>
      break;
 800c3da:	bf00      	nop
    }
    break;
 800c3dc:	e004      	b.n	800c3e8 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800c3de:	6839      	ldr	r1, [r7, #0]
 800c3e0:	6878      	ldr	r0, [r7, #4]
 800c3e2:	f000 fcf3 	bl	800cdcc <USBD_CtlError>
    break;
 800c3e6:	bf00      	nop
  }

  return ret;
 800c3e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3710      	adds	r7, #16
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}
 800c3f2:	bf00      	nop

0800c3f4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b084      	sub	sp, #16
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
 800c3fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c3fe:	2300      	movs	r3, #0
 800c400:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	781b      	ldrb	r3, [r3, #0]
 800c406:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c40a:	2b20      	cmp	r3, #32
 800c40c:	d003      	beq.n	800c416 <USBD_StdItfReq+0x22>
 800c40e:	2b40      	cmp	r3, #64	; 0x40
 800c410:	d001      	beq.n	800c416 <USBD_StdItfReq+0x22>
 800c412:	2b00      	cmp	r3, #0
 800c414:	d12a      	bne.n	800c46c <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c41c:	3b01      	subs	r3, #1
 800c41e:	2b02      	cmp	r3, #2
 800c420:	d81d      	bhi.n	800c45e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	889b      	ldrh	r3, [r3, #4]
 800c426:	b2db      	uxtb	r3, r3
 800c428:	2b01      	cmp	r3, #1
 800c42a:	d813      	bhi.n	800c454 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c432:	689b      	ldr	r3, [r3, #8]
 800c434:	6839      	ldr	r1, [r7, #0]
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	4798      	blx	r3
 800c43a:	4603      	mov	r3, r0
 800c43c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	88db      	ldrh	r3, [r3, #6]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d110      	bne.n	800c468 <USBD_StdItfReq+0x74>
 800c446:	7bfb      	ldrb	r3, [r7, #15]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d10d      	bne.n	800c468 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	f000 fd88 	bl	800cf62 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800c452:	e009      	b.n	800c468 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800c454:	6839      	ldr	r1, [r7, #0]
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f000 fcb8 	bl	800cdcc <USBD_CtlError>
      break;
 800c45c:	e004      	b.n	800c468 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800c45e:	6839      	ldr	r1, [r7, #0]
 800c460:	6878      	ldr	r0, [r7, #4]
 800c462:	f000 fcb3 	bl	800cdcc <USBD_CtlError>
      break;
 800c466:	e000      	b.n	800c46a <USBD_StdItfReq+0x76>
      break;
 800c468:	bf00      	nop
    }
    break;
 800c46a:	e004      	b.n	800c476 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800c46c:	6839      	ldr	r1, [r7, #0]
 800c46e:	6878      	ldr	r0, [r7, #4]
 800c470:	f000 fcac 	bl	800cdcc <USBD_CtlError>
    break;
 800c474:	bf00      	nop
  }

  return ret;
 800c476:	7bfb      	ldrb	r3, [r7, #15]
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3710      	adds	r7, #16
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}

0800c480 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b084      	sub	sp, #16
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c48a:	2300      	movs	r3, #0
 800c48c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	889b      	ldrh	r3, [r3, #4]
 800c492:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c49c:	2b20      	cmp	r3, #32
 800c49e:	d004      	beq.n	800c4aa <USBD_StdEPReq+0x2a>
 800c4a0:	2b40      	cmp	r3, #64	; 0x40
 800c4a2:	d002      	beq.n	800c4aa <USBD_StdEPReq+0x2a>
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d00a      	beq.n	800c4be <USBD_StdEPReq+0x3e>
 800c4a8:	e135      	b.n	800c716 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4b0:	689b      	ldr	r3, [r3, #8]
 800c4b2:	6839      	ldr	r1, [r7, #0]
 800c4b4:	6878      	ldr	r0, [r7, #4]
 800c4b6:	4798      	blx	r3
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	73fb      	strb	r3, [r7, #15]
    break;
 800c4bc:	e130      	b.n	800c720 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	785b      	ldrb	r3, [r3, #1]
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d03e      	beq.n	800c544 <USBD_StdEPReq+0xc4>
 800c4c6:	2b03      	cmp	r3, #3
 800c4c8:	d002      	beq.n	800c4d0 <USBD_StdEPReq+0x50>
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d077      	beq.n	800c5be <USBD_StdEPReq+0x13e>
 800c4ce:	e11c      	b.n	800c70a <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	d002      	beq.n	800c4e0 <USBD_StdEPReq+0x60>
 800c4da:	2b03      	cmp	r3, #3
 800c4dc:	d015      	beq.n	800c50a <USBD_StdEPReq+0x8a>
 800c4de:	e02b      	b.n	800c538 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c4e0:	7bbb      	ldrb	r3, [r7, #14]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d00c      	beq.n	800c500 <USBD_StdEPReq+0x80>
 800c4e6:	7bbb      	ldrb	r3, [r7, #14]
 800c4e8:	2b80      	cmp	r3, #128	; 0x80
 800c4ea:	d009      	beq.n	800c500 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800c4ec:	7bbb      	ldrb	r3, [r7, #14]
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f002 fbf9 	bl	800ece8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4f6:	2180      	movs	r1, #128	; 0x80
 800c4f8:	6878      	ldr	r0, [r7, #4]
 800c4fa:	f002 fbf5 	bl	800ece8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c4fe:	e020      	b.n	800c542 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800c500:	6839      	ldr	r1, [r7, #0]
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f000 fc62 	bl	800cdcc <USBD_CtlError>
        break;
 800c508:	e01b      	b.n	800c542 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	885b      	ldrh	r3, [r3, #2]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d10e      	bne.n	800c530 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c512:	7bbb      	ldrb	r3, [r7, #14]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d00b      	beq.n	800c530 <USBD_StdEPReq+0xb0>
 800c518:	7bbb      	ldrb	r3, [r7, #14]
 800c51a:	2b80      	cmp	r3, #128	; 0x80
 800c51c:	d008      	beq.n	800c530 <USBD_StdEPReq+0xb0>
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	88db      	ldrh	r3, [r3, #6]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d104      	bne.n	800c530 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800c526:	7bbb      	ldrb	r3, [r7, #14]
 800c528:	4619      	mov	r1, r3
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f002 fbdc 	bl	800ece8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f000 fd16 	bl	800cf62 <USBD_CtlSendStatus>

        break;
 800c536:	e004      	b.n	800c542 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800c538:	6839      	ldr	r1, [r7, #0]
 800c53a:	6878      	ldr	r0, [r7, #4]
 800c53c:	f000 fc46 	bl	800cdcc <USBD_CtlError>
        break;
 800c540:	bf00      	nop
      }
      break;
 800c542:	e0e7      	b.n	800c714 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c54a:	2b02      	cmp	r3, #2
 800c54c:	d002      	beq.n	800c554 <USBD_StdEPReq+0xd4>
 800c54e:	2b03      	cmp	r3, #3
 800c550:	d015      	beq.n	800c57e <USBD_StdEPReq+0xfe>
 800c552:	e02d      	b.n	800c5b0 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c554:	7bbb      	ldrb	r3, [r7, #14]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d00c      	beq.n	800c574 <USBD_StdEPReq+0xf4>
 800c55a:	7bbb      	ldrb	r3, [r7, #14]
 800c55c:	2b80      	cmp	r3, #128	; 0x80
 800c55e:	d009      	beq.n	800c574 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800c560:	7bbb      	ldrb	r3, [r7, #14]
 800c562:	4619      	mov	r1, r3
 800c564:	6878      	ldr	r0, [r7, #4]
 800c566:	f002 fbbf 	bl	800ece8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c56a:	2180      	movs	r1, #128	; 0x80
 800c56c:	6878      	ldr	r0, [r7, #4]
 800c56e:	f002 fbbb 	bl	800ece8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c572:	e023      	b.n	800c5bc <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800c574:	6839      	ldr	r1, [r7, #0]
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f000 fc28 	bl	800cdcc <USBD_CtlError>
        break;
 800c57c:	e01e      	b.n	800c5bc <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c57e:	683b      	ldr	r3, [r7, #0]
 800c580:	885b      	ldrh	r3, [r3, #2]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d119      	bne.n	800c5ba <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800c586:	7bbb      	ldrb	r3, [r7, #14]
 800c588:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d004      	beq.n	800c59a <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c590:	7bbb      	ldrb	r3, [r7, #14]
 800c592:	4619      	mov	r1, r3
 800c594:	6878      	ldr	r0, [r7, #4]
 800c596:	f002 fbc6 	bl	800ed26 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	f000 fce1 	bl	800cf62 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5a6:	689b      	ldr	r3, [r3, #8]
 800c5a8:	6839      	ldr	r1, [r7, #0]
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	4798      	blx	r3
        }
        break;
 800c5ae:	e004      	b.n	800c5ba <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800c5b0:	6839      	ldr	r1, [r7, #0]
 800c5b2:	6878      	ldr	r0, [r7, #4]
 800c5b4:	f000 fc0a 	bl	800cdcc <USBD_CtlError>
        break;
 800c5b8:	e000      	b.n	800c5bc <USBD_StdEPReq+0x13c>
        break;
 800c5ba:	bf00      	nop
      }
      break;
 800c5bc:	e0aa      	b.n	800c714 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5c4:	2b02      	cmp	r3, #2
 800c5c6:	d002      	beq.n	800c5ce <USBD_StdEPReq+0x14e>
 800c5c8:	2b03      	cmp	r3, #3
 800c5ca:	d032      	beq.n	800c632 <USBD_StdEPReq+0x1b2>
 800c5cc:	e097      	b.n	800c6fe <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c5ce:	7bbb      	ldrb	r3, [r7, #14]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d007      	beq.n	800c5e4 <USBD_StdEPReq+0x164>
 800c5d4:	7bbb      	ldrb	r3, [r7, #14]
 800c5d6:	2b80      	cmp	r3, #128	; 0x80
 800c5d8:	d004      	beq.n	800c5e4 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800c5da:	6839      	ldr	r1, [r7, #0]
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f000 fbf5 	bl	800cdcc <USBD_CtlError>
          break;
 800c5e2:	e091      	b.n	800c708 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	da0b      	bge.n	800c604 <USBD_StdEPReq+0x184>
 800c5ec:	7bbb      	ldrb	r3, [r7, #14]
 800c5ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c5f2:	4613      	mov	r3, r2
 800c5f4:	009b      	lsls	r3, r3, #2
 800c5f6:	4413      	add	r3, r2
 800c5f8:	009b      	lsls	r3, r3, #2
 800c5fa:	3310      	adds	r3, #16
 800c5fc:	687a      	ldr	r2, [r7, #4]
 800c5fe:	4413      	add	r3, r2
 800c600:	3304      	adds	r3, #4
 800c602:	e00b      	b.n	800c61c <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800c604:	7bbb      	ldrb	r3, [r7, #14]
 800c606:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c60a:	4613      	mov	r3, r2
 800c60c:	009b      	lsls	r3, r3, #2
 800c60e:	4413      	add	r3, r2
 800c610:	009b      	lsls	r3, r3, #2
 800c612:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c616:	687a      	ldr	r2, [r7, #4]
 800c618:	4413      	add	r3, r2
 800c61a:	3304      	adds	r3, #4
 800c61c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800c61e:	68bb      	ldr	r3, [r7, #8]
 800c620:	2200      	movs	r2, #0
 800c622:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	2202      	movs	r2, #2
 800c628:	4619      	mov	r1, r3
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 fc3f 	bl	800ceae <USBD_CtlSendData>
        break;
 800c630:	e06a      	b.n	800c708 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800c632:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c636:	2b00      	cmp	r3, #0
 800c638:	da11      	bge.n	800c65e <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c63a:	7bbb      	ldrb	r3, [r7, #14]
 800c63c:	f003 020f 	and.w	r2, r3, #15
 800c640:	6879      	ldr	r1, [r7, #4]
 800c642:	4613      	mov	r3, r2
 800c644:	009b      	lsls	r3, r3, #2
 800c646:	4413      	add	r3, r2
 800c648:	009b      	lsls	r3, r3, #2
 800c64a:	440b      	add	r3, r1
 800c64c:	3324      	adds	r3, #36	; 0x24
 800c64e:	881b      	ldrh	r3, [r3, #0]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d117      	bne.n	800c684 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800c654:	6839      	ldr	r1, [r7, #0]
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f000 fbb8 	bl	800cdcc <USBD_CtlError>
            break;
 800c65c:	e054      	b.n	800c708 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c65e:	7bbb      	ldrb	r3, [r7, #14]
 800c660:	f003 020f 	and.w	r2, r3, #15
 800c664:	6879      	ldr	r1, [r7, #4]
 800c666:	4613      	mov	r3, r2
 800c668:	009b      	lsls	r3, r3, #2
 800c66a:	4413      	add	r3, r2
 800c66c:	009b      	lsls	r3, r3, #2
 800c66e:	440b      	add	r3, r1
 800c670:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c674:	881b      	ldrh	r3, [r3, #0]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d104      	bne.n	800c684 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800c67a:	6839      	ldr	r1, [r7, #0]
 800c67c:	6878      	ldr	r0, [r7, #4]
 800c67e:	f000 fba5 	bl	800cdcc <USBD_CtlError>
            break;
 800c682:	e041      	b.n	800c708 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c684:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	da0b      	bge.n	800c6a4 <USBD_StdEPReq+0x224>
 800c68c:	7bbb      	ldrb	r3, [r7, #14]
 800c68e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c692:	4613      	mov	r3, r2
 800c694:	009b      	lsls	r3, r3, #2
 800c696:	4413      	add	r3, r2
 800c698:	009b      	lsls	r3, r3, #2
 800c69a:	3310      	adds	r3, #16
 800c69c:	687a      	ldr	r2, [r7, #4]
 800c69e:	4413      	add	r3, r2
 800c6a0:	3304      	adds	r3, #4
 800c6a2:	e00b      	b.n	800c6bc <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800c6a4:	7bbb      	ldrb	r3, [r7, #14]
 800c6a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c6aa:	4613      	mov	r3, r2
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	4413      	add	r3, r2
 800c6b0:	009b      	lsls	r3, r3, #2
 800c6b2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c6b6:	687a      	ldr	r2, [r7, #4]
 800c6b8:	4413      	add	r3, r2
 800c6ba:	3304      	adds	r3, #4
 800c6bc:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c6be:	7bbb      	ldrb	r3, [r7, #14]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d002      	beq.n	800c6ca <USBD_StdEPReq+0x24a>
 800c6c4:	7bbb      	ldrb	r3, [r7, #14]
 800c6c6:	2b80      	cmp	r3, #128	; 0x80
 800c6c8:	d103      	bne.n	800c6d2 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	601a      	str	r2, [r3, #0]
 800c6d0:	e00e      	b.n	800c6f0 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c6d2:	7bbb      	ldrb	r3, [r7, #14]
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	6878      	ldr	r0, [r7, #4]
 800c6d8:	f002 fb44 	bl	800ed64 <USBD_LL_IsStallEP>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d003      	beq.n	800c6ea <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	2201      	movs	r2, #1
 800c6e6:	601a      	str	r2, [r3, #0]
 800c6e8:	e002      	b.n	800c6f0 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	2202      	movs	r2, #2
 800c6f4:	4619      	mov	r1, r3
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 fbd9 	bl	800ceae <USBD_CtlSendData>
          break;
 800c6fc:	e004      	b.n	800c708 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800c6fe:	6839      	ldr	r1, [r7, #0]
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f000 fb63 	bl	800cdcc <USBD_CtlError>
        break;
 800c706:	bf00      	nop
      }
      break;
 800c708:	e004      	b.n	800c714 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800c70a:	6839      	ldr	r1, [r7, #0]
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	f000 fb5d 	bl	800cdcc <USBD_CtlError>
      break;
 800c712:	bf00      	nop
    }
    break;
 800c714:	e004      	b.n	800c720 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800c716:	6839      	ldr	r1, [r7, #0]
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f000 fb57 	bl	800cdcc <USBD_CtlError>
    break;
 800c71e:	bf00      	nop
  }

  return ret;
 800c720:	7bfb      	ldrb	r3, [r7, #15]
}
 800c722:	4618      	mov	r0, r3
 800c724:	3710      	adds	r7, #16
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}
	...

0800c72c <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b084      	sub	sp, #16
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
 800c734:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c736:	2300      	movs	r3, #0
 800c738:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c73a:	2300      	movs	r3, #0
 800c73c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c73e:	2300      	movs	r3, #0
 800c740:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	885b      	ldrh	r3, [r3, #2]
 800c746:	0a1b      	lsrs	r3, r3, #8
 800c748:	b29b      	uxth	r3, r3
 800c74a:	3b01      	subs	r3, #1
 800c74c:	2b0e      	cmp	r3, #14
 800c74e:	f200 8152 	bhi.w	800c9f6 <USBD_GetDescriptor+0x2ca>
 800c752:	a201      	add	r2, pc, #4	; (adr r2, 800c758 <USBD_GetDescriptor+0x2c>)
 800c754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c758:	0800c7c9 	.word	0x0800c7c9
 800c75c:	0800c7e1 	.word	0x0800c7e1
 800c760:	0800c821 	.word	0x0800c821
 800c764:	0800c9f7 	.word	0x0800c9f7
 800c768:	0800c9f7 	.word	0x0800c9f7
 800c76c:	0800c997 	.word	0x0800c997
 800c770:	0800c9c3 	.word	0x0800c9c3
 800c774:	0800c9f7 	.word	0x0800c9f7
 800c778:	0800c9f7 	.word	0x0800c9f7
 800c77c:	0800c9f7 	.word	0x0800c9f7
 800c780:	0800c9f7 	.word	0x0800c9f7
 800c784:	0800c9f7 	.word	0x0800c9f7
 800c788:	0800c9f7 	.word	0x0800c9f7
 800c78c:	0800c9f7 	.word	0x0800c9f7
 800c790:	0800c795 	.word	0x0800c795
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c79a:	69db      	ldr	r3, [r3, #28]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d00b      	beq.n	800c7b8 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c7a6:	69db      	ldr	r3, [r3, #28]
 800c7a8:	687a      	ldr	r2, [r7, #4]
 800c7aa:	7c12      	ldrb	r2, [r2, #16]
 800c7ac:	f107 0108 	add.w	r1, r7, #8
 800c7b0:	4610      	mov	r0, r2
 800c7b2:	4798      	blx	r3
 800c7b4:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800c7b6:	e126      	b.n	800ca06 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800c7b8:	6839      	ldr	r1, [r7, #0]
 800c7ba:	6878      	ldr	r0, [r7, #4]
 800c7bc:	f000 fb06 	bl	800cdcc <USBD_CtlError>
      err++;
 800c7c0:	7afb      	ldrb	r3, [r7, #11]
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	72fb      	strb	r3, [r7, #11]
    break;
 800c7c6:	e11e      	b.n	800ca06 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	687a      	ldr	r2, [r7, #4]
 800c7d2:	7c12      	ldrb	r2, [r2, #16]
 800c7d4:	f107 0108 	add.w	r1, r7, #8
 800c7d8:	4610      	mov	r0, r2
 800c7da:	4798      	blx	r3
 800c7dc:	60f8      	str	r0, [r7, #12]
    break;
 800c7de:	e112      	b.n	800ca06 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	7c1b      	ldrb	r3, [r3, #16]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d10d      	bne.n	800c804 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c7ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7f0:	f107 0208 	add.w	r2, r7, #8
 800c7f4:	4610      	mov	r0, r2
 800c7f6:	4798      	blx	r3
 800c7f8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	3301      	adds	r3, #1
 800c7fe:	2202      	movs	r2, #2
 800c800:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800c802:	e100      	b.n	800ca06 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c80a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c80c:	f107 0208 	add.w	r2, r7, #8
 800c810:	4610      	mov	r0, r2
 800c812:	4798      	blx	r3
 800c814:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	3301      	adds	r3, #1
 800c81a:	2202      	movs	r2, #2
 800c81c:	701a      	strb	r2, [r3, #0]
    break;
 800c81e:	e0f2      	b.n	800ca06 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	885b      	ldrh	r3, [r3, #2]
 800c824:	b2db      	uxtb	r3, r3
 800c826:	2b05      	cmp	r3, #5
 800c828:	f200 80ac 	bhi.w	800c984 <USBD_GetDescriptor+0x258>
 800c82c:	a201      	add	r2, pc, #4	; (adr r2, 800c834 <USBD_GetDescriptor+0x108>)
 800c82e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c832:	bf00      	nop
 800c834:	0800c84d 	.word	0x0800c84d
 800c838:	0800c881 	.word	0x0800c881
 800c83c:	0800c8b5 	.word	0x0800c8b5
 800c840:	0800c8e9 	.word	0x0800c8e9
 800c844:	0800c91d 	.word	0x0800c91d
 800c848:	0800c951 	.word	0x0800c951
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c852:	685b      	ldr	r3, [r3, #4]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d00b      	beq.n	800c870 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	687a      	ldr	r2, [r7, #4]
 800c862:	7c12      	ldrb	r2, [r2, #16]
 800c864:	f107 0108 	add.w	r1, r7, #8
 800c868:	4610      	mov	r0, r2
 800c86a:	4798      	blx	r3
 800c86c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c86e:	e091      	b.n	800c994 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c870:	6839      	ldr	r1, [r7, #0]
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	f000 faaa 	bl	800cdcc <USBD_CtlError>
        err++;
 800c878:	7afb      	ldrb	r3, [r7, #11]
 800c87a:	3301      	adds	r3, #1
 800c87c:	72fb      	strb	r3, [r7, #11]
      break;
 800c87e:	e089      	b.n	800c994 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c886:	689b      	ldr	r3, [r3, #8]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d00b      	beq.n	800c8a4 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c892:	689b      	ldr	r3, [r3, #8]
 800c894:	687a      	ldr	r2, [r7, #4]
 800c896:	7c12      	ldrb	r2, [r2, #16]
 800c898:	f107 0108 	add.w	r1, r7, #8
 800c89c:	4610      	mov	r0, r2
 800c89e:	4798      	blx	r3
 800c8a0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c8a2:	e077      	b.n	800c994 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c8a4:	6839      	ldr	r1, [r7, #0]
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 fa90 	bl	800cdcc <USBD_CtlError>
        err++;
 800c8ac:	7afb      	ldrb	r3, [r7, #11]
 800c8ae:	3301      	adds	r3, #1
 800c8b0:	72fb      	strb	r3, [r7, #11]
      break;
 800c8b2:	e06f      	b.n	800c994 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c8ba:	68db      	ldr	r3, [r3, #12]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d00b      	beq.n	800c8d8 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c8c6:	68db      	ldr	r3, [r3, #12]
 800c8c8:	687a      	ldr	r2, [r7, #4]
 800c8ca:	7c12      	ldrb	r2, [r2, #16]
 800c8cc:	f107 0108 	add.w	r1, r7, #8
 800c8d0:	4610      	mov	r0, r2
 800c8d2:	4798      	blx	r3
 800c8d4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c8d6:	e05d      	b.n	800c994 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c8d8:	6839      	ldr	r1, [r7, #0]
 800c8da:	6878      	ldr	r0, [r7, #4]
 800c8dc:	f000 fa76 	bl	800cdcc <USBD_CtlError>
        err++;
 800c8e0:	7afb      	ldrb	r3, [r7, #11]
 800c8e2:	3301      	adds	r3, #1
 800c8e4:	72fb      	strb	r3, [r7, #11]
      break;
 800c8e6:	e055      	b.n	800c994 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c8ee:	691b      	ldr	r3, [r3, #16]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d00b      	beq.n	800c90c <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c8fa:	691b      	ldr	r3, [r3, #16]
 800c8fc:	687a      	ldr	r2, [r7, #4]
 800c8fe:	7c12      	ldrb	r2, [r2, #16]
 800c900:	f107 0108 	add.w	r1, r7, #8
 800c904:	4610      	mov	r0, r2
 800c906:	4798      	blx	r3
 800c908:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c90a:	e043      	b.n	800c994 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c90c:	6839      	ldr	r1, [r7, #0]
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f000 fa5c 	bl	800cdcc <USBD_CtlError>
        err++;
 800c914:	7afb      	ldrb	r3, [r7, #11]
 800c916:	3301      	adds	r3, #1
 800c918:	72fb      	strb	r3, [r7, #11]
      break;
 800c91a:	e03b      	b.n	800c994 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c922:	695b      	ldr	r3, [r3, #20]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d00b      	beq.n	800c940 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c92e:	695b      	ldr	r3, [r3, #20]
 800c930:	687a      	ldr	r2, [r7, #4]
 800c932:	7c12      	ldrb	r2, [r2, #16]
 800c934:	f107 0108 	add.w	r1, r7, #8
 800c938:	4610      	mov	r0, r2
 800c93a:	4798      	blx	r3
 800c93c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c93e:	e029      	b.n	800c994 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c940:	6839      	ldr	r1, [r7, #0]
 800c942:	6878      	ldr	r0, [r7, #4]
 800c944:	f000 fa42 	bl	800cdcc <USBD_CtlError>
        err++;
 800c948:	7afb      	ldrb	r3, [r7, #11]
 800c94a:	3301      	adds	r3, #1
 800c94c:	72fb      	strb	r3, [r7, #11]
      break;
 800c94e:	e021      	b.n	800c994 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c956:	699b      	ldr	r3, [r3, #24]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d00b      	beq.n	800c974 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c962:	699b      	ldr	r3, [r3, #24]
 800c964:	687a      	ldr	r2, [r7, #4]
 800c966:	7c12      	ldrb	r2, [r2, #16]
 800c968:	f107 0108 	add.w	r1, r7, #8
 800c96c:	4610      	mov	r0, r2
 800c96e:	4798      	blx	r3
 800c970:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c972:	e00f      	b.n	800c994 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c974:	6839      	ldr	r1, [r7, #0]
 800c976:	6878      	ldr	r0, [r7, #4]
 800c978:	f000 fa28 	bl	800cdcc <USBD_CtlError>
        err++;
 800c97c:	7afb      	ldrb	r3, [r7, #11]
 800c97e:	3301      	adds	r3, #1
 800c980:	72fb      	strb	r3, [r7, #11]
      break;
 800c982:	e007      	b.n	800c994 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800c984:	6839      	ldr	r1, [r7, #0]
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f000 fa20 	bl	800cdcc <USBD_CtlError>
      err++;
 800c98c:	7afb      	ldrb	r3, [r7, #11]
 800c98e:	3301      	adds	r3, #1
 800c990:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800c992:	bf00      	nop
    }
    break;
 800c994:	e037      	b.n	800ca06 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	7c1b      	ldrb	r3, [r3, #16]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d109      	bne.n	800c9b2 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c9a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9a6:	f107 0208 	add.w	r2, r7, #8
 800c9aa:	4610      	mov	r0, r2
 800c9ac:	4798      	blx	r3
 800c9ae:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800c9b0:	e029      	b.n	800ca06 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800c9b2:	6839      	ldr	r1, [r7, #0]
 800c9b4:	6878      	ldr	r0, [r7, #4]
 800c9b6:	f000 fa09 	bl	800cdcc <USBD_CtlError>
      err++;
 800c9ba:	7afb      	ldrb	r3, [r7, #11]
 800c9bc:	3301      	adds	r3, #1
 800c9be:	72fb      	strb	r3, [r7, #11]
    break;
 800c9c0:	e021      	b.n	800ca06 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	7c1b      	ldrb	r3, [r3, #16]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d10d      	bne.n	800c9e6 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c9d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9d2:	f107 0208 	add.w	r2, r7, #8
 800c9d6:	4610      	mov	r0, r2
 800c9d8:	4798      	blx	r3
 800c9da:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	3301      	adds	r3, #1
 800c9e0:	2207      	movs	r2, #7
 800c9e2:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800c9e4:	e00f      	b.n	800ca06 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800c9e6:	6839      	ldr	r1, [r7, #0]
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f000 f9ef 	bl	800cdcc <USBD_CtlError>
      err++;
 800c9ee:	7afb      	ldrb	r3, [r7, #11]
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	72fb      	strb	r3, [r7, #11]
    break;
 800c9f4:	e007      	b.n	800ca06 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800c9f6:	6839      	ldr	r1, [r7, #0]
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	f000 f9e7 	bl	800cdcc <USBD_CtlError>
    err++;
 800c9fe:	7afb      	ldrb	r3, [r7, #11]
 800ca00:	3301      	adds	r3, #1
 800ca02:	72fb      	strb	r3, [r7, #11]
    break;
 800ca04:	bf00      	nop
  }

  if (err != 0U)
 800ca06:	7afb      	ldrb	r3, [r7, #11]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d11e      	bne.n	800ca4a <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	88db      	ldrh	r3, [r3, #6]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d016      	beq.n	800ca42 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800ca14:	893b      	ldrh	r3, [r7, #8]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d00e      	beq.n	800ca38 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	88da      	ldrh	r2, [r3, #6]
 800ca1e:	893b      	ldrh	r3, [r7, #8]
 800ca20:	4293      	cmp	r3, r2
 800ca22:	bf28      	it	cs
 800ca24:	4613      	movcs	r3, r2
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800ca2a:	893b      	ldrh	r3, [r7, #8]
 800ca2c:	461a      	mov	r2, r3
 800ca2e:	68f9      	ldr	r1, [r7, #12]
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f000 fa3c 	bl	800ceae <USBD_CtlSendData>
 800ca36:	e009      	b.n	800ca4c <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800ca38:	6839      	ldr	r1, [r7, #0]
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f000 f9c6 	bl	800cdcc <USBD_CtlError>
 800ca40:	e004      	b.n	800ca4c <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800ca42:	6878      	ldr	r0, [r7, #4]
 800ca44:	f000 fa8d 	bl	800cf62 <USBD_CtlSendStatus>
 800ca48:	e000      	b.n	800ca4c <USBD_GetDescriptor+0x320>
    return;
 800ca4a:	bf00      	nop
    }
  }
}
 800ca4c:	3710      	adds	r7, #16
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}
 800ca52:	bf00      	nop

0800ca54 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b084      	sub	sp, #16
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
 800ca5c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	889b      	ldrh	r3, [r3, #4]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d130      	bne.n	800cac8 <USBD_SetAddress+0x74>
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	88db      	ldrh	r3, [r3, #6]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d12c      	bne.n	800cac8 <USBD_SetAddress+0x74>
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	885b      	ldrh	r3, [r3, #2]
 800ca72:	2b7f      	cmp	r3, #127	; 0x7f
 800ca74:	d828      	bhi.n	800cac8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	885b      	ldrh	r3, [r3, #2]
 800ca7a:	b2db      	uxtb	r3, r3
 800ca7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca80:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca88:	2b03      	cmp	r3, #3
 800ca8a:	d104      	bne.n	800ca96 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800ca8c:	6839      	ldr	r1, [r7, #0]
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f000 f99c 	bl	800cdcc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca94:	e01c      	b.n	800cad0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	7bfa      	ldrb	r2, [r7, #15]
 800ca9a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ca9e:	7bfb      	ldrb	r3, [r7, #15]
 800caa0:	4619      	mov	r1, r3
 800caa2:	6878      	ldr	r0, [r7, #4]
 800caa4:	f002 f98a 	bl	800edbc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800caa8:	6878      	ldr	r0, [r7, #4]
 800caaa:	f000 fa5a 	bl	800cf62 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800caae:	7bfb      	ldrb	r3, [r7, #15]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d004      	beq.n	800cabe <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2202      	movs	r2, #2
 800cab8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cabc:	e008      	b.n	800cad0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	2201      	movs	r2, #1
 800cac2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cac6:	e003      	b.n	800cad0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cac8:	6839      	ldr	r1, [r7, #0]
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f000 f97e 	bl	800cdcc <USBD_CtlError>
  }
}
 800cad0:	bf00      	nop
 800cad2:	3710      	adds	r7, #16
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b084      	sub	sp, #16
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
 800cae0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cae2:	2300      	movs	r3, #0
 800cae4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	885b      	ldrh	r3, [r3, #2]
 800caea:	b2da      	uxtb	r2, r3
 800caec:	4b4b      	ldr	r3, [pc, #300]	; (800cc1c <USBD_SetConfig+0x144>)
 800caee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800caf0:	4b4a      	ldr	r3, [pc, #296]	; (800cc1c <USBD_SetConfig+0x144>)
 800caf2:	781b      	ldrb	r3, [r3, #0]
 800caf4:	2b01      	cmp	r3, #1
 800caf6:	d905      	bls.n	800cb04 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800caf8:	6839      	ldr	r1, [r7, #0]
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	f000 f966 	bl	800cdcc <USBD_CtlError>
    return USBD_FAIL;
 800cb00:	2303      	movs	r3, #3
 800cb02:	e087      	b.n	800cc14 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d002      	beq.n	800cb14 <USBD_SetConfig+0x3c>
 800cb0e:	2b03      	cmp	r3, #3
 800cb10:	d025      	beq.n	800cb5e <USBD_SetConfig+0x86>
 800cb12:	e071      	b.n	800cbf8 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800cb14:	4b41      	ldr	r3, [pc, #260]	; (800cc1c <USBD_SetConfig+0x144>)
 800cb16:	781b      	ldrb	r3, [r3, #0]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d01c      	beq.n	800cb56 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800cb1c:	4b3f      	ldr	r3, [pc, #252]	; (800cc1c <USBD_SetConfig+0x144>)
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	461a      	mov	r2, r3
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800cb26:	4b3d      	ldr	r3, [pc, #244]	; (800cc1c <USBD_SetConfig+0x144>)
 800cb28:	781b      	ldrb	r3, [r3, #0]
 800cb2a:	4619      	mov	r1, r3
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f7ff f97d 	bl	800be2c <USBD_SetClassConfig>
 800cb32:	4603      	mov	r3, r0
 800cb34:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800cb36:	7bfb      	ldrb	r3, [r7, #15]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d004      	beq.n	800cb46 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800cb3c:	6839      	ldr	r1, [r7, #0]
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f000 f944 	bl	800cdcc <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800cb44:	e065      	b.n	800cc12 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800cb46:	6878      	ldr	r0, [r7, #4]
 800cb48:	f000 fa0b 	bl	800cf62 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2203      	movs	r2, #3
 800cb50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800cb54:	e05d      	b.n	800cc12 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800cb56:	6878      	ldr	r0, [r7, #4]
 800cb58:	f000 fa03 	bl	800cf62 <USBD_CtlSendStatus>
    break;
 800cb5c:	e059      	b.n	800cc12 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800cb5e:	4b2f      	ldr	r3, [pc, #188]	; (800cc1c <USBD_SetConfig+0x144>)
 800cb60:	781b      	ldrb	r3, [r3, #0]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d112      	bne.n	800cb8c <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	2202      	movs	r2, #2
 800cb6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800cb6e:	4b2b      	ldr	r3, [pc, #172]	; (800cc1c <USBD_SetConfig+0x144>)
 800cb70:	781b      	ldrb	r3, [r3, #0]
 800cb72:	461a      	mov	r2, r3
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cb78:	4b28      	ldr	r3, [pc, #160]	; (800cc1c <USBD_SetConfig+0x144>)
 800cb7a:	781b      	ldrb	r3, [r3, #0]
 800cb7c:	4619      	mov	r1, r3
 800cb7e:	6878      	ldr	r0, [r7, #4]
 800cb80:	f7ff f970 	bl	800be64 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f000 f9ec 	bl	800cf62 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800cb8a:	e042      	b.n	800cc12 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800cb8c:	4b23      	ldr	r3, [pc, #140]	; (800cc1c <USBD_SetConfig+0x144>)
 800cb8e:	781b      	ldrb	r3, [r3, #0]
 800cb90:	461a      	mov	r2, r3
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	685b      	ldr	r3, [r3, #4]
 800cb96:	429a      	cmp	r2, r3
 800cb98:	d02a      	beq.n	800cbf0 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	685b      	ldr	r3, [r3, #4]
 800cb9e:	b2db      	uxtb	r3, r3
 800cba0:	4619      	mov	r1, r3
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f7ff f95e 	bl	800be64 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800cba8:	4b1c      	ldr	r3, [pc, #112]	; (800cc1c <USBD_SetConfig+0x144>)
 800cbaa:	781b      	ldrb	r3, [r3, #0]
 800cbac:	461a      	mov	r2, r3
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800cbb2:	4b1a      	ldr	r3, [pc, #104]	; (800cc1c <USBD_SetConfig+0x144>)
 800cbb4:	781b      	ldrb	r3, [r3, #0]
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f7ff f937 	bl	800be2c <USBD_SetClassConfig>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800cbc2:	7bfb      	ldrb	r3, [r7, #15]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d00f      	beq.n	800cbe8 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800cbc8:	6839      	ldr	r1, [r7, #0]
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f000 f8fe 	bl	800cdcc <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	685b      	ldr	r3, [r3, #4]
 800cbd4:	b2db      	uxtb	r3, r3
 800cbd6:	4619      	mov	r1, r3
 800cbd8:	6878      	ldr	r0, [r7, #4]
 800cbda:	f7ff f943 	bl	800be64 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	2202      	movs	r2, #2
 800cbe2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800cbe6:	e014      	b.n	800cc12 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800cbe8:	6878      	ldr	r0, [r7, #4]
 800cbea:	f000 f9ba 	bl	800cf62 <USBD_CtlSendStatus>
    break;
 800cbee:	e010      	b.n	800cc12 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800cbf0:	6878      	ldr	r0, [r7, #4]
 800cbf2:	f000 f9b6 	bl	800cf62 <USBD_CtlSendStatus>
    break;
 800cbf6:	e00c      	b.n	800cc12 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800cbf8:	6839      	ldr	r1, [r7, #0]
 800cbfa:	6878      	ldr	r0, [r7, #4]
 800cbfc:	f000 f8e6 	bl	800cdcc <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cc00:	4b06      	ldr	r3, [pc, #24]	; (800cc1c <USBD_SetConfig+0x144>)
 800cc02:	781b      	ldrb	r3, [r3, #0]
 800cc04:	4619      	mov	r1, r3
 800cc06:	6878      	ldr	r0, [r7, #4]
 800cc08:	f7ff f92c 	bl	800be64 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800cc0c:	2303      	movs	r3, #3
 800cc0e:	73fb      	strb	r3, [r7, #15]
    break;
 800cc10:	bf00      	nop
  }

  return ret;
 800cc12:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc14:	4618      	mov	r0, r3
 800cc16:	3710      	adds	r7, #16
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	bd80      	pop	{r7, pc}
 800cc1c:	200005fd 	.word	0x200005fd

0800cc20 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b082      	sub	sp, #8
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
 800cc28:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	88db      	ldrh	r3, [r3, #6]
 800cc2e:	2b01      	cmp	r3, #1
 800cc30:	d004      	beq.n	800cc3c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cc32:	6839      	ldr	r1, [r7, #0]
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f000 f8c9 	bl	800cdcc <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800cc3a:	e021      	b.n	800cc80 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc42:	2b01      	cmp	r3, #1
 800cc44:	db17      	blt.n	800cc76 <USBD_GetConfig+0x56>
 800cc46:	2b02      	cmp	r3, #2
 800cc48:	dd02      	ble.n	800cc50 <USBD_GetConfig+0x30>
 800cc4a:	2b03      	cmp	r3, #3
 800cc4c:	d00b      	beq.n	800cc66 <USBD_GetConfig+0x46>
 800cc4e:	e012      	b.n	800cc76 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2200      	movs	r2, #0
 800cc54:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	3308      	adds	r3, #8
 800cc5a:	2201      	movs	r2, #1
 800cc5c:	4619      	mov	r1, r3
 800cc5e:	6878      	ldr	r0, [r7, #4]
 800cc60:	f000 f925 	bl	800ceae <USBD_CtlSendData>
      break;
 800cc64:	e00c      	b.n	800cc80 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	3304      	adds	r3, #4
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	4619      	mov	r1, r3
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	f000 f91d 	bl	800ceae <USBD_CtlSendData>
      break;
 800cc74:	e004      	b.n	800cc80 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800cc76:	6839      	ldr	r1, [r7, #0]
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f000 f8a7 	bl	800cdcc <USBD_CtlError>
      break;
 800cc7e:	bf00      	nop
}
 800cc80:	bf00      	nop
 800cc82:	3708      	adds	r7, #8
 800cc84:	46bd      	mov	sp, r7
 800cc86:	bd80      	pop	{r7, pc}

0800cc88 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b082      	sub	sp, #8
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
 800cc90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc98:	3b01      	subs	r3, #1
 800cc9a:	2b02      	cmp	r3, #2
 800cc9c:	d81e      	bhi.n	800ccdc <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	88db      	ldrh	r3, [r3, #6]
 800cca2:	2b02      	cmp	r3, #2
 800cca4:	d004      	beq.n	800ccb0 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800cca6:	6839      	ldr	r1, [r7, #0]
 800cca8:	6878      	ldr	r0, [r7, #4]
 800ccaa:	f000 f88f 	bl	800cdcc <USBD_CtlError>
      break;
 800ccae:	e01a      	b.n	800cce6 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d005      	beq.n	800cccc <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	f043 0202 	orr.w	r2, r3, #2
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	330c      	adds	r3, #12
 800ccd0:	2202      	movs	r2, #2
 800ccd2:	4619      	mov	r1, r3
 800ccd4:	6878      	ldr	r0, [r7, #4]
 800ccd6:	f000 f8ea 	bl	800ceae <USBD_CtlSendData>
    break;
 800ccda:	e004      	b.n	800cce6 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800ccdc:	6839      	ldr	r1, [r7, #0]
 800ccde:	6878      	ldr	r0, [r7, #4]
 800cce0:	f000 f874 	bl	800cdcc <USBD_CtlError>
    break;
 800cce4:	bf00      	nop
  }
}
 800cce6:	bf00      	nop
 800cce8:	3708      	adds	r7, #8
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}

0800ccee <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ccee:	b580      	push	{r7, lr}
 800ccf0:	b082      	sub	sp, #8
 800ccf2:	af00      	add	r7, sp, #0
 800ccf4:	6078      	str	r0, [r7, #4]
 800ccf6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	885b      	ldrh	r3, [r3, #2]
 800ccfc:	2b01      	cmp	r3, #1
 800ccfe:	d106      	bne.n	800cd0e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2201      	movs	r2, #1
 800cd04:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cd08:	6878      	ldr	r0, [r7, #4]
 800cd0a:	f000 f92a 	bl	800cf62 <USBD_CtlSendStatus>
  }
}
 800cd0e:	bf00      	nop
 800cd10:	3708      	adds	r7, #8
 800cd12:	46bd      	mov	sp, r7
 800cd14:	bd80      	pop	{r7, pc}

0800cd16 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd16:	b580      	push	{r7, lr}
 800cd18:	b082      	sub	sp, #8
 800cd1a:	af00      	add	r7, sp, #0
 800cd1c:	6078      	str	r0, [r7, #4]
 800cd1e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cd26:	3b01      	subs	r3, #1
 800cd28:	2b02      	cmp	r3, #2
 800cd2a:	d80b      	bhi.n	800cd44 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	885b      	ldrh	r3, [r3, #2]
 800cd30:	2b01      	cmp	r3, #1
 800cd32:	d10c      	bne.n	800cd4e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	2200      	movs	r2, #0
 800cd38:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cd3c:	6878      	ldr	r0, [r7, #4]
 800cd3e:	f000 f910 	bl	800cf62 <USBD_CtlSendStatus>
      }
      break;
 800cd42:	e004      	b.n	800cd4e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800cd44:	6839      	ldr	r1, [r7, #0]
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f000 f840 	bl	800cdcc <USBD_CtlError>
      break;
 800cd4c:	e000      	b.n	800cd50 <USBD_ClrFeature+0x3a>
      break;
 800cd4e:	bf00      	nop
  }
}
 800cd50:	bf00      	nop
 800cd52:	3708      	adds	r7, #8
 800cd54:	46bd      	mov	sp, r7
 800cd56:	bd80      	pop	{r7, pc}

0800cd58 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b084      	sub	sp, #16
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
 800cd60:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	781a      	ldrb	r2, [r3, #0]
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	3301      	adds	r3, #1
 800cd72:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	781a      	ldrb	r2, [r3, #0]
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	3301      	adds	r3, #1
 800cd80:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cd82:	68f8      	ldr	r0, [r7, #12]
 800cd84:	f7ff faa9 	bl	800c2da <SWAPBYTE>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	461a      	mov	r2, r3
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	3301      	adds	r3, #1
 800cd94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	3301      	adds	r3, #1
 800cd9a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cd9c:	68f8      	ldr	r0, [r7, #12]
 800cd9e:	f7ff fa9c 	bl	800c2da <SWAPBYTE>
 800cda2:	4603      	mov	r3, r0
 800cda4:	461a      	mov	r2, r3
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	3301      	adds	r3, #1
 800cdae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	3301      	adds	r3, #1
 800cdb4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cdb6:	68f8      	ldr	r0, [r7, #12]
 800cdb8:	f7ff fa8f 	bl	800c2da <SWAPBYTE>
 800cdbc:	4603      	mov	r3, r0
 800cdbe:	461a      	mov	r2, r3
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	80da      	strh	r2, [r3, #6]
}
 800cdc4:	bf00      	nop
 800cdc6:	3710      	adds	r7, #16
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b082      	sub	sp, #8
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
 800cdd4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cdd6:	2180      	movs	r1, #128	; 0x80
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f001 ff85 	bl	800ece8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cdde:	2100      	movs	r1, #0
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f001 ff81 	bl	800ece8 <USBD_LL_StallEP>
}
 800cde6:	bf00      	nop
 800cde8:	3708      	adds	r7, #8
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}

0800cdee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cdee:	b580      	push	{r7, lr}
 800cdf0:	b086      	sub	sp, #24
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	60f8      	str	r0, [r7, #12]
 800cdf6:	60b9      	str	r1, [r7, #8]
 800cdf8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d036      	beq.n	800ce72 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ce08:	6938      	ldr	r0, [r7, #16]
 800ce0a:	f000 f836 	bl	800ce7a <USBD_GetLen>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	3301      	adds	r3, #1
 800ce12:	b29b      	uxth	r3, r3
 800ce14:	005b      	lsls	r3, r3, #1
 800ce16:	b29a      	uxth	r2, r3
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ce1c:	7dfb      	ldrb	r3, [r7, #23]
 800ce1e:	68ba      	ldr	r2, [r7, #8]
 800ce20:	4413      	add	r3, r2
 800ce22:	687a      	ldr	r2, [r7, #4]
 800ce24:	7812      	ldrb	r2, [r2, #0]
 800ce26:	701a      	strb	r2, [r3, #0]
  idx++;
 800ce28:	7dfb      	ldrb	r3, [r7, #23]
 800ce2a:	3301      	adds	r3, #1
 800ce2c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ce2e:	7dfb      	ldrb	r3, [r7, #23]
 800ce30:	68ba      	ldr	r2, [r7, #8]
 800ce32:	4413      	add	r3, r2
 800ce34:	2203      	movs	r2, #3
 800ce36:	701a      	strb	r2, [r3, #0]
  idx++;
 800ce38:	7dfb      	ldrb	r3, [r7, #23]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ce3e:	e013      	b.n	800ce68 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ce40:	7dfb      	ldrb	r3, [r7, #23]
 800ce42:	68ba      	ldr	r2, [r7, #8]
 800ce44:	4413      	add	r3, r2
 800ce46:	693a      	ldr	r2, [r7, #16]
 800ce48:	7812      	ldrb	r2, [r2, #0]
 800ce4a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	3301      	adds	r3, #1
 800ce50:	613b      	str	r3, [r7, #16]
    idx++;
 800ce52:	7dfb      	ldrb	r3, [r7, #23]
 800ce54:	3301      	adds	r3, #1
 800ce56:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ce58:	7dfb      	ldrb	r3, [r7, #23]
 800ce5a:	68ba      	ldr	r2, [r7, #8]
 800ce5c:	4413      	add	r3, r2
 800ce5e:	2200      	movs	r2, #0
 800ce60:	701a      	strb	r2, [r3, #0]
    idx++;
 800ce62:	7dfb      	ldrb	r3, [r7, #23]
 800ce64:	3301      	adds	r3, #1
 800ce66:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	781b      	ldrb	r3, [r3, #0]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d1e7      	bne.n	800ce40 <USBD_GetString+0x52>
 800ce70:	e000      	b.n	800ce74 <USBD_GetString+0x86>
    return;
 800ce72:	bf00      	nop
  }
}
 800ce74:	3718      	adds	r7, #24
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd80      	pop	{r7, pc}

0800ce7a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ce7a:	b480      	push	{r7}
 800ce7c:	b085      	sub	sp, #20
 800ce7e:	af00      	add	r7, sp, #0
 800ce80:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ce82:	2300      	movs	r3, #0
 800ce84:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ce8a:	e005      	b.n	800ce98 <USBD_GetLen+0x1e>
  {
    len++;
 800ce8c:	7bfb      	ldrb	r3, [r7, #15]
 800ce8e:	3301      	adds	r3, #1
 800ce90:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	3301      	adds	r3, #1
 800ce96:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	781b      	ldrb	r3, [r3, #0]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d1f5      	bne.n	800ce8c <USBD_GetLen+0x12>
  }

  return len;
 800cea0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cea2:	4618      	mov	r0, r3
 800cea4:	3714      	adds	r7, #20
 800cea6:	46bd      	mov	sp, r7
 800cea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceac:	4770      	bx	lr

0800ceae <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ceae:	b580      	push	{r7, lr}
 800ceb0:	b084      	sub	sp, #16
 800ceb2:	af00      	add	r7, sp, #0
 800ceb4:	60f8      	str	r0, [r7, #12]
 800ceb6:	60b9      	str	r1, [r7, #8]
 800ceb8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	2202      	movs	r2, #2
 800cebe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	687a      	ldr	r2, [r7, #4]
 800cec6:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	687a      	ldr	r2, [r7, #4]
 800cecc:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	68ba      	ldr	r2, [r7, #8]
 800ced2:	2100      	movs	r1, #0
 800ced4:	68f8      	ldr	r0, [r7, #12]
 800ced6:	f001 ff90 	bl	800edfa <USBD_LL_Transmit>

  return USBD_OK;
 800ceda:	2300      	movs	r3, #0
}
 800cedc:	4618      	mov	r0, r3
 800cede:	3710      	adds	r7, #16
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}

0800cee4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b084      	sub	sp, #16
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	60f8      	str	r0, [r7, #12]
 800ceec:	60b9      	str	r1, [r7, #8]
 800ceee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	68ba      	ldr	r2, [r7, #8]
 800cef4:	2100      	movs	r1, #0
 800cef6:	68f8      	ldr	r0, [r7, #12]
 800cef8:	f001 ff7f 	bl	800edfa <USBD_LL_Transmit>

  return USBD_OK;
 800cefc:	2300      	movs	r3, #0
}
 800cefe:	4618      	mov	r0, r3
 800cf00:	3710      	adds	r7, #16
 800cf02:	46bd      	mov	sp, r7
 800cf04:	bd80      	pop	{r7, pc}

0800cf06 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cf06:	b580      	push	{r7, lr}
 800cf08:	b084      	sub	sp, #16
 800cf0a:	af00      	add	r7, sp, #0
 800cf0c:	60f8      	str	r0, [r7, #12]
 800cf0e:	60b9      	str	r1, [r7, #8]
 800cf10:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	2203      	movs	r2, #3
 800cf16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	687a      	ldr	r2, [r7, #4]
 800cf1e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	687a      	ldr	r2, [r7, #4]
 800cf26:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	68ba      	ldr	r2, [r7, #8]
 800cf2e:	2100      	movs	r1, #0
 800cf30:	68f8      	ldr	r0, [r7, #12]
 800cf32:	f001 ff83 	bl	800ee3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf36:	2300      	movs	r3, #0
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3710      	adds	r7, #16
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}

0800cf40 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b084      	sub	sp, #16
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	60f8      	str	r0, [r7, #12]
 800cf48:	60b9      	str	r1, [r7, #8]
 800cf4a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	68ba      	ldr	r2, [r7, #8]
 800cf50:	2100      	movs	r1, #0
 800cf52:	68f8      	ldr	r0, [r7, #12]
 800cf54:	f001 ff72 	bl	800ee3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf58:	2300      	movs	r3, #0
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	3710      	adds	r7, #16
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}

0800cf62 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cf62:	b580      	push	{r7, lr}
 800cf64:	b082      	sub	sp, #8
 800cf66:	af00      	add	r7, sp, #0
 800cf68:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2204      	movs	r2, #4
 800cf6e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cf72:	2300      	movs	r3, #0
 800cf74:	2200      	movs	r2, #0
 800cf76:	2100      	movs	r1, #0
 800cf78:	6878      	ldr	r0, [r7, #4]
 800cf7a:	f001 ff3e 	bl	800edfa <USBD_LL_Transmit>

  return USBD_OK;
 800cf7e:	2300      	movs	r3, #0
}
 800cf80:	4618      	mov	r0, r3
 800cf82:	3708      	adds	r7, #8
 800cf84:	46bd      	mov	sp, r7
 800cf86:	bd80      	pop	{r7, pc}

0800cf88 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b082      	sub	sp, #8
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2205      	movs	r2, #5
 800cf94:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cf98:	2300      	movs	r3, #0
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	2100      	movs	r1, #0
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f001 ff4c 	bl	800ee3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cfa4:	2300      	movs	r3, #0
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3708      	adds	r7, #8
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
	...

0800cfb0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800cfb0:	b480      	push	{r7}
 800cfb2:	b087      	sub	sp, #28
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	60f8      	str	r0, [r7, #12]
 800cfb8:	60b9      	str	r1, [r7, #8]
 800cfba:	4613      	mov	r3, r2
 800cfbc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800cfc6:	4b1f      	ldr	r3, [pc, #124]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800cfc8:	7a5b      	ldrb	r3, [r3, #9]
 800cfca:	b2db      	uxtb	r3, r3
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d131      	bne.n	800d034 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800cfd0:	4b1c      	ldr	r3, [pc, #112]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800cfd2:	7a5b      	ldrb	r3, [r3, #9]
 800cfd4:	b2db      	uxtb	r3, r3
 800cfd6:	461a      	mov	r2, r3
 800cfd8:	4b1a      	ldr	r3, [pc, #104]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800cfda:	2100      	movs	r1, #0
 800cfdc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800cfde:	4b19      	ldr	r3, [pc, #100]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800cfe0:	7a5b      	ldrb	r3, [r3, #9]
 800cfe2:	b2db      	uxtb	r3, r3
 800cfe4:	4a17      	ldr	r2, [pc, #92]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800cfe6:	009b      	lsls	r3, r3, #2
 800cfe8:	4413      	add	r3, r2
 800cfea:	68fa      	ldr	r2, [r7, #12]
 800cfec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800cfee:	4b15      	ldr	r3, [pc, #84]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800cff0:	7a5b      	ldrb	r3, [r3, #9]
 800cff2:	b2db      	uxtb	r3, r3
 800cff4:	461a      	mov	r2, r3
 800cff6:	4b13      	ldr	r3, [pc, #76]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800cff8:	4413      	add	r3, r2
 800cffa:	79fa      	ldrb	r2, [r7, #7]
 800cffc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800cffe:	4b11      	ldr	r3, [pc, #68]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800d000:	7a5b      	ldrb	r3, [r3, #9]
 800d002:	b2db      	uxtb	r3, r3
 800d004:	1c5a      	adds	r2, r3, #1
 800d006:	b2d1      	uxtb	r1, r2
 800d008:	4a0e      	ldr	r2, [pc, #56]	; (800d044 <FATFS_LinkDriverEx+0x94>)
 800d00a:	7251      	strb	r1, [r2, #9]
 800d00c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d00e:	7dbb      	ldrb	r3, [r7, #22]
 800d010:	3330      	adds	r3, #48	; 0x30
 800d012:	b2da      	uxtb	r2, r3
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d018:	68bb      	ldr	r3, [r7, #8]
 800d01a:	3301      	adds	r3, #1
 800d01c:	223a      	movs	r2, #58	; 0x3a
 800d01e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d020:	68bb      	ldr	r3, [r7, #8]
 800d022:	3302      	adds	r3, #2
 800d024:	222f      	movs	r2, #47	; 0x2f
 800d026:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d028:	68bb      	ldr	r3, [r7, #8]
 800d02a:	3303      	adds	r3, #3
 800d02c:	2200      	movs	r2, #0
 800d02e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d030:	2300      	movs	r3, #0
 800d032:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d034:	7dfb      	ldrb	r3, [r7, #23]
}
 800d036:	4618      	mov	r0, r3
 800d038:	371c      	adds	r7, #28
 800d03a:	46bd      	mov	sp, r7
 800d03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d040:	4770      	bx	lr
 800d042:	bf00      	nop
 800d044:	20000600 	.word	0x20000600

0800d048 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b082      	sub	sp, #8
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
 800d050:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d052:	2200      	movs	r2, #0
 800d054:	6839      	ldr	r1, [r7, #0]
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f7ff ffaa 	bl	800cfb0 <FATFS_LinkDriverEx>
 800d05c:	4603      	mov	r3, r0
}
 800d05e:	4618      	mov	r0, r3
 800d060:	3708      	adds	r7, #8
 800d062:	46bd      	mov	sp, r7
 800d064:	bd80      	pop	{r7, pc}

0800d066 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d066:	b480      	push	{r7}
 800d068:	b085      	sub	sp, #20
 800d06a:	af00      	add	r7, sp, #0
 800d06c:	4603      	mov	r3, r0
 800d06e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d070:	2300      	movs	r3, #0
 800d072:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d074:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d078:	2b84      	cmp	r3, #132	; 0x84
 800d07a:	d005      	beq.n	800d088 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d07c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	4413      	add	r3, r2
 800d084:	3303      	adds	r3, #3
 800d086:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d088:	68fb      	ldr	r3, [r7, #12]
}
 800d08a:	4618      	mov	r0, r3
 800d08c:	3714      	adds	r7, #20
 800d08e:	46bd      	mov	sp, r7
 800d090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d094:	4770      	bx	lr

0800d096 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d096:	b580      	push	{r7, lr}
 800d098:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d09a:	f000 fadb 	bl	800d654 <vTaskStartScheduler>
  
  return osOK;
 800d09e:	2300      	movs	r3, #0
}
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	bd80      	pop	{r7, pc}

0800d0a4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d0a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0a6:	b089      	sub	sp, #36	; 0x24
 800d0a8:	af04      	add	r7, sp, #16
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	695b      	ldr	r3, [r3, #20]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d020      	beq.n	800d0f8 <osThreadCreate+0x54>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	699b      	ldr	r3, [r3, #24]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d01c      	beq.n	800d0f8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	685c      	ldr	r4, [r3, #4]
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681d      	ldr	r5, [r3, #0]
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	691e      	ldr	r6, [r3, #16]
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	f7ff ffc8 	bl	800d066 <makeFreeRtosPriority>
 800d0d6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	695b      	ldr	r3, [r3, #20]
 800d0dc:	687a      	ldr	r2, [r7, #4]
 800d0de:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d0e0:	9202      	str	r2, [sp, #8]
 800d0e2:	9301      	str	r3, [sp, #4]
 800d0e4:	9100      	str	r1, [sp, #0]
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	4632      	mov	r2, r6
 800d0ea:	4629      	mov	r1, r5
 800d0ec:	4620      	mov	r0, r4
 800d0ee:	f000 f8ed 	bl	800d2cc <xTaskCreateStatic>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	60fb      	str	r3, [r7, #12]
 800d0f6:	e01c      	b.n	800d132 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	685c      	ldr	r4, [r3, #4]
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d104:	b29e      	uxth	r6, r3
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d10c:	4618      	mov	r0, r3
 800d10e:	f7ff ffaa 	bl	800d066 <makeFreeRtosPriority>
 800d112:	4602      	mov	r2, r0
 800d114:	f107 030c 	add.w	r3, r7, #12
 800d118:	9301      	str	r3, [sp, #4]
 800d11a:	9200      	str	r2, [sp, #0]
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	4632      	mov	r2, r6
 800d120:	4629      	mov	r1, r5
 800d122:	4620      	mov	r0, r4
 800d124:	f000 f92c 	bl	800d380 <xTaskCreate>
 800d128:	4603      	mov	r3, r0
 800d12a:	2b01      	cmp	r3, #1
 800d12c:	d001      	beq.n	800d132 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d12e:	2300      	movs	r3, #0
 800d130:	e000      	b.n	800d134 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d132:	68fb      	ldr	r3, [r7, #12]
}
 800d134:	4618      	mov	r0, r3
 800d136:	3714      	adds	r7, #20
 800d138:	46bd      	mov	sp, r7
 800d13a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d13c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b084      	sub	sp, #16
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d001      	beq.n	800d152 <osDelay+0x16>
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	e000      	b.n	800d154 <osDelay+0x18>
 800d152:	2301      	movs	r3, #1
 800d154:	4618      	mov	r0, r3
 800d156:	f000 fa49 	bl	800d5ec <vTaskDelay>
  
  return osOK;
 800d15a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3710      	adds	r7, #16
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}

0800d164 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d164:	b480      	push	{r7}
 800d166:	b083      	sub	sp, #12
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	f103 0208 	add.w	r2, r3, #8
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	f04f 32ff 	mov.w	r2, #4294967295
 800d17c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	f103 0208 	add.w	r2, r3, #8
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	f103 0208 	add.w	r2, r3, #8
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2200      	movs	r2, #0
 800d196:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d198:	bf00      	nop
 800d19a:	370c      	adds	r7, #12
 800d19c:	46bd      	mov	sp, r7
 800d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a2:	4770      	bx	lr

0800d1a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b083      	sub	sp, #12
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d1b2:	bf00      	nop
 800d1b4:	370c      	adds	r7, #12
 800d1b6:	46bd      	mov	sp, r7
 800d1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1bc:	4770      	bx	lr

0800d1be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d1be:	b480      	push	{r7}
 800d1c0:	b085      	sub	sp, #20
 800d1c2:	af00      	add	r7, sp, #0
 800d1c4:	6078      	str	r0, [r7, #4]
 800d1c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	685b      	ldr	r3, [r3, #4]
 800d1cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	68fa      	ldr	r2, [r7, #12]
 800d1d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	689a      	ldr	r2, [r3, #8]
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	689b      	ldr	r3, [r3, #8]
 800d1e0:	683a      	ldr	r2, [r7, #0]
 800d1e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	683a      	ldr	r2, [r7, #0]
 800d1e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d1ea:	683b      	ldr	r3, [r7, #0]
 800d1ec:	687a      	ldr	r2, [r7, #4]
 800d1ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	1c5a      	adds	r2, r3, #1
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	601a      	str	r2, [r3, #0]
}
 800d1fa:	bf00      	nop
 800d1fc:	3714      	adds	r7, #20
 800d1fe:	46bd      	mov	sp, r7
 800d200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d204:	4770      	bx	lr

0800d206 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d206:	b480      	push	{r7}
 800d208:	b085      	sub	sp, #20
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	6078      	str	r0, [r7, #4]
 800d20e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d21c:	d103      	bne.n	800d226 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	691b      	ldr	r3, [r3, #16]
 800d222:	60fb      	str	r3, [r7, #12]
 800d224:	e00c      	b.n	800d240 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	3308      	adds	r3, #8
 800d22a:	60fb      	str	r3, [r7, #12]
 800d22c:	e002      	b.n	800d234 <vListInsert+0x2e>
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	685b      	ldr	r3, [r3, #4]
 800d232:	60fb      	str	r3, [r7, #12]
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	685b      	ldr	r3, [r3, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	68ba      	ldr	r2, [r7, #8]
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d2f6      	bcs.n	800d22e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	685a      	ldr	r2, [r3, #4]
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	685b      	ldr	r3, [r3, #4]
 800d24c:	683a      	ldr	r2, [r7, #0]
 800d24e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	68fa      	ldr	r2, [r7, #12]
 800d254:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	683a      	ldr	r2, [r7, #0]
 800d25a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	687a      	ldr	r2, [r7, #4]
 800d260:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	1c5a      	adds	r2, r3, #1
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	601a      	str	r2, [r3, #0]
}
 800d26c:	bf00      	nop
 800d26e:	3714      	adds	r7, #20
 800d270:	46bd      	mov	sp, r7
 800d272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d276:	4770      	bx	lr

0800d278 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d278:	b480      	push	{r7}
 800d27a:	b085      	sub	sp, #20
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	691b      	ldr	r3, [r3, #16]
 800d284:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	685b      	ldr	r3, [r3, #4]
 800d28a:	687a      	ldr	r2, [r7, #4]
 800d28c:	6892      	ldr	r2, [r2, #8]
 800d28e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	689b      	ldr	r3, [r3, #8]
 800d294:	687a      	ldr	r2, [r7, #4]
 800d296:	6852      	ldr	r2, [r2, #4]
 800d298:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	685b      	ldr	r3, [r3, #4]
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d103      	bne.n	800d2ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	689a      	ldr	r2, [r3, #8]
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	1e5a      	subs	r2, r3, #1
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	681b      	ldr	r3, [r3, #0]
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3714      	adds	r7, #20
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ca:	4770      	bx	lr

0800d2cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b08e      	sub	sp, #56	; 0x38
 800d2d0:	af04      	add	r7, sp, #16
 800d2d2:	60f8      	str	r0, [r7, #12]
 800d2d4:	60b9      	str	r1, [r7, #8]
 800d2d6:	607a      	str	r2, [r7, #4]
 800d2d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d2da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d109      	bne.n	800d2f4 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2e4:	f383 8811 	msr	BASEPRI, r3
 800d2e8:	f3bf 8f6f 	isb	sy
 800d2ec:	f3bf 8f4f 	dsb	sy
 800d2f0:	623b      	str	r3, [r7, #32]
 800d2f2:	e7fe      	b.n	800d2f2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800d2f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d109      	bne.n	800d30e <xTaskCreateStatic+0x42>
 800d2fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2fe:	f383 8811 	msr	BASEPRI, r3
 800d302:	f3bf 8f6f 	isb	sy
 800d306:	f3bf 8f4f 	dsb	sy
 800d30a:	61fb      	str	r3, [r7, #28]
 800d30c:	e7fe      	b.n	800d30c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d30e:	2354      	movs	r3, #84	; 0x54
 800d310:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d312:	693b      	ldr	r3, [r7, #16]
 800d314:	2b54      	cmp	r3, #84	; 0x54
 800d316:	d009      	beq.n	800d32c <xTaskCreateStatic+0x60>
 800d318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d31c:	f383 8811 	msr	BASEPRI, r3
 800d320:	f3bf 8f6f 	isb	sy
 800d324:	f3bf 8f4f 	dsb	sy
 800d328:	61bb      	str	r3, [r7, #24]
 800d32a:	e7fe      	b.n	800d32a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d32c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d32e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d330:	2b00      	cmp	r3, #0
 800d332:	d01e      	beq.n	800d372 <xTaskCreateStatic+0xa6>
 800d334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d336:	2b00      	cmp	r3, #0
 800d338:	d01b      	beq.n	800d372 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d33a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d33c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d33e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d340:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d342:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d346:	2202      	movs	r2, #2
 800d348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d34c:	2300      	movs	r3, #0
 800d34e:	9303      	str	r3, [sp, #12]
 800d350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d352:	9302      	str	r3, [sp, #8]
 800d354:	f107 0314 	add.w	r3, r7, #20
 800d358:	9301      	str	r3, [sp, #4]
 800d35a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d35c:	9300      	str	r3, [sp, #0]
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	687a      	ldr	r2, [r7, #4]
 800d362:	68b9      	ldr	r1, [r7, #8]
 800d364:	68f8      	ldr	r0, [r7, #12]
 800d366:	f000 f850 	bl	800d40a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d36a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d36c:	f000 f8d4 	bl	800d518 <prvAddNewTaskToReadyList>
 800d370:	e001      	b.n	800d376 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800d372:	2300      	movs	r3, #0
 800d374:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d376:	697b      	ldr	r3, [r7, #20]
	}
 800d378:	4618      	mov	r0, r3
 800d37a:	3728      	adds	r7, #40	; 0x28
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}

0800d380 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d380:	b580      	push	{r7, lr}
 800d382:	b08c      	sub	sp, #48	; 0x30
 800d384:	af04      	add	r7, sp, #16
 800d386:	60f8      	str	r0, [r7, #12]
 800d388:	60b9      	str	r1, [r7, #8]
 800d38a:	603b      	str	r3, [r7, #0]
 800d38c:	4613      	mov	r3, r2
 800d38e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d390:	88fb      	ldrh	r3, [r7, #6]
 800d392:	009b      	lsls	r3, r3, #2
 800d394:	4618      	mov	r0, r3
 800d396:	f000 feb5 	bl	800e104 <pvPortMalloc>
 800d39a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d39c:	697b      	ldr	r3, [r7, #20]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d00e      	beq.n	800d3c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d3a2:	2054      	movs	r0, #84	; 0x54
 800d3a4:	f000 feae 	bl	800e104 <pvPortMalloc>
 800d3a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d3aa:	69fb      	ldr	r3, [r7, #28]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d003      	beq.n	800d3b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d3b0:	69fb      	ldr	r3, [r7, #28]
 800d3b2:	697a      	ldr	r2, [r7, #20]
 800d3b4:	631a      	str	r2, [r3, #48]	; 0x30
 800d3b6:	e005      	b.n	800d3c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d3b8:	6978      	ldr	r0, [r7, #20]
 800d3ba:	f000 ff65 	bl	800e288 <vPortFree>
 800d3be:	e001      	b.n	800d3c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d3c4:	69fb      	ldr	r3, [r7, #28]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d017      	beq.n	800d3fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d3ca:	69fb      	ldr	r3, [r7, #28]
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d3d2:	88fa      	ldrh	r2, [r7, #6]
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	9303      	str	r3, [sp, #12]
 800d3d8:	69fb      	ldr	r3, [r7, #28]
 800d3da:	9302      	str	r3, [sp, #8]
 800d3dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3de:	9301      	str	r3, [sp, #4]
 800d3e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3e2:	9300      	str	r3, [sp, #0]
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	68b9      	ldr	r1, [r7, #8]
 800d3e8:	68f8      	ldr	r0, [r7, #12]
 800d3ea:	f000 f80e 	bl	800d40a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d3ee:	69f8      	ldr	r0, [r7, #28]
 800d3f0:	f000 f892 	bl	800d518 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	61bb      	str	r3, [r7, #24]
 800d3f8:	e002      	b.n	800d400 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d3fa:	f04f 33ff 	mov.w	r3, #4294967295
 800d3fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d400:	69bb      	ldr	r3, [r7, #24]
	}
 800d402:	4618      	mov	r0, r3
 800d404:	3720      	adds	r7, #32
 800d406:	46bd      	mov	sp, r7
 800d408:	bd80      	pop	{r7, pc}

0800d40a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d40a:	b580      	push	{r7, lr}
 800d40c:	b088      	sub	sp, #32
 800d40e:	af00      	add	r7, sp, #0
 800d410:	60f8      	str	r0, [r7, #12]
 800d412:	60b9      	str	r1, [r7, #8]
 800d414:	607a      	str	r2, [r7, #4]
 800d416:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d41a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d422:	3b01      	subs	r3, #1
 800d424:	009b      	lsls	r3, r3, #2
 800d426:	4413      	add	r3, r2
 800d428:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d42a:	69bb      	ldr	r3, [r7, #24]
 800d42c:	f023 0307 	bic.w	r3, r3, #7
 800d430:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d432:	69bb      	ldr	r3, [r7, #24]
 800d434:	f003 0307 	and.w	r3, r3, #7
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d009      	beq.n	800d450 <prvInitialiseNewTask+0x46>
 800d43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d440:	f383 8811 	msr	BASEPRI, r3
 800d444:	f3bf 8f6f 	isb	sy
 800d448:	f3bf 8f4f 	dsb	sy
 800d44c:	617b      	str	r3, [r7, #20]
 800d44e:	e7fe      	b.n	800d44e <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d450:	68bb      	ldr	r3, [r7, #8]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d01f      	beq.n	800d496 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d456:	2300      	movs	r3, #0
 800d458:	61fb      	str	r3, [r7, #28]
 800d45a:	e012      	b.n	800d482 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d45c:	68ba      	ldr	r2, [r7, #8]
 800d45e:	69fb      	ldr	r3, [r7, #28]
 800d460:	4413      	add	r3, r2
 800d462:	7819      	ldrb	r1, [r3, #0]
 800d464:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d466:	69fb      	ldr	r3, [r7, #28]
 800d468:	4413      	add	r3, r2
 800d46a:	3334      	adds	r3, #52	; 0x34
 800d46c:	460a      	mov	r2, r1
 800d46e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d470:	68ba      	ldr	r2, [r7, #8]
 800d472:	69fb      	ldr	r3, [r7, #28]
 800d474:	4413      	add	r3, r2
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d006      	beq.n	800d48a <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d47c:	69fb      	ldr	r3, [r7, #28]
 800d47e:	3301      	adds	r3, #1
 800d480:	61fb      	str	r3, [r7, #28]
 800d482:	69fb      	ldr	r3, [r7, #28]
 800d484:	2b0f      	cmp	r3, #15
 800d486:	d9e9      	bls.n	800d45c <prvInitialiseNewTask+0x52>
 800d488:	e000      	b.n	800d48c <prvInitialiseNewTask+0x82>
			{
				break;
 800d48a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d48c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d48e:	2200      	movs	r2, #0
 800d490:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d494:	e003      	b.n	800d49e <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d498:	2200      	movs	r2, #0
 800d49a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d49e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4a0:	2b06      	cmp	r3, #6
 800d4a2:	d901      	bls.n	800d4a8 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d4a4:	2306      	movs	r3, #6
 800d4a6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d4ac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d4ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d4b2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d4b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d4ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4bc:	3304      	adds	r3, #4
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f7ff fe70 	bl	800d1a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d4c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4c6:	3318      	adds	r3, #24
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f7ff fe6b 	bl	800d1a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d4d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4d6:	f1c3 0207 	rsb	r2, r3, #7
 800d4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d4de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d4e2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d4e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d4f2:	683a      	ldr	r2, [r7, #0]
 800d4f4:	68f9      	ldr	r1, [r7, #12]
 800d4f6:	69b8      	ldr	r0, [r7, #24]
 800d4f8:	f000 fbfe 	bl	800dcf8 <pxPortInitialiseStack>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d500:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d504:	2b00      	cmp	r3, #0
 800d506:	d002      	beq.n	800d50e <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d50a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d50c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d50e:	bf00      	nop
 800d510:	3720      	adds	r7, #32
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
	...

0800d518 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b082      	sub	sp, #8
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d520:	f000 fd14 	bl	800df4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d524:	4b2a      	ldr	r3, [pc, #168]	; (800d5d0 <prvAddNewTaskToReadyList+0xb8>)
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	3301      	adds	r3, #1
 800d52a:	4a29      	ldr	r2, [pc, #164]	; (800d5d0 <prvAddNewTaskToReadyList+0xb8>)
 800d52c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d52e:	4b29      	ldr	r3, [pc, #164]	; (800d5d4 <prvAddNewTaskToReadyList+0xbc>)
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d109      	bne.n	800d54a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d536:	4a27      	ldr	r2, [pc, #156]	; (800d5d4 <prvAddNewTaskToReadyList+0xbc>)
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d53c:	4b24      	ldr	r3, [pc, #144]	; (800d5d0 <prvAddNewTaskToReadyList+0xb8>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	2b01      	cmp	r3, #1
 800d542:	d110      	bne.n	800d566 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d544:	f000 fab8 	bl	800dab8 <prvInitialiseTaskLists>
 800d548:	e00d      	b.n	800d566 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d54a:	4b23      	ldr	r3, [pc, #140]	; (800d5d8 <prvAddNewTaskToReadyList+0xc0>)
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d109      	bne.n	800d566 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d552:	4b20      	ldr	r3, [pc, #128]	; (800d5d4 <prvAddNewTaskToReadyList+0xbc>)
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d55c:	429a      	cmp	r2, r3
 800d55e:	d802      	bhi.n	800d566 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d560:	4a1c      	ldr	r2, [pc, #112]	; (800d5d4 <prvAddNewTaskToReadyList+0xbc>)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d566:	4b1d      	ldr	r3, [pc, #116]	; (800d5dc <prvAddNewTaskToReadyList+0xc4>)
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	3301      	adds	r3, #1
 800d56c:	4a1b      	ldr	r2, [pc, #108]	; (800d5dc <prvAddNewTaskToReadyList+0xc4>)
 800d56e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d574:	2201      	movs	r2, #1
 800d576:	409a      	lsls	r2, r3
 800d578:	4b19      	ldr	r3, [pc, #100]	; (800d5e0 <prvAddNewTaskToReadyList+0xc8>)
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	4313      	orrs	r3, r2
 800d57e:	4a18      	ldr	r2, [pc, #96]	; (800d5e0 <prvAddNewTaskToReadyList+0xc8>)
 800d580:	6013      	str	r3, [r2, #0]
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d586:	4613      	mov	r3, r2
 800d588:	009b      	lsls	r3, r3, #2
 800d58a:	4413      	add	r3, r2
 800d58c:	009b      	lsls	r3, r3, #2
 800d58e:	4a15      	ldr	r2, [pc, #84]	; (800d5e4 <prvAddNewTaskToReadyList+0xcc>)
 800d590:	441a      	add	r2, r3
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	3304      	adds	r3, #4
 800d596:	4619      	mov	r1, r3
 800d598:	4610      	mov	r0, r2
 800d59a:	f7ff fe10 	bl	800d1be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d59e:	f000 fd03 	bl	800dfa8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d5a2:	4b0d      	ldr	r3, [pc, #52]	; (800d5d8 <prvAddNewTaskToReadyList+0xc0>)
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d00e      	beq.n	800d5c8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d5aa:	4b0a      	ldr	r3, [pc, #40]	; (800d5d4 <prvAddNewTaskToReadyList+0xbc>)
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5b4:	429a      	cmp	r2, r3
 800d5b6:	d207      	bcs.n	800d5c8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d5b8:	4b0b      	ldr	r3, [pc, #44]	; (800d5e8 <prvAddNewTaskToReadyList+0xd0>)
 800d5ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5be:	601a      	str	r2, [r3, #0]
 800d5c0:	f3bf 8f4f 	dsb	sy
 800d5c4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d5c8:	bf00      	nop
 800d5ca:	3708      	adds	r7, #8
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}
 800d5d0:	2000070c 	.word	0x2000070c
 800d5d4:	2000060c 	.word	0x2000060c
 800d5d8:	20000718 	.word	0x20000718
 800d5dc:	20000728 	.word	0x20000728
 800d5e0:	20000714 	.word	0x20000714
 800d5e4:	20000610 	.word	0x20000610
 800d5e8:	e000ed04 	.word	0xe000ed04

0800d5ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b084      	sub	sp, #16
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d016      	beq.n	800d62c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d5fe:	4b13      	ldr	r3, [pc, #76]	; (800d64c <vTaskDelay+0x60>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d009      	beq.n	800d61a <vTaskDelay+0x2e>
 800d606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d60a:	f383 8811 	msr	BASEPRI, r3
 800d60e:	f3bf 8f6f 	isb	sy
 800d612:	f3bf 8f4f 	dsb	sy
 800d616:	60bb      	str	r3, [r7, #8]
 800d618:	e7fe      	b.n	800d618 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800d61a:	f000 f879 	bl	800d710 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d61e:	2100      	movs	r1, #0
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f000 fb03 	bl	800dc2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d626:	f000 f881 	bl	800d72c <xTaskResumeAll>
 800d62a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d107      	bne.n	800d642 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800d632:	4b07      	ldr	r3, [pc, #28]	; (800d650 <vTaskDelay+0x64>)
 800d634:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d638:	601a      	str	r2, [r3, #0]
 800d63a:	f3bf 8f4f 	dsb	sy
 800d63e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d642:	bf00      	nop
 800d644:	3710      	adds	r7, #16
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}
 800d64a:	bf00      	nop
 800d64c:	20000734 	.word	0x20000734
 800d650:	e000ed04 	.word	0xe000ed04

0800d654 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b08a      	sub	sp, #40	; 0x28
 800d658:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d65a:	2300      	movs	r3, #0
 800d65c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d65e:	2300      	movs	r3, #0
 800d660:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d662:	463a      	mov	r2, r7
 800d664:	1d39      	adds	r1, r7, #4
 800d666:	f107 0308 	add.w	r3, r7, #8
 800d66a:	4618      	mov	r0, r3
 800d66c:	f7f4 ffc8 	bl	8002600 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d670:	6839      	ldr	r1, [r7, #0]
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	68ba      	ldr	r2, [r7, #8]
 800d676:	9202      	str	r2, [sp, #8]
 800d678:	9301      	str	r3, [sp, #4]
 800d67a:	2300      	movs	r3, #0
 800d67c:	9300      	str	r3, [sp, #0]
 800d67e:	2300      	movs	r3, #0
 800d680:	460a      	mov	r2, r1
 800d682:	491d      	ldr	r1, [pc, #116]	; (800d6f8 <vTaskStartScheduler+0xa4>)
 800d684:	481d      	ldr	r0, [pc, #116]	; (800d6fc <vTaskStartScheduler+0xa8>)
 800d686:	f7ff fe21 	bl	800d2cc <xTaskCreateStatic>
 800d68a:	4602      	mov	r2, r0
 800d68c:	4b1c      	ldr	r3, [pc, #112]	; (800d700 <vTaskStartScheduler+0xac>)
 800d68e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d690:	4b1b      	ldr	r3, [pc, #108]	; (800d700 <vTaskStartScheduler+0xac>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d002      	beq.n	800d69e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d698:	2301      	movs	r3, #1
 800d69a:	617b      	str	r3, [r7, #20]
 800d69c:	e001      	b.n	800d6a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d6a2:	697b      	ldr	r3, [r7, #20]
 800d6a4:	2b01      	cmp	r3, #1
 800d6a6:	d115      	bne.n	800d6d4 <vTaskStartScheduler+0x80>
 800d6a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ac:	f383 8811 	msr	BASEPRI, r3
 800d6b0:	f3bf 8f6f 	isb	sy
 800d6b4:	f3bf 8f4f 	dsb	sy
 800d6b8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d6ba:	4b12      	ldr	r3, [pc, #72]	; (800d704 <vTaskStartScheduler+0xb0>)
 800d6bc:	f04f 32ff 	mov.w	r2, #4294967295
 800d6c0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d6c2:	4b11      	ldr	r3, [pc, #68]	; (800d708 <vTaskStartScheduler+0xb4>)
 800d6c4:	2201      	movs	r2, #1
 800d6c6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d6c8:	4b10      	ldr	r3, [pc, #64]	; (800d70c <vTaskStartScheduler+0xb8>)
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d6ce:	f000 fb9f 	bl	800de10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d6d2:	e00d      	b.n	800d6f0 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d6d4:	697b      	ldr	r3, [r7, #20]
 800d6d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6da:	d109      	bne.n	800d6f0 <vTaskStartScheduler+0x9c>
 800d6dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6e0:	f383 8811 	msr	BASEPRI, r3
 800d6e4:	f3bf 8f6f 	isb	sy
 800d6e8:	f3bf 8f4f 	dsb	sy
 800d6ec:	60fb      	str	r3, [r7, #12]
 800d6ee:	e7fe      	b.n	800d6ee <vTaskStartScheduler+0x9a>
}
 800d6f0:	bf00      	nop
 800d6f2:	3718      	adds	r7, #24
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}
 800d6f8:	08013d28 	.word	0x08013d28
 800d6fc:	0800da89 	.word	0x0800da89
 800d700:	20000730 	.word	0x20000730
 800d704:	2000072c 	.word	0x2000072c
 800d708:	20000718 	.word	0x20000718
 800d70c:	20000710 	.word	0x20000710

0800d710 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d710:	b480      	push	{r7}
 800d712:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d714:	4b04      	ldr	r3, [pc, #16]	; (800d728 <vTaskSuspendAll+0x18>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	3301      	adds	r3, #1
 800d71a:	4a03      	ldr	r2, [pc, #12]	; (800d728 <vTaskSuspendAll+0x18>)
 800d71c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d71e:	bf00      	nop
 800d720:	46bd      	mov	sp, r7
 800d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d726:	4770      	bx	lr
 800d728:	20000734 	.word	0x20000734

0800d72c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b084      	sub	sp, #16
 800d730:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d732:	2300      	movs	r3, #0
 800d734:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d736:	2300      	movs	r3, #0
 800d738:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d73a:	4b41      	ldr	r3, [pc, #260]	; (800d840 <xTaskResumeAll+0x114>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d109      	bne.n	800d756 <xTaskResumeAll+0x2a>
 800d742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d746:	f383 8811 	msr	BASEPRI, r3
 800d74a:	f3bf 8f6f 	isb	sy
 800d74e:	f3bf 8f4f 	dsb	sy
 800d752:	603b      	str	r3, [r7, #0]
 800d754:	e7fe      	b.n	800d754 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d756:	f000 fbf9 	bl	800df4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d75a:	4b39      	ldr	r3, [pc, #228]	; (800d840 <xTaskResumeAll+0x114>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	3b01      	subs	r3, #1
 800d760:	4a37      	ldr	r2, [pc, #220]	; (800d840 <xTaskResumeAll+0x114>)
 800d762:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d764:	4b36      	ldr	r3, [pc, #216]	; (800d840 <xTaskResumeAll+0x114>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d161      	bne.n	800d830 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d76c:	4b35      	ldr	r3, [pc, #212]	; (800d844 <xTaskResumeAll+0x118>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d05d      	beq.n	800d830 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d774:	e02e      	b.n	800d7d4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d776:	4b34      	ldr	r3, [pc, #208]	; (800d848 <xTaskResumeAll+0x11c>)
 800d778:	68db      	ldr	r3, [r3, #12]
 800d77a:	68db      	ldr	r3, [r3, #12]
 800d77c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	3318      	adds	r3, #24
 800d782:	4618      	mov	r0, r3
 800d784:	f7ff fd78 	bl	800d278 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	3304      	adds	r3, #4
 800d78c:	4618      	mov	r0, r3
 800d78e:	f7ff fd73 	bl	800d278 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d796:	2201      	movs	r2, #1
 800d798:	409a      	lsls	r2, r3
 800d79a:	4b2c      	ldr	r3, [pc, #176]	; (800d84c <xTaskResumeAll+0x120>)
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	4313      	orrs	r3, r2
 800d7a0:	4a2a      	ldr	r2, [pc, #168]	; (800d84c <xTaskResumeAll+0x120>)
 800d7a2:	6013      	str	r3, [r2, #0]
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7a8:	4613      	mov	r3, r2
 800d7aa:	009b      	lsls	r3, r3, #2
 800d7ac:	4413      	add	r3, r2
 800d7ae:	009b      	lsls	r3, r3, #2
 800d7b0:	4a27      	ldr	r2, [pc, #156]	; (800d850 <xTaskResumeAll+0x124>)
 800d7b2:	441a      	add	r2, r3
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	3304      	adds	r3, #4
 800d7b8:	4619      	mov	r1, r3
 800d7ba:	4610      	mov	r0, r2
 800d7bc:	f7ff fcff 	bl	800d1be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7c4:	4b23      	ldr	r3, [pc, #140]	; (800d854 <xTaskResumeAll+0x128>)
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7ca:	429a      	cmp	r2, r3
 800d7cc:	d302      	bcc.n	800d7d4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800d7ce:	4b22      	ldr	r3, [pc, #136]	; (800d858 <xTaskResumeAll+0x12c>)
 800d7d0:	2201      	movs	r2, #1
 800d7d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d7d4:	4b1c      	ldr	r3, [pc, #112]	; (800d848 <xTaskResumeAll+0x11c>)
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d1cc      	bne.n	800d776 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d001      	beq.n	800d7e6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d7e2:	f000 fa03 	bl	800dbec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d7e6:	4b1d      	ldr	r3, [pc, #116]	; (800d85c <xTaskResumeAll+0x130>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d010      	beq.n	800d814 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d7f2:	f000 f837 	bl	800d864 <xTaskIncrementTick>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d002      	beq.n	800d802 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800d7fc:	4b16      	ldr	r3, [pc, #88]	; (800d858 <xTaskResumeAll+0x12c>)
 800d7fe:	2201      	movs	r2, #1
 800d800:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	3b01      	subs	r3, #1
 800d806:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d1f1      	bne.n	800d7f2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800d80e:	4b13      	ldr	r3, [pc, #76]	; (800d85c <xTaskResumeAll+0x130>)
 800d810:	2200      	movs	r2, #0
 800d812:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d814:	4b10      	ldr	r3, [pc, #64]	; (800d858 <xTaskResumeAll+0x12c>)
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d009      	beq.n	800d830 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d81c:	2301      	movs	r3, #1
 800d81e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d820:	4b0f      	ldr	r3, [pc, #60]	; (800d860 <xTaskResumeAll+0x134>)
 800d822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d826:	601a      	str	r2, [r3, #0]
 800d828:	f3bf 8f4f 	dsb	sy
 800d82c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d830:	f000 fbba 	bl	800dfa8 <vPortExitCritical>

	return xAlreadyYielded;
 800d834:	68bb      	ldr	r3, [r7, #8]
}
 800d836:	4618      	mov	r0, r3
 800d838:	3710      	adds	r7, #16
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	20000734 	.word	0x20000734
 800d844:	2000070c 	.word	0x2000070c
 800d848:	200006cc 	.word	0x200006cc
 800d84c:	20000714 	.word	0x20000714
 800d850:	20000610 	.word	0x20000610
 800d854:	2000060c 	.word	0x2000060c
 800d858:	20000720 	.word	0x20000720
 800d85c:	2000071c 	.word	0x2000071c
 800d860:	e000ed04 	.word	0xe000ed04

0800d864 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b086      	sub	sp, #24
 800d868:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d86a:	2300      	movs	r3, #0
 800d86c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d86e:	4b4e      	ldr	r3, [pc, #312]	; (800d9a8 <xTaskIncrementTick+0x144>)
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	2b00      	cmp	r3, #0
 800d874:	f040 8087 	bne.w	800d986 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d878:	4b4c      	ldr	r3, [pc, #304]	; (800d9ac <xTaskIncrementTick+0x148>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	3301      	adds	r3, #1
 800d87e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d880:	4a4a      	ldr	r2, [pc, #296]	; (800d9ac <xTaskIncrementTick+0x148>)
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d11f      	bne.n	800d8cc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800d88c:	4b48      	ldr	r3, [pc, #288]	; (800d9b0 <xTaskIncrementTick+0x14c>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d009      	beq.n	800d8aa <xTaskIncrementTick+0x46>
 800d896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d89a:	f383 8811 	msr	BASEPRI, r3
 800d89e:	f3bf 8f6f 	isb	sy
 800d8a2:	f3bf 8f4f 	dsb	sy
 800d8a6:	603b      	str	r3, [r7, #0]
 800d8a8:	e7fe      	b.n	800d8a8 <xTaskIncrementTick+0x44>
 800d8aa:	4b41      	ldr	r3, [pc, #260]	; (800d9b0 <xTaskIncrementTick+0x14c>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	60fb      	str	r3, [r7, #12]
 800d8b0:	4b40      	ldr	r3, [pc, #256]	; (800d9b4 <xTaskIncrementTick+0x150>)
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	4a3e      	ldr	r2, [pc, #248]	; (800d9b0 <xTaskIncrementTick+0x14c>)
 800d8b6:	6013      	str	r3, [r2, #0]
 800d8b8:	4a3e      	ldr	r2, [pc, #248]	; (800d9b4 <xTaskIncrementTick+0x150>)
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	6013      	str	r3, [r2, #0]
 800d8be:	4b3e      	ldr	r3, [pc, #248]	; (800d9b8 <xTaskIncrementTick+0x154>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	3301      	adds	r3, #1
 800d8c4:	4a3c      	ldr	r2, [pc, #240]	; (800d9b8 <xTaskIncrementTick+0x154>)
 800d8c6:	6013      	str	r3, [r2, #0]
 800d8c8:	f000 f990 	bl	800dbec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d8cc:	4b3b      	ldr	r3, [pc, #236]	; (800d9bc <xTaskIncrementTick+0x158>)
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	693a      	ldr	r2, [r7, #16]
 800d8d2:	429a      	cmp	r2, r3
 800d8d4:	d348      	bcc.n	800d968 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d8d6:	4b36      	ldr	r3, [pc, #216]	; (800d9b0 <xTaskIncrementTick+0x14c>)
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d104      	bne.n	800d8ea <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d8e0:	4b36      	ldr	r3, [pc, #216]	; (800d9bc <xTaskIncrementTick+0x158>)
 800d8e2:	f04f 32ff 	mov.w	r2, #4294967295
 800d8e6:	601a      	str	r2, [r3, #0]
					break;
 800d8e8:	e03e      	b.n	800d968 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d8ea:	4b31      	ldr	r3, [pc, #196]	; (800d9b0 <xTaskIncrementTick+0x14c>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	68db      	ldr	r3, [r3, #12]
 800d8f0:	68db      	ldr	r3, [r3, #12]
 800d8f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	685b      	ldr	r3, [r3, #4]
 800d8f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d8fa:	693a      	ldr	r2, [r7, #16]
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	429a      	cmp	r2, r3
 800d900:	d203      	bcs.n	800d90a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d902:	4a2e      	ldr	r2, [pc, #184]	; (800d9bc <xTaskIncrementTick+0x158>)
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d908:	e02e      	b.n	800d968 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d90a:	68bb      	ldr	r3, [r7, #8]
 800d90c:	3304      	adds	r3, #4
 800d90e:	4618      	mov	r0, r3
 800d910:	f7ff fcb2 	bl	800d278 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d004      	beq.n	800d926 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	3318      	adds	r3, #24
 800d920:	4618      	mov	r0, r3
 800d922:	f7ff fca9 	bl	800d278 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d926:	68bb      	ldr	r3, [r7, #8]
 800d928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d92a:	2201      	movs	r2, #1
 800d92c:	409a      	lsls	r2, r3
 800d92e:	4b24      	ldr	r3, [pc, #144]	; (800d9c0 <xTaskIncrementTick+0x15c>)
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	4313      	orrs	r3, r2
 800d934:	4a22      	ldr	r2, [pc, #136]	; (800d9c0 <xTaskIncrementTick+0x15c>)
 800d936:	6013      	str	r3, [r2, #0]
 800d938:	68bb      	ldr	r3, [r7, #8]
 800d93a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d93c:	4613      	mov	r3, r2
 800d93e:	009b      	lsls	r3, r3, #2
 800d940:	4413      	add	r3, r2
 800d942:	009b      	lsls	r3, r3, #2
 800d944:	4a1f      	ldr	r2, [pc, #124]	; (800d9c4 <xTaskIncrementTick+0x160>)
 800d946:	441a      	add	r2, r3
 800d948:	68bb      	ldr	r3, [r7, #8]
 800d94a:	3304      	adds	r3, #4
 800d94c:	4619      	mov	r1, r3
 800d94e:	4610      	mov	r0, r2
 800d950:	f7ff fc35 	bl	800d1be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d958:	4b1b      	ldr	r3, [pc, #108]	; (800d9c8 <xTaskIncrementTick+0x164>)
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d95e:	429a      	cmp	r2, r3
 800d960:	d3b9      	bcc.n	800d8d6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800d962:	2301      	movs	r3, #1
 800d964:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d966:	e7b6      	b.n	800d8d6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d968:	4b17      	ldr	r3, [pc, #92]	; (800d9c8 <xTaskIncrementTick+0x164>)
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d96e:	4915      	ldr	r1, [pc, #84]	; (800d9c4 <xTaskIncrementTick+0x160>)
 800d970:	4613      	mov	r3, r2
 800d972:	009b      	lsls	r3, r3, #2
 800d974:	4413      	add	r3, r2
 800d976:	009b      	lsls	r3, r3, #2
 800d978:	440b      	add	r3, r1
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	2b01      	cmp	r3, #1
 800d97e:	d907      	bls.n	800d990 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800d980:	2301      	movs	r3, #1
 800d982:	617b      	str	r3, [r7, #20]
 800d984:	e004      	b.n	800d990 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d986:	4b11      	ldr	r3, [pc, #68]	; (800d9cc <xTaskIncrementTick+0x168>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	3301      	adds	r3, #1
 800d98c:	4a0f      	ldr	r2, [pc, #60]	; (800d9cc <xTaskIncrementTick+0x168>)
 800d98e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d990:	4b0f      	ldr	r3, [pc, #60]	; (800d9d0 <xTaskIncrementTick+0x16c>)
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d001      	beq.n	800d99c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800d998:	2301      	movs	r3, #1
 800d99a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d99c:	697b      	ldr	r3, [r7, #20]
}
 800d99e:	4618      	mov	r0, r3
 800d9a0:	3718      	adds	r7, #24
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	bd80      	pop	{r7, pc}
 800d9a6:	bf00      	nop
 800d9a8:	20000734 	.word	0x20000734
 800d9ac:	20000710 	.word	0x20000710
 800d9b0:	200006c4 	.word	0x200006c4
 800d9b4:	200006c8 	.word	0x200006c8
 800d9b8:	20000724 	.word	0x20000724
 800d9bc:	2000072c 	.word	0x2000072c
 800d9c0:	20000714 	.word	0x20000714
 800d9c4:	20000610 	.word	0x20000610
 800d9c8:	2000060c 	.word	0x2000060c
 800d9cc:	2000071c 	.word	0x2000071c
 800d9d0:	20000720 	.word	0x20000720

0800d9d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b087      	sub	sp, #28
 800d9d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d9da:	4b26      	ldr	r3, [pc, #152]	; (800da74 <vTaskSwitchContext+0xa0>)
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d003      	beq.n	800d9ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d9e2:	4b25      	ldr	r3, [pc, #148]	; (800da78 <vTaskSwitchContext+0xa4>)
 800d9e4:	2201      	movs	r2, #1
 800d9e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d9e8:	e03e      	b.n	800da68 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800d9ea:	4b23      	ldr	r3, [pc, #140]	; (800da78 <vTaskSwitchContext+0xa4>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d9f0:	4b22      	ldr	r3, [pc, #136]	; (800da7c <vTaskSwitchContext+0xa8>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	fab3 f383 	clz	r3, r3
 800d9fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d9fe:	7afb      	ldrb	r3, [r7, #11]
 800da00:	f1c3 031f 	rsb	r3, r3, #31
 800da04:	617b      	str	r3, [r7, #20]
 800da06:	491e      	ldr	r1, [pc, #120]	; (800da80 <vTaskSwitchContext+0xac>)
 800da08:	697a      	ldr	r2, [r7, #20]
 800da0a:	4613      	mov	r3, r2
 800da0c:	009b      	lsls	r3, r3, #2
 800da0e:	4413      	add	r3, r2
 800da10:	009b      	lsls	r3, r3, #2
 800da12:	440b      	add	r3, r1
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d109      	bne.n	800da2e <vTaskSwitchContext+0x5a>
	__asm volatile
 800da1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da1e:	f383 8811 	msr	BASEPRI, r3
 800da22:	f3bf 8f6f 	isb	sy
 800da26:	f3bf 8f4f 	dsb	sy
 800da2a:	607b      	str	r3, [r7, #4]
 800da2c:	e7fe      	b.n	800da2c <vTaskSwitchContext+0x58>
 800da2e:	697a      	ldr	r2, [r7, #20]
 800da30:	4613      	mov	r3, r2
 800da32:	009b      	lsls	r3, r3, #2
 800da34:	4413      	add	r3, r2
 800da36:	009b      	lsls	r3, r3, #2
 800da38:	4a11      	ldr	r2, [pc, #68]	; (800da80 <vTaskSwitchContext+0xac>)
 800da3a:	4413      	add	r3, r2
 800da3c:	613b      	str	r3, [r7, #16]
 800da3e:	693b      	ldr	r3, [r7, #16]
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	685a      	ldr	r2, [r3, #4]
 800da44:	693b      	ldr	r3, [r7, #16]
 800da46:	605a      	str	r2, [r3, #4]
 800da48:	693b      	ldr	r3, [r7, #16]
 800da4a:	685a      	ldr	r2, [r3, #4]
 800da4c:	693b      	ldr	r3, [r7, #16]
 800da4e:	3308      	adds	r3, #8
 800da50:	429a      	cmp	r2, r3
 800da52:	d104      	bne.n	800da5e <vTaskSwitchContext+0x8a>
 800da54:	693b      	ldr	r3, [r7, #16]
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	685a      	ldr	r2, [r3, #4]
 800da5a:	693b      	ldr	r3, [r7, #16]
 800da5c:	605a      	str	r2, [r3, #4]
 800da5e:	693b      	ldr	r3, [r7, #16]
 800da60:	685b      	ldr	r3, [r3, #4]
 800da62:	68db      	ldr	r3, [r3, #12]
 800da64:	4a07      	ldr	r2, [pc, #28]	; (800da84 <vTaskSwitchContext+0xb0>)
 800da66:	6013      	str	r3, [r2, #0]
}
 800da68:	bf00      	nop
 800da6a:	371c      	adds	r7, #28
 800da6c:	46bd      	mov	sp, r7
 800da6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da72:	4770      	bx	lr
 800da74:	20000734 	.word	0x20000734
 800da78:	20000720 	.word	0x20000720
 800da7c:	20000714 	.word	0x20000714
 800da80:	20000610 	.word	0x20000610
 800da84:	2000060c 	.word	0x2000060c

0800da88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	b082      	sub	sp, #8
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800da90:	f000 f852 	bl	800db38 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800da94:	4b06      	ldr	r3, [pc, #24]	; (800dab0 <prvIdleTask+0x28>)
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	2b01      	cmp	r3, #1
 800da9a:	d9f9      	bls.n	800da90 <prvIdleTask+0x8>
			{
				taskYIELD();
 800da9c:	4b05      	ldr	r3, [pc, #20]	; (800dab4 <prvIdleTask+0x2c>)
 800da9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800daa2:	601a      	str	r2, [r3, #0]
 800daa4:	f3bf 8f4f 	dsb	sy
 800daa8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800daac:	e7f0      	b.n	800da90 <prvIdleTask+0x8>
 800daae:	bf00      	nop
 800dab0:	20000610 	.word	0x20000610
 800dab4:	e000ed04 	.word	0xe000ed04

0800dab8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b082      	sub	sp, #8
 800dabc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dabe:	2300      	movs	r3, #0
 800dac0:	607b      	str	r3, [r7, #4]
 800dac2:	e00c      	b.n	800dade <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800dac4:	687a      	ldr	r2, [r7, #4]
 800dac6:	4613      	mov	r3, r2
 800dac8:	009b      	lsls	r3, r3, #2
 800daca:	4413      	add	r3, r2
 800dacc:	009b      	lsls	r3, r3, #2
 800dace:	4a12      	ldr	r2, [pc, #72]	; (800db18 <prvInitialiseTaskLists+0x60>)
 800dad0:	4413      	add	r3, r2
 800dad2:	4618      	mov	r0, r3
 800dad4:	f7ff fb46 	bl	800d164 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	3301      	adds	r3, #1
 800dadc:	607b      	str	r3, [r7, #4]
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2b06      	cmp	r3, #6
 800dae2:	d9ef      	bls.n	800dac4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dae4:	480d      	ldr	r0, [pc, #52]	; (800db1c <prvInitialiseTaskLists+0x64>)
 800dae6:	f7ff fb3d 	bl	800d164 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800daea:	480d      	ldr	r0, [pc, #52]	; (800db20 <prvInitialiseTaskLists+0x68>)
 800daec:	f7ff fb3a 	bl	800d164 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800daf0:	480c      	ldr	r0, [pc, #48]	; (800db24 <prvInitialiseTaskLists+0x6c>)
 800daf2:	f7ff fb37 	bl	800d164 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800daf6:	480c      	ldr	r0, [pc, #48]	; (800db28 <prvInitialiseTaskLists+0x70>)
 800daf8:	f7ff fb34 	bl	800d164 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dafc:	480b      	ldr	r0, [pc, #44]	; (800db2c <prvInitialiseTaskLists+0x74>)
 800dafe:	f7ff fb31 	bl	800d164 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800db02:	4b0b      	ldr	r3, [pc, #44]	; (800db30 <prvInitialiseTaskLists+0x78>)
 800db04:	4a05      	ldr	r2, [pc, #20]	; (800db1c <prvInitialiseTaskLists+0x64>)
 800db06:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800db08:	4b0a      	ldr	r3, [pc, #40]	; (800db34 <prvInitialiseTaskLists+0x7c>)
 800db0a:	4a05      	ldr	r2, [pc, #20]	; (800db20 <prvInitialiseTaskLists+0x68>)
 800db0c:	601a      	str	r2, [r3, #0]
}
 800db0e:	bf00      	nop
 800db10:	3708      	adds	r7, #8
 800db12:	46bd      	mov	sp, r7
 800db14:	bd80      	pop	{r7, pc}
 800db16:	bf00      	nop
 800db18:	20000610 	.word	0x20000610
 800db1c:	2000069c 	.word	0x2000069c
 800db20:	200006b0 	.word	0x200006b0
 800db24:	200006cc 	.word	0x200006cc
 800db28:	200006e0 	.word	0x200006e0
 800db2c:	200006f8 	.word	0x200006f8
 800db30:	200006c4 	.word	0x200006c4
 800db34:	200006c8 	.word	0x200006c8

0800db38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b082      	sub	sp, #8
 800db3c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800db3e:	e019      	b.n	800db74 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800db40:	f000 fa04 	bl	800df4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db44:	4b0f      	ldr	r3, [pc, #60]	; (800db84 <prvCheckTasksWaitingTermination+0x4c>)
 800db46:	68db      	ldr	r3, [r3, #12]
 800db48:	68db      	ldr	r3, [r3, #12]
 800db4a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	3304      	adds	r3, #4
 800db50:	4618      	mov	r0, r3
 800db52:	f7ff fb91 	bl	800d278 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800db56:	4b0c      	ldr	r3, [pc, #48]	; (800db88 <prvCheckTasksWaitingTermination+0x50>)
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	3b01      	subs	r3, #1
 800db5c:	4a0a      	ldr	r2, [pc, #40]	; (800db88 <prvCheckTasksWaitingTermination+0x50>)
 800db5e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800db60:	4b0a      	ldr	r3, [pc, #40]	; (800db8c <prvCheckTasksWaitingTermination+0x54>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	3b01      	subs	r3, #1
 800db66:	4a09      	ldr	r2, [pc, #36]	; (800db8c <prvCheckTasksWaitingTermination+0x54>)
 800db68:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800db6a:	f000 fa1d 	bl	800dfa8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f000 f80e 	bl	800db90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800db74:	4b05      	ldr	r3, [pc, #20]	; (800db8c <prvCheckTasksWaitingTermination+0x54>)
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d1e1      	bne.n	800db40 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800db7c:	bf00      	nop
 800db7e:	3708      	adds	r7, #8
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}
 800db84:	200006e0 	.word	0x200006e0
 800db88:	2000070c 	.word	0x2000070c
 800db8c:	200006f4 	.word	0x200006f4

0800db90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800db90:	b580      	push	{r7, lr}
 800db92:	b084      	sub	sp, #16
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d108      	bne.n	800dbb4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dba6:	4618      	mov	r0, r3
 800dba8:	f000 fb6e 	bl	800e288 <vPortFree>
				vPortFree( pxTCB );
 800dbac:	6878      	ldr	r0, [r7, #4]
 800dbae:	f000 fb6b 	bl	800e288 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dbb2:	e017      	b.n	800dbe4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dbba:	2b01      	cmp	r3, #1
 800dbbc:	d103      	bne.n	800dbc6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800dbbe:	6878      	ldr	r0, [r7, #4]
 800dbc0:	f000 fb62 	bl	800e288 <vPortFree>
	}
 800dbc4:	e00e      	b.n	800dbe4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dbcc:	2b02      	cmp	r3, #2
 800dbce:	d009      	beq.n	800dbe4 <prvDeleteTCB+0x54>
 800dbd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbd4:	f383 8811 	msr	BASEPRI, r3
 800dbd8:	f3bf 8f6f 	isb	sy
 800dbdc:	f3bf 8f4f 	dsb	sy
 800dbe0:	60fb      	str	r3, [r7, #12]
 800dbe2:	e7fe      	b.n	800dbe2 <prvDeleteTCB+0x52>
	}
 800dbe4:	bf00      	nop
 800dbe6:	3710      	adds	r7, #16
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}

0800dbec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800dbec:	b480      	push	{r7}
 800dbee:	b083      	sub	sp, #12
 800dbf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dbf2:	4b0c      	ldr	r3, [pc, #48]	; (800dc24 <prvResetNextTaskUnblockTime+0x38>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d104      	bne.n	800dc06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dbfc:	4b0a      	ldr	r3, [pc, #40]	; (800dc28 <prvResetNextTaskUnblockTime+0x3c>)
 800dbfe:	f04f 32ff 	mov.w	r2, #4294967295
 800dc02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dc04:	e008      	b.n	800dc18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc06:	4b07      	ldr	r3, [pc, #28]	; (800dc24 <prvResetNextTaskUnblockTime+0x38>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	68db      	ldr	r3, [r3, #12]
 800dc0c:	68db      	ldr	r3, [r3, #12]
 800dc0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	685b      	ldr	r3, [r3, #4]
 800dc14:	4a04      	ldr	r2, [pc, #16]	; (800dc28 <prvResetNextTaskUnblockTime+0x3c>)
 800dc16:	6013      	str	r3, [r2, #0]
}
 800dc18:	bf00      	nop
 800dc1a:	370c      	adds	r7, #12
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc22:	4770      	bx	lr
 800dc24:	200006c4 	.word	0x200006c4
 800dc28:	2000072c 	.word	0x2000072c

0800dc2c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b084      	sub	sp, #16
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
 800dc34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dc36:	4b29      	ldr	r3, [pc, #164]	; (800dcdc <prvAddCurrentTaskToDelayedList+0xb0>)
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc3c:	4b28      	ldr	r3, [pc, #160]	; (800dce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	3304      	adds	r3, #4
 800dc42:	4618      	mov	r0, r3
 800dc44:	f7ff fb18 	bl	800d278 <uxListRemove>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d10b      	bne.n	800dc66 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800dc4e:	4b24      	ldr	r3, [pc, #144]	; (800dce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc54:	2201      	movs	r2, #1
 800dc56:	fa02 f303 	lsl.w	r3, r2, r3
 800dc5a:	43da      	mvns	r2, r3
 800dc5c:	4b21      	ldr	r3, [pc, #132]	; (800dce4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4013      	ands	r3, r2
 800dc62:	4a20      	ldr	r2, [pc, #128]	; (800dce4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dc64:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc6c:	d10a      	bne.n	800dc84 <prvAddCurrentTaskToDelayedList+0x58>
 800dc6e:	683b      	ldr	r3, [r7, #0]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d007      	beq.n	800dc84 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc74:	4b1a      	ldr	r3, [pc, #104]	; (800dce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	3304      	adds	r3, #4
 800dc7a:	4619      	mov	r1, r3
 800dc7c:	481a      	ldr	r0, [pc, #104]	; (800dce8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800dc7e:	f7ff fa9e 	bl	800d1be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dc82:	e026      	b.n	800dcd2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dc84:	68fa      	ldr	r2, [r7, #12]
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	4413      	add	r3, r2
 800dc8a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dc8c:	4b14      	ldr	r3, [pc, #80]	; (800dce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	68ba      	ldr	r2, [r7, #8]
 800dc92:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dc94:	68ba      	ldr	r2, [r7, #8]
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	429a      	cmp	r2, r3
 800dc9a:	d209      	bcs.n	800dcb0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc9c:	4b13      	ldr	r3, [pc, #76]	; (800dcec <prvAddCurrentTaskToDelayedList+0xc0>)
 800dc9e:	681a      	ldr	r2, [r3, #0]
 800dca0:	4b0f      	ldr	r3, [pc, #60]	; (800dce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	3304      	adds	r3, #4
 800dca6:	4619      	mov	r1, r3
 800dca8:	4610      	mov	r0, r2
 800dcaa:	f7ff faac 	bl	800d206 <vListInsert>
}
 800dcae:	e010      	b.n	800dcd2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dcb0:	4b0f      	ldr	r3, [pc, #60]	; (800dcf0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800dcb2:	681a      	ldr	r2, [r3, #0]
 800dcb4:	4b0a      	ldr	r3, [pc, #40]	; (800dce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	3304      	adds	r3, #4
 800dcba:	4619      	mov	r1, r3
 800dcbc:	4610      	mov	r0, r2
 800dcbe:	f7ff faa2 	bl	800d206 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dcc2:	4b0c      	ldr	r3, [pc, #48]	; (800dcf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	68ba      	ldr	r2, [r7, #8]
 800dcc8:	429a      	cmp	r2, r3
 800dcca:	d202      	bcs.n	800dcd2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800dccc:	4a09      	ldr	r2, [pc, #36]	; (800dcf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dcce:	68bb      	ldr	r3, [r7, #8]
 800dcd0:	6013      	str	r3, [r2, #0]
}
 800dcd2:	bf00      	nop
 800dcd4:	3710      	adds	r7, #16
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd80      	pop	{r7, pc}
 800dcda:	bf00      	nop
 800dcdc:	20000710 	.word	0x20000710
 800dce0:	2000060c 	.word	0x2000060c
 800dce4:	20000714 	.word	0x20000714
 800dce8:	200006f8 	.word	0x200006f8
 800dcec:	200006c8 	.word	0x200006c8
 800dcf0:	200006c4 	.word	0x200006c4
 800dcf4:	2000072c 	.word	0x2000072c

0800dcf8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dcf8:	b480      	push	{r7}
 800dcfa:	b085      	sub	sp, #20
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	60f8      	str	r0, [r7, #12]
 800dd00:	60b9      	str	r1, [r7, #8]
 800dd02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	3b04      	subs	r3, #4
 800dd08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800dd10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	3b04      	subs	r3, #4
 800dd16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	f023 0201 	bic.w	r2, r3, #1
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	3b04      	subs	r3, #4
 800dd26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dd28:	4a0c      	ldr	r2, [pc, #48]	; (800dd5c <pxPortInitialiseStack+0x64>)
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	3b14      	subs	r3, #20
 800dd32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dd34:	687a      	ldr	r2, [r7, #4]
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	3b04      	subs	r3, #4
 800dd3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	f06f 0202 	mvn.w	r2, #2
 800dd46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	3b20      	subs	r3, #32
 800dd4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3714      	adds	r7, #20
 800dd54:	46bd      	mov	sp, r7
 800dd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5a:	4770      	bx	lr
 800dd5c:	0800dd61 	.word	0x0800dd61

0800dd60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dd60:	b480      	push	{r7}
 800dd62:	b085      	sub	sp, #20
 800dd64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800dd66:	2300      	movs	r3, #0
 800dd68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dd6a:	4b11      	ldr	r3, [pc, #68]	; (800ddb0 <prvTaskExitError+0x50>)
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd72:	d009      	beq.n	800dd88 <prvTaskExitError+0x28>
 800dd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd78:	f383 8811 	msr	BASEPRI, r3
 800dd7c:	f3bf 8f6f 	isb	sy
 800dd80:	f3bf 8f4f 	dsb	sy
 800dd84:	60fb      	str	r3, [r7, #12]
 800dd86:	e7fe      	b.n	800dd86 <prvTaskExitError+0x26>
 800dd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd8c:	f383 8811 	msr	BASEPRI, r3
 800dd90:	f3bf 8f6f 	isb	sy
 800dd94:	f3bf 8f4f 	dsb	sy
 800dd98:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dd9a:	bf00      	nop
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d0fc      	beq.n	800dd9c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dda2:	bf00      	nop
 800dda4:	3714      	adds	r7, #20
 800dda6:	46bd      	mov	sp, r7
 800dda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddac:	4770      	bx	lr
 800ddae:	bf00      	nop
 800ddb0:	20000134 	.word	0x20000134
	...

0800ddc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ddc0:	4b07      	ldr	r3, [pc, #28]	; (800dde0 <pxCurrentTCBConst2>)
 800ddc2:	6819      	ldr	r1, [r3, #0]
 800ddc4:	6808      	ldr	r0, [r1, #0]
 800ddc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddca:	f380 8809 	msr	PSP, r0
 800ddce:	f3bf 8f6f 	isb	sy
 800ddd2:	f04f 0000 	mov.w	r0, #0
 800ddd6:	f380 8811 	msr	BASEPRI, r0
 800ddda:	4770      	bx	lr
 800dddc:	f3af 8000 	nop.w

0800dde0 <pxCurrentTCBConst2>:
 800dde0:	2000060c 	.word	0x2000060c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dde4:	bf00      	nop
 800dde6:	bf00      	nop

0800dde8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dde8:	4808      	ldr	r0, [pc, #32]	; (800de0c <prvPortStartFirstTask+0x24>)
 800ddea:	6800      	ldr	r0, [r0, #0]
 800ddec:	6800      	ldr	r0, [r0, #0]
 800ddee:	f380 8808 	msr	MSP, r0
 800ddf2:	f04f 0000 	mov.w	r0, #0
 800ddf6:	f380 8814 	msr	CONTROL, r0
 800ddfa:	b662      	cpsie	i
 800ddfc:	b661      	cpsie	f
 800ddfe:	f3bf 8f4f 	dsb	sy
 800de02:	f3bf 8f6f 	isb	sy
 800de06:	df00      	svc	0
 800de08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800de0a:	bf00      	nop
 800de0c:	e000ed08 	.word	0xe000ed08

0800de10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b086      	sub	sp, #24
 800de14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800de16:	4b44      	ldr	r3, [pc, #272]	; (800df28 <xPortStartScheduler+0x118>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4a44      	ldr	r2, [pc, #272]	; (800df2c <xPortStartScheduler+0x11c>)
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d109      	bne.n	800de34 <xPortStartScheduler+0x24>
 800de20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de24:	f383 8811 	msr	BASEPRI, r3
 800de28:	f3bf 8f6f 	isb	sy
 800de2c:	f3bf 8f4f 	dsb	sy
 800de30:	613b      	str	r3, [r7, #16]
 800de32:	e7fe      	b.n	800de32 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800de34:	4b3c      	ldr	r3, [pc, #240]	; (800df28 <xPortStartScheduler+0x118>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	4a3d      	ldr	r2, [pc, #244]	; (800df30 <xPortStartScheduler+0x120>)
 800de3a:	4293      	cmp	r3, r2
 800de3c:	d109      	bne.n	800de52 <xPortStartScheduler+0x42>
 800de3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de42:	f383 8811 	msr	BASEPRI, r3
 800de46:	f3bf 8f6f 	isb	sy
 800de4a:	f3bf 8f4f 	dsb	sy
 800de4e:	60fb      	str	r3, [r7, #12]
 800de50:	e7fe      	b.n	800de50 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800de52:	4b38      	ldr	r3, [pc, #224]	; (800df34 <xPortStartScheduler+0x124>)
 800de54:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800de56:	697b      	ldr	r3, [r7, #20]
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	b2db      	uxtb	r3, r3
 800de5c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800de5e:	697b      	ldr	r3, [r7, #20]
 800de60:	22ff      	movs	r2, #255	; 0xff
 800de62:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800de64:	697b      	ldr	r3, [r7, #20]
 800de66:	781b      	ldrb	r3, [r3, #0]
 800de68:	b2db      	uxtb	r3, r3
 800de6a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800de6c:	78fb      	ldrb	r3, [r7, #3]
 800de6e:	b2db      	uxtb	r3, r3
 800de70:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800de74:	b2da      	uxtb	r2, r3
 800de76:	4b30      	ldr	r3, [pc, #192]	; (800df38 <xPortStartScheduler+0x128>)
 800de78:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800de7a:	4b30      	ldr	r3, [pc, #192]	; (800df3c <xPortStartScheduler+0x12c>)
 800de7c:	2207      	movs	r2, #7
 800de7e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de80:	e009      	b.n	800de96 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800de82:	4b2e      	ldr	r3, [pc, #184]	; (800df3c <xPortStartScheduler+0x12c>)
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	3b01      	subs	r3, #1
 800de88:	4a2c      	ldr	r2, [pc, #176]	; (800df3c <xPortStartScheduler+0x12c>)
 800de8a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800de8c:	78fb      	ldrb	r3, [r7, #3]
 800de8e:	b2db      	uxtb	r3, r3
 800de90:	005b      	lsls	r3, r3, #1
 800de92:	b2db      	uxtb	r3, r3
 800de94:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de96:	78fb      	ldrb	r3, [r7, #3]
 800de98:	b2db      	uxtb	r3, r3
 800de9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de9e:	2b80      	cmp	r3, #128	; 0x80
 800dea0:	d0ef      	beq.n	800de82 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dea2:	4b26      	ldr	r3, [pc, #152]	; (800df3c <xPortStartScheduler+0x12c>)
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	f1c3 0307 	rsb	r3, r3, #7
 800deaa:	2b04      	cmp	r3, #4
 800deac:	d009      	beq.n	800dec2 <xPortStartScheduler+0xb2>
 800deae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deb2:	f383 8811 	msr	BASEPRI, r3
 800deb6:	f3bf 8f6f 	isb	sy
 800deba:	f3bf 8f4f 	dsb	sy
 800debe:	60bb      	str	r3, [r7, #8]
 800dec0:	e7fe      	b.n	800dec0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dec2:	4b1e      	ldr	r3, [pc, #120]	; (800df3c <xPortStartScheduler+0x12c>)
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	021b      	lsls	r3, r3, #8
 800dec8:	4a1c      	ldr	r2, [pc, #112]	; (800df3c <xPortStartScheduler+0x12c>)
 800deca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800decc:	4b1b      	ldr	r3, [pc, #108]	; (800df3c <xPortStartScheduler+0x12c>)
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ded4:	4a19      	ldr	r2, [pc, #100]	; (800df3c <xPortStartScheduler+0x12c>)
 800ded6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	b2da      	uxtb	r2, r3
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dee0:	4b17      	ldr	r3, [pc, #92]	; (800df40 <xPortStartScheduler+0x130>)
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	4a16      	ldr	r2, [pc, #88]	; (800df40 <xPortStartScheduler+0x130>)
 800dee6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800deea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800deec:	4b14      	ldr	r3, [pc, #80]	; (800df40 <xPortStartScheduler+0x130>)
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	4a13      	ldr	r2, [pc, #76]	; (800df40 <xPortStartScheduler+0x130>)
 800def2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800def6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800def8:	f000 f8d6 	bl	800e0a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800defc:	4b11      	ldr	r3, [pc, #68]	; (800df44 <xPortStartScheduler+0x134>)
 800defe:	2200      	movs	r2, #0
 800df00:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800df02:	f000 f8f5 	bl	800e0f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800df06:	4b10      	ldr	r3, [pc, #64]	; (800df48 <xPortStartScheduler+0x138>)
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	4a0f      	ldr	r2, [pc, #60]	; (800df48 <xPortStartScheduler+0x138>)
 800df0c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800df10:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800df12:	f7ff ff69 	bl	800dde8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800df16:	f7ff fd5d 	bl	800d9d4 <vTaskSwitchContext>
	prvTaskExitError();
 800df1a:	f7ff ff21 	bl	800dd60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800df1e:	2300      	movs	r3, #0
}
 800df20:	4618      	mov	r0, r3
 800df22:	3718      	adds	r7, #24
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}
 800df28:	e000ed00 	.word	0xe000ed00
 800df2c:	410fc271 	.word	0x410fc271
 800df30:	410fc270 	.word	0x410fc270
 800df34:	e000e400 	.word	0xe000e400
 800df38:	20000738 	.word	0x20000738
 800df3c:	2000073c 	.word	0x2000073c
 800df40:	e000ed20 	.word	0xe000ed20
 800df44:	20000134 	.word	0x20000134
 800df48:	e000ef34 	.word	0xe000ef34

0800df4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800df4c:	b480      	push	{r7}
 800df4e:	b083      	sub	sp, #12
 800df50:	af00      	add	r7, sp, #0
 800df52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df56:	f383 8811 	msr	BASEPRI, r3
 800df5a:	f3bf 8f6f 	isb	sy
 800df5e:	f3bf 8f4f 	dsb	sy
 800df62:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800df64:	4b0e      	ldr	r3, [pc, #56]	; (800dfa0 <vPortEnterCritical+0x54>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	3301      	adds	r3, #1
 800df6a:	4a0d      	ldr	r2, [pc, #52]	; (800dfa0 <vPortEnterCritical+0x54>)
 800df6c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800df6e:	4b0c      	ldr	r3, [pc, #48]	; (800dfa0 <vPortEnterCritical+0x54>)
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	2b01      	cmp	r3, #1
 800df74:	d10e      	bne.n	800df94 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800df76:	4b0b      	ldr	r3, [pc, #44]	; (800dfa4 <vPortEnterCritical+0x58>)
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	b2db      	uxtb	r3, r3
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d009      	beq.n	800df94 <vPortEnterCritical+0x48>
 800df80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df84:	f383 8811 	msr	BASEPRI, r3
 800df88:	f3bf 8f6f 	isb	sy
 800df8c:	f3bf 8f4f 	dsb	sy
 800df90:	603b      	str	r3, [r7, #0]
 800df92:	e7fe      	b.n	800df92 <vPortEnterCritical+0x46>
	}
}
 800df94:	bf00      	nop
 800df96:	370c      	adds	r7, #12
 800df98:	46bd      	mov	sp, r7
 800df9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9e:	4770      	bx	lr
 800dfa0:	20000134 	.word	0x20000134
 800dfa4:	e000ed04 	.word	0xe000ed04

0800dfa8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dfa8:	b480      	push	{r7}
 800dfaa:	b083      	sub	sp, #12
 800dfac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dfae:	4b11      	ldr	r3, [pc, #68]	; (800dff4 <vPortExitCritical+0x4c>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d109      	bne.n	800dfca <vPortExitCritical+0x22>
 800dfb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfba:	f383 8811 	msr	BASEPRI, r3
 800dfbe:	f3bf 8f6f 	isb	sy
 800dfc2:	f3bf 8f4f 	dsb	sy
 800dfc6:	607b      	str	r3, [r7, #4]
 800dfc8:	e7fe      	b.n	800dfc8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800dfca:	4b0a      	ldr	r3, [pc, #40]	; (800dff4 <vPortExitCritical+0x4c>)
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	3b01      	subs	r3, #1
 800dfd0:	4a08      	ldr	r2, [pc, #32]	; (800dff4 <vPortExitCritical+0x4c>)
 800dfd2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dfd4:	4b07      	ldr	r3, [pc, #28]	; (800dff4 <vPortExitCritical+0x4c>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d104      	bne.n	800dfe6 <vPortExitCritical+0x3e>
 800dfdc:	2300      	movs	r3, #0
 800dfde:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800dfe6:	bf00      	nop
 800dfe8:	370c      	adds	r7, #12
 800dfea:	46bd      	mov	sp, r7
 800dfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop
 800dff4:	20000134 	.word	0x20000134
	...

0800e000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e000:	f3ef 8009 	mrs	r0, PSP
 800e004:	f3bf 8f6f 	isb	sy
 800e008:	4b15      	ldr	r3, [pc, #84]	; (800e060 <pxCurrentTCBConst>)
 800e00a:	681a      	ldr	r2, [r3, #0]
 800e00c:	f01e 0f10 	tst.w	lr, #16
 800e010:	bf08      	it	eq
 800e012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e01a:	6010      	str	r0, [r2, #0]
 800e01c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e020:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e024:	f380 8811 	msr	BASEPRI, r0
 800e028:	f3bf 8f4f 	dsb	sy
 800e02c:	f3bf 8f6f 	isb	sy
 800e030:	f7ff fcd0 	bl	800d9d4 <vTaskSwitchContext>
 800e034:	f04f 0000 	mov.w	r0, #0
 800e038:	f380 8811 	msr	BASEPRI, r0
 800e03c:	bc09      	pop	{r0, r3}
 800e03e:	6819      	ldr	r1, [r3, #0]
 800e040:	6808      	ldr	r0, [r1, #0]
 800e042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e046:	f01e 0f10 	tst.w	lr, #16
 800e04a:	bf08      	it	eq
 800e04c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e050:	f380 8809 	msr	PSP, r0
 800e054:	f3bf 8f6f 	isb	sy
 800e058:	4770      	bx	lr
 800e05a:	bf00      	nop
 800e05c:	f3af 8000 	nop.w

0800e060 <pxCurrentTCBConst>:
 800e060:	2000060c 	.word	0x2000060c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e064:	bf00      	nop
 800e066:	bf00      	nop

0800e068 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b082      	sub	sp, #8
 800e06c:	af00      	add	r7, sp, #0
	__asm volatile
 800e06e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e072:	f383 8811 	msr	BASEPRI, r3
 800e076:	f3bf 8f6f 	isb	sy
 800e07a:	f3bf 8f4f 	dsb	sy
 800e07e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e080:	f7ff fbf0 	bl	800d864 <xTaskIncrementTick>
 800e084:	4603      	mov	r3, r0
 800e086:	2b00      	cmp	r3, #0
 800e088:	d003      	beq.n	800e092 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e08a:	4b06      	ldr	r3, [pc, #24]	; (800e0a4 <SysTick_Handler+0x3c>)
 800e08c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e090:	601a      	str	r2, [r3, #0]
 800e092:	2300      	movs	r3, #0
 800e094:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800e09c:	bf00      	nop
 800e09e:	3708      	adds	r7, #8
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	bd80      	pop	{r7, pc}
 800e0a4:	e000ed04 	.word	0xe000ed04

0800e0a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e0a8:	b480      	push	{r7}
 800e0aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e0ac:	4b0b      	ldr	r3, [pc, #44]	; (800e0dc <vPortSetupTimerInterrupt+0x34>)
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e0b2:	4b0b      	ldr	r3, [pc, #44]	; (800e0e0 <vPortSetupTimerInterrupt+0x38>)
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e0b8:	4b0a      	ldr	r3, [pc, #40]	; (800e0e4 <vPortSetupTimerInterrupt+0x3c>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	4a0a      	ldr	r2, [pc, #40]	; (800e0e8 <vPortSetupTimerInterrupt+0x40>)
 800e0be:	fba2 2303 	umull	r2, r3, r2, r3
 800e0c2:	099b      	lsrs	r3, r3, #6
 800e0c4:	4a09      	ldr	r2, [pc, #36]	; (800e0ec <vPortSetupTimerInterrupt+0x44>)
 800e0c6:	3b01      	subs	r3, #1
 800e0c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e0ca:	4b04      	ldr	r3, [pc, #16]	; (800e0dc <vPortSetupTimerInterrupt+0x34>)
 800e0cc:	2207      	movs	r2, #7
 800e0ce:	601a      	str	r2, [r3, #0]
}
 800e0d0:	bf00      	nop
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d8:	4770      	bx	lr
 800e0da:	bf00      	nop
 800e0dc:	e000e010 	.word	0xe000e010
 800e0e0:	e000e018 	.word	0xe000e018
 800e0e4:	20000000 	.word	0x20000000
 800e0e8:	10624dd3 	.word	0x10624dd3
 800e0ec:	e000e014 	.word	0xe000e014

0800e0f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e0f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e100 <vPortEnableVFP+0x10>
 800e0f4:	6801      	ldr	r1, [r0, #0]
 800e0f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e0fa:	6001      	str	r1, [r0, #0]
 800e0fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e0fe:	bf00      	nop
 800e100:	e000ed88 	.word	0xe000ed88

0800e104 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e104:	b580      	push	{r7, lr}
 800e106:	b08a      	sub	sp, #40	; 0x28
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e10c:	2300      	movs	r3, #0
 800e10e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e110:	f7ff fafe 	bl	800d710 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e114:	4b57      	ldr	r3, [pc, #348]	; (800e274 <pvPortMalloc+0x170>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d101      	bne.n	800e120 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e11c:	f000 f90c 	bl	800e338 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e120:	4b55      	ldr	r3, [pc, #340]	; (800e278 <pvPortMalloc+0x174>)
 800e122:	681a      	ldr	r2, [r3, #0]
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	4013      	ands	r3, r2
 800e128:	2b00      	cmp	r3, #0
 800e12a:	f040 808c 	bne.w	800e246 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d01c      	beq.n	800e16e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800e134:	2208      	movs	r2, #8
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	4413      	add	r3, r2
 800e13a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f003 0307 	and.w	r3, r3, #7
 800e142:	2b00      	cmp	r3, #0
 800e144:	d013      	beq.n	800e16e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	f023 0307 	bic.w	r3, r3, #7
 800e14c:	3308      	adds	r3, #8
 800e14e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	f003 0307 	and.w	r3, r3, #7
 800e156:	2b00      	cmp	r3, #0
 800e158:	d009      	beq.n	800e16e <pvPortMalloc+0x6a>
	__asm volatile
 800e15a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e15e:	f383 8811 	msr	BASEPRI, r3
 800e162:	f3bf 8f6f 	isb	sy
 800e166:	f3bf 8f4f 	dsb	sy
 800e16a:	617b      	str	r3, [r7, #20]
 800e16c:	e7fe      	b.n	800e16c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	2b00      	cmp	r3, #0
 800e172:	d068      	beq.n	800e246 <pvPortMalloc+0x142>
 800e174:	4b41      	ldr	r3, [pc, #260]	; (800e27c <pvPortMalloc+0x178>)
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	687a      	ldr	r2, [r7, #4]
 800e17a:	429a      	cmp	r2, r3
 800e17c:	d863      	bhi.n	800e246 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e17e:	4b40      	ldr	r3, [pc, #256]	; (800e280 <pvPortMalloc+0x17c>)
 800e180:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e182:	4b3f      	ldr	r3, [pc, #252]	; (800e280 <pvPortMalloc+0x17c>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e188:	e004      	b.n	800e194 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800e18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e18c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e196:	685b      	ldr	r3, [r3, #4]
 800e198:	687a      	ldr	r2, [r7, #4]
 800e19a:	429a      	cmp	r2, r3
 800e19c:	d903      	bls.n	800e1a6 <pvPortMalloc+0xa2>
 800e19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d1f1      	bne.n	800e18a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e1a6:	4b33      	ldr	r3, [pc, #204]	; (800e274 <pvPortMalloc+0x170>)
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1ac:	429a      	cmp	r2, r3
 800e1ae:	d04a      	beq.n	800e246 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e1b0:	6a3b      	ldr	r3, [r7, #32]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	2208      	movs	r2, #8
 800e1b6:	4413      	add	r3, r2
 800e1b8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1bc:	681a      	ldr	r2, [r3, #0]
 800e1be:	6a3b      	ldr	r3, [r7, #32]
 800e1c0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e1c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1c4:	685a      	ldr	r2, [r3, #4]
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	1ad2      	subs	r2, r2, r3
 800e1ca:	2308      	movs	r3, #8
 800e1cc:	005b      	lsls	r3, r3, #1
 800e1ce:	429a      	cmp	r2, r3
 800e1d0:	d91e      	bls.n	800e210 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e1d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	4413      	add	r3, r2
 800e1d8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e1da:	69bb      	ldr	r3, [r7, #24]
 800e1dc:	f003 0307 	and.w	r3, r3, #7
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d009      	beq.n	800e1f8 <pvPortMalloc+0xf4>
 800e1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1e8:	f383 8811 	msr	BASEPRI, r3
 800e1ec:	f3bf 8f6f 	isb	sy
 800e1f0:	f3bf 8f4f 	dsb	sy
 800e1f4:	613b      	str	r3, [r7, #16]
 800e1f6:	e7fe      	b.n	800e1f6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e1f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1fa:	685a      	ldr	r2, [r3, #4]
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	1ad2      	subs	r2, r2, r3
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e20a:	69b8      	ldr	r0, [r7, #24]
 800e20c:	f000 f8f6 	bl	800e3fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e210:	4b1a      	ldr	r3, [pc, #104]	; (800e27c <pvPortMalloc+0x178>)
 800e212:	681a      	ldr	r2, [r3, #0]
 800e214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e216:	685b      	ldr	r3, [r3, #4]
 800e218:	1ad3      	subs	r3, r2, r3
 800e21a:	4a18      	ldr	r2, [pc, #96]	; (800e27c <pvPortMalloc+0x178>)
 800e21c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e21e:	4b17      	ldr	r3, [pc, #92]	; (800e27c <pvPortMalloc+0x178>)
 800e220:	681a      	ldr	r2, [r3, #0]
 800e222:	4b18      	ldr	r3, [pc, #96]	; (800e284 <pvPortMalloc+0x180>)
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	429a      	cmp	r2, r3
 800e228:	d203      	bcs.n	800e232 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e22a:	4b14      	ldr	r3, [pc, #80]	; (800e27c <pvPortMalloc+0x178>)
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	4a15      	ldr	r2, [pc, #84]	; (800e284 <pvPortMalloc+0x180>)
 800e230:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e234:	685a      	ldr	r2, [r3, #4]
 800e236:	4b10      	ldr	r3, [pc, #64]	; (800e278 <pvPortMalloc+0x174>)
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	431a      	orrs	r2, r3
 800e23c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e23e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e242:	2200      	movs	r2, #0
 800e244:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e246:	f7ff fa71 	bl	800d72c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e24a:	69fb      	ldr	r3, [r7, #28]
 800e24c:	f003 0307 	and.w	r3, r3, #7
 800e250:	2b00      	cmp	r3, #0
 800e252:	d009      	beq.n	800e268 <pvPortMalloc+0x164>
 800e254:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e258:	f383 8811 	msr	BASEPRI, r3
 800e25c:	f3bf 8f6f 	isb	sy
 800e260:	f3bf 8f4f 	dsb	sy
 800e264:	60fb      	str	r3, [r7, #12]
 800e266:	e7fe      	b.n	800e266 <pvPortMalloc+0x162>
	return pvReturn;
 800e268:	69fb      	ldr	r3, [r7, #28]
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	3728      	adds	r7, #40	; 0x28
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}
 800e272:	bf00      	nop
 800e274:	20004348 	.word	0x20004348
 800e278:	20004354 	.word	0x20004354
 800e27c:	2000434c 	.word	0x2000434c
 800e280:	20004340 	.word	0x20004340
 800e284:	20004350 	.word	0x20004350

0800e288 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e288:	b580      	push	{r7, lr}
 800e28a:	b086      	sub	sp, #24
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d046      	beq.n	800e328 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e29a:	2308      	movs	r3, #8
 800e29c:	425b      	negs	r3, r3
 800e29e:	697a      	ldr	r2, [r7, #20]
 800e2a0:	4413      	add	r3, r2
 800e2a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e2a4:	697b      	ldr	r3, [r7, #20]
 800e2a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e2a8:	693b      	ldr	r3, [r7, #16]
 800e2aa:	685a      	ldr	r2, [r3, #4]
 800e2ac:	4b20      	ldr	r3, [pc, #128]	; (800e330 <vPortFree+0xa8>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	4013      	ands	r3, r2
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d109      	bne.n	800e2ca <vPortFree+0x42>
 800e2b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2ba:	f383 8811 	msr	BASEPRI, r3
 800e2be:	f3bf 8f6f 	isb	sy
 800e2c2:	f3bf 8f4f 	dsb	sy
 800e2c6:	60fb      	str	r3, [r7, #12]
 800e2c8:	e7fe      	b.n	800e2c8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e2ca:	693b      	ldr	r3, [r7, #16]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d009      	beq.n	800e2e6 <vPortFree+0x5e>
 800e2d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2d6:	f383 8811 	msr	BASEPRI, r3
 800e2da:	f3bf 8f6f 	isb	sy
 800e2de:	f3bf 8f4f 	dsb	sy
 800e2e2:	60bb      	str	r3, [r7, #8]
 800e2e4:	e7fe      	b.n	800e2e4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e2e6:	693b      	ldr	r3, [r7, #16]
 800e2e8:	685a      	ldr	r2, [r3, #4]
 800e2ea:	4b11      	ldr	r3, [pc, #68]	; (800e330 <vPortFree+0xa8>)
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	4013      	ands	r3, r2
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d019      	beq.n	800e328 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e2f4:	693b      	ldr	r3, [r7, #16]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d115      	bne.n	800e328 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	685a      	ldr	r2, [r3, #4]
 800e300:	4b0b      	ldr	r3, [pc, #44]	; (800e330 <vPortFree+0xa8>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	43db      	mvns	r3, r3
 800e306:	401a      	ands	r2, r3
 800e308:	693b      	ldr	r3, [r7, #16]
 800e30a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e30c:	f7ff fa00 	bl	800d710 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e310:	693b      	ldr	r3, [r7, #16]
 800e312:	685a      	ldr	r2, [r3, #4]
 800e314:	4b07      	ldr	r3, [pc, #28]	; (800e334 <vPortFree+0xac>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	4413      	add	r3, r2
 800e31a:	4a06      	ldr	r2, [pc, #24]	; (800e334 <vPortFree+0xac>)
 800e31c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e31e:	6938      	ldr	r0, [r7, #16]
 800e320:	f000 f86c 	bl	800e3fc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e324:	f7ff fa02 	bl	800d72c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e328:	bf00      	nop
 800e32a:	3718      	adds	r7, #24
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	20004354 	.word	0x20004354
 800e334:	2000434c 	.word	0x2000434c

0800e338 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e338:	b480      	push	{r7}
 800e33a:	b085      	sub	sp, #20
 800e33c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e33e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e342:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e344:	4b27      	ldr	r3, [pc, #156]	; (800e3e4 <prvHeapInit+0xac>)
 800e346:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	f003 0307 	and.w	r3, r3, #7
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d00c      	beq.n	800e36c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	3307      	adds	r3, #7
 800e356:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	f023 0307 	bic.w	r3, r3, #7
 800e35e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e360:	68ba      	ldr	r2, [r7, #8]
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	1ad3      	subs	r3, r2, r3
 800e366:	4a1f      	ldr	r2, [pc, #124]	; (800e3e4 <prvHeapInit+0xac>)
 800e368:	4413      	add	r3, r2
 800e36a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e370:	4a1d      	ldr	r2, [pc, #116]	; (800e3e8 <prvHeapInit+0xb0>)
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e376:	4b1c      	ldr	r3, [pc, #112]	; (800e3e8 <prvHeapInit+0xb0>)
 800e378:	2200      	movs	r2, #0
 800e37a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	68ba      	ldr	r2, [r7, #8]
 800e380:	4413      	add	r3, r2
 800e382:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e384:	2208      	movs	r2, #8
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	1a9b      	subs	r3, r3, r2
 800e38a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	f023 0307 	bic.w	r3, r3, #7
 800e392:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	4a15      	ldr	r2, [pc, #84]	; (800e3ec <prvHeapInit+0xb4>)
 800e398:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e39a:	4b14      	ldr	r3, [pc, #80]	; (800e3ec <prvHeapInit+0xb4>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	2200      	movs	r2, #0
 800e3a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e3a2:	4b12      	ldr	r3, [pc, #72]	; (800e3ec <prvHeapInit+0xb4>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	68fa      	ldr	r2, [r7, #12]
 800e3b2:	1ad2      	subs	r2, r2, r3
 800e3b4:	683b      	ldr	r3, [r7, #0]
 800e3b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e3b8:	4b0c      	ldr	r3, [pc, #48]	; (800e3ec <prvHeapInit+0xb4>)
 800e3ba:	681a      	ldr	r2, [r3, #0]
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e3c0:	683b      	ldr	r3, [r7, #0]
 800e3c2:	685b      	ldr	r3, [r3, #4]
 800e3c4:	4a0a      	ldr	r2, [pc, #40]	; (800e3f0 <prvHeapInit+0xb8>)
 800e3c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	685b      	ldr	r3, [r3, #4]
 800e3cc:	4a09      	ldr	r2, [pc, #36]	; (800e3f4 <prvHeapInit+0xbc>)
 800e3ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e3d0:	4b09      	ldr	r3, [pc, #36]	; (800e3f8 <prvHeapInit+0xc0>)
 800e3d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e3d6:	601a      	str	r2, [r3, #0]
}
 800e3d8:	bf00      	nop
 800e3da:	3714      	adds	r7, #20
 800e3dc:	46bd      	mov	sp, r7
 800e3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e2:	4770      	bx	lr
 800e3e4:	20000740 	.word	0x20000740
 800e3e8:	20004340 	.word	0x20004340
 800e3ec:	20004348 	.word	0x20004348
 800e3f0:	20004350 	.word	0x20004350
 800e3f4:	2000434c 	.word	0x2000434c
 800e3f8:	20004354 	.word	0x20004354

0800e3fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e3fc:	b480      	push	{r7}
 800e3fe:	b085      	sub	sp, #20
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e404:	4b28      	ldr	r3, [pc, #160]	; (800e4a8 <prvInsertBlockIntoFreeList+0xac>)
 800e406:	60fb      	str	r3, [r7, #12]
 800e408:	e002      	b.n	800e410 <prvInsertBlockIntoFreeList+0x14>
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	60fb      	str	r3, [r7, #12]
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	687a      	ldr	r2, [r7, #4]
 800e416:	429a      	cmp	r2, r3
 800e418:	d8f7      	bhi.n	800e40a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	685b      	ldr	r3, [r3, #4]
 800e422:	68ba      	ldr	r2, [r7, #8]
 800e424:	4413      	add	r3, r2
 800e426:	687a      	ldr	r2, [r7, #4]
 800e428:	429a      	cmp	r2, r3
 800e42a:	d108      	bne.n	800e43e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	685a      	ldr	r2, [r3, #4]
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	685b      	ldr	r3, [r3, #4]
 800e434:	441a      	add	r2, r3
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	685b      	ldr	r3, [r3, #4]
 800e446:	68ba      	ldr	r2, [r7, #8]
 800e448:	441a      	add	r2, r3
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	429a      	cmp	r2, r3
 800e450:	d118      	bne.n	800e484 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	681a      	ldr	r2, [r3, #0]
 800e456:	4b15      	ldr	r3, [pc, #84]	; (800e4ac <prvInsertBlockIntoFreeList+0xb0>)
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	429a      	cmp	r2, r3
 800e45c:	d00d      	beq.n	800e47a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	685a      	ldr	r2, [r3, #4]
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	685b      	ldr	r3, [r3, #4]
 800e468:	441a      	add	r2, r3
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	681a      	ldr	r2, [r3, #0]
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	601a      	str	r2, [r3, #0]
 800e478:	e008      	b.n	800e48c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e47a:	4b0c      	ldr	r3, [pc, #48]	; (800e4ac <prvInsertBlockIntoFreeList+0xb0>)
 800e47c:	681a      	ldr	r2, [r3, #0]
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	601a      	str	r2, [r3, #0]
 800e482:	e003      	b.n	800e48c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	681a      	ldr	r2, [r3, #0]
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e48c:	68fa      	ldr	r2, [r7, #12]
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	429a      	cmp	r2, r3
 800e492:	d002      	beq.n	800e49a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	687a      	ldr	r2, [r7, #4]
 800e498:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e49a:	bf00      	nop
 800e49c:	3714      	adds	r7, #20
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a4:	4770      	bx	lr
 800e4a6:	bf00      	nop
 800e4a8:	20004340 	.word	0x20004340
 800e4ac:	20004348 	.word	0x20004348

0800e4b0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	4912      	ldr	r1, [pc, #72]	; (800e500 <MX_USB_DEVICE_Init+0x50>)
 800e4b8:	4812      	ldr	r0, [pc, #72]	; (800e504 <MX_USB_DEVICE_Init+0x54>)
 800e4ba:	f7fd fc49 	bl	800bd50 <USBD_Init>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d001      	beq.n	800e4c8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e4c4:	f7f5 f85e 	bl	8003584 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e4c8:	490f      	ldr	r1, [pc, #60]	; (800e508 <MX_USB_DEVICE_Init+0x58>)
 800e4ca:	480e      	ldr	r0, [pc, #56]	; (800e504 <MX_USB_DEVICE_Init+0x54>)
 800e4cc:	f7fd fc76 	bl	800bdbc <USBD_RegisterClass>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d001      	beq.n	800e4da <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e4d6:	f7f5 f855 	bl	8003584 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e4da:	490c      	ldr	r1, [pc, #48]	; (800e50c <MX_USB_DEVICE_Init+0x5c>)
 800e4dc:	4809      	ldr	r0, [pc, #36]	; (800e504 <MX_USB_DEVICE_Init+0x54>)
 800e4de:	f7fd fb9b 	bl	800bc18 <USBD_CDC_RegisterInterface>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d001      	beq.n	800e4ec <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e4e8:	f7f5 f84c 	bl	8003584 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e4ec:	4805      	ldr	r0, [pc, #20]	; (800e504 <MX_USB_DEVICE_Init+0x54>)
 800e4ee:	f7fd fc86 	bl	800bdfe <USBD_Start>
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d001      	beq.n	800e4fc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e4f8:	f7f5 f844 	bl	8003584 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e4fc:	bf00      	nop
 800e4fe:	bd80      	pop	{r7, pc}
 800e500:	20000154 	.word	0x20000154
 800e504:	20004a4c 	.word	0x20004a4c
 800e508:	20000030 	.word	0x20000030
 800e50c:	20000140 	.word	0x20000140

0800e510 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e510:	b580      	push	{r7, lr}
 800e512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e514:	2200      	movs	r2, #0
 800e516:	4905      	ldr	r1, [pc, #20]	; (800e52c <CDC_Init_FS+0x1c>)
 800e518:	4805      	ldr	r0, [pc, #20]	; (800e530 <CDC_Init_FS+0x20>)
 800e51a:	f7fd fb92 	bl	800bc42 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e51e:	4905      	ldr	r1, [pc, #20]	; (800e534 <CDC_Init_FS+0x24>)
 800e520:	4803      	ldr	r0, [pc, #12]	; (800e530 <CDC_Init_FS+0x20>)
 800e522:	f7fd fba7 	bl	800bc74 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e526:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e528:	4618      	mov	r0, r3
 800e52a:	bd80      	pop	{r7, pc}
 800e52c:	2000551c 	.word	0x2000551c
 800e530:	20004a4c 	.word	0x20004a4c
 800e534:	20004d1c 	.word	0x20004d1c

0800e538 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e538:	b480      	push	{r7}
 800e53a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e53c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e53e:	4618      	mov	r0, r3
 800e540:	46bd      	mov	sp, r7
 800e542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e546:	4770      	bx	lr

0800e548 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e548:	b480      	push	{r7}
 800e54a:	b083      	sub	sp, #12
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	4603      	mov	r3, r0
 800e550:	6039      	str	r1, [r7, #0]
 800e552:	71fb      	strb	r3, [r7, #7]
 800e554:	4613      	mov	r3, r2
 800e556:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e558:	79fb      	ldrb	r3, [r7, #7]
 800e55a:	2b23      	cmp	r3, #35	; 0x23
 800e55c:	d85c      	bhi.n	800e618 <CDC_Control_FS+0xd0>
 800e55e:	a201      	add	r2, pc, #4	; (adr r2, 800e564 <CDC_Control_FS+0x1c>)
 800e560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e564:	0800e619 	.word	0x0800e619
 800e568:	0800e619 	.word	0x0800e619
 800e56c:	0800e619 	.word	0x0800e619
 800e570:	0800e619 	.word	0x0800e619
 800e574:	0800e619 	.word	0x0800e619
 800e578:	0800e619 	.word	0x0800e619
 800e57c:	0800e619 	.word	0x0800e619
 800e580:	0800e619 	.word	0x0800e619
 800e584:	0800e619 	.word	0x0800e619
 800e588:	0800e619 	.word	0x0800e619
 800e58c:	0800e619 	.word	0x0800e619
 800e590:	0800e619 	.word	0x0800e619
 800e594:	0800e619 	.word	0x0800e619
 800e598:	0800e619 	.word	0x0800e619
 800e59c:	0800e619 	.word	0x0800e619
 800e5a0:	0800e619 	.word	0x0800e619
 800e5a4:	0800e619 	.word	0x0800e619
 800e5a8:	0800e619 	.word	0x0800e619
 800e5ac:	0800e619 	.word	0x0800e619
 800e5b0:	0800e619 	.word	0x0800e619
 800e5b4:	0800e619 	.word	0x0800e619
 800e5b8:	0800e619 	.word	0x0800e619
 800e5bc:	0800e619 	.word	0x0800e619
 800e5c0:	0800e619 	.word	0x0800e619
 800e5c4:	0800e619 	.word	0x0800e619
 800e5c8:	0800e619 	.word	0x0800e619
 800e5cc:	0800e619 	.word	0x0800e619
 800e5d0:	0800e619 	.word	0x0800e619
 800e5d4:	0800e619 	.word	0x0800e619
 800e5d8:	0800e619 	.word	0x0800e619
 800e5dc:	0800e619 	.word	0x0800e619
 800e5e0:	0800e619 	.word	0x0800e619
 800e5e4:	0800e5f5 	.word	0x0800e5f5
 800e5e8:	0800e607 	.word	0x0800e607
 800e5ec:	0800e619 	.word	0x0800e619
 800e5f0:	0800e619 	.word	0x0800e619
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
        memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800e5f4:	4b0c      	ldr	r3, [pc, #48]	; (800e628 <CDC_Control_FS+0xe0>)
 800e5f6:	683a      	ldr	r2, [r7, #0]
 800e5f8:	6810      	ldr	r0, [r2, #0]
 800e5fa:	6018      	str	r0, [r3, #0]
 800e5fc:	8891      	ldrh	r1, [r2, #4]
 800e5fe:	7992      	ldrb	r2, [r2, #6]
 800e600:	8099      	strh	r1, [r3, #4]
 800e602:	719a      	strb	r2, [r3, #6]
    break;
 800e604:	e009      	b.n	800e61a <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
        memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	4a07      	ldr	r2, [pc, #28]	; (800e628 <CDC_Control_FS+0xe0>)
 800e60a:	6810      	ldr	r0, [r2, #0]
 800e60c:	6018      	str	r0, [r3, #0]
 800e60e:	8891      	ldrh	r1, [r2, #4]
 800e610:	7992      	ldrb	r2, [r2, #6]
 800e612:	8099      	strh	r1, [r3, #4]
 800e614:	719a      	strb	r2, [r3, #6]
    break;
 800e616:	e000      	b.n	800e61a <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e618:	bf00      	nop
  }

  return (USBD_OK);
 800e61a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	370c      	adds	r7, #12
 800e620:	46bd      	mov	sp, r7
 800e622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e626:	4770      	bx	lr
 800e628:	20000138 	.word	0x20000138

0800e62c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b082      	sub	sp, #8
 800e630:	af00      	add	r7, sp, #0
 800e632:	6078      	str	r0, [r7, #4]
 800e634:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e636:	6879      	ldr	r1, [r7, #4]
 800e638:	4805      	ldr	r0, [pc, #20]	; (800e650 <CDC_Receive_FS+0x24>)
 800e63a:	f7fd fb1b 	bl	800bc74 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e63e:	4804      	ldr	r0, [pc, #16]	; (800e650 <CDC_Receive_FS+0x24>)
 800e640:	f7fd fb5c 	bl	800bcfc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e644:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e646:	4618      	mov	r0, r3
 800e648:	3708      	adds	r7, #8
 800e64a:	46bd      	mov	sp, r7
 800e64c:	bd80      	pop	{r7, pc}
 800e64e:	bf00      	nop
 800e650:	20004a4c 	.word	0x20004a4c

0800e654 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e654:	b580      	push	{r7, lr}
 800e656:	b084      	sub	sp, #16
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	460b      	mov	r3, r1
 800e65e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e660:	2300      	movs	r3, #0
 800e662:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e664:	4b0d      	ldr	r3, [pc, #52]	; (800e69c <CDC_Transmit_FS+0x48>)
 800e666:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e66a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e66c:	68bb      	ldr	r3, [r7, #8]
 800e66e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e672:	2b00      	cmp	r3, #0
 800e674:	d001      	beq.n	800e67a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e676:	2301      	movs	r3, #1
 800e678:	e00b      	b.n	800e692 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e67a:	887b      	ldrh	r3, [r7, #2]
 800e67c:	461a      	mov	r2, r3
 800e67e:	6879      	ldr	r1, [r7, #4]
 800e680:	4806      	ldr	r0, [pc, #24]	; (800e69c <CDC_Transmit_FS+0x48>)
 800e682:	f7fd fade 	bl	800bc42 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e686:	4805      	ldr	r0, [pc, #20]	; (800e69c <CDC_Transmit_FS+0x48>)
 800e688:	f7fd fb08 	bl	800bc9c <USBD_CDC_TransmitPacket>
 800e68c:	4603      	mov	r3, r0
 800e68e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e690:	7bfb      	ldrb	r3, [r7, #15]
}
 800e692:	4618      	mov	r0, r3
 800e694:	3710      	adds	r7, #16
 800e696:	46bd      	mov	sp, r7
 800e698:	bd80      	pop	{r7, pc}
 800e69a:	bf00      	nop
 800e69c:	20004a4c 	.word	0x20004a4c

0800e6a0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e6a0:	b480      	push	{r7}
 800e6a2:	b087      	sub	sp, #28
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	60f8      	str	r0, [r7, #12]
 800e6a8:	60b9      	str	r1, [r7, #8]
 800e6aa:	4613      	mov	r3, r2
 800e6ac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e6b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	371c      	adds	r7, #28
 800e6ba:	46bd      	mov	sp, r7
 800e6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c0:	4770      	bx	lr
	...

0800e6c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6c4:	b480      	push	{r7}
 800e6c6:	b083      	sub	sp, #12
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	4603      	mov	r3, r0
 800e6cc:	6039      	str	r1, [r7, #0]
 800e6ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	2212      	movs	r2, #18
 800e6d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e6d6:	4b03      	ldr	r3, [pc, #12]	; (800e6e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	370c      	adds	r7, #12
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e2:	4770      	bx	lr
 800e6e4:	20000174 	.word	0x20000174

0800e6e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6e8:	b480      	push	{r7}
 800e6ea:	b083      	sub	sp, #12
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	6039      	str	r1, [r7, #0]
 800e6f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	2204      	movs	r2, #4
 800e6f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e6fa:	4b03      	ldr	r3, [pc, #12]	; (800e708 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	370c      	adds	r7, #12
 800e700:	46bd      	mov	sp, r7
 800e702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e706:	4770      	bx	lr
 800e708:	20000194 	.word	0x20000194

0800e70c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b082      	sub	sp, #8
 800e710:	af00      	add	r7, sp, #0
 800e712:	4603      	mov	r3, r0
 800e714:	6039      	str	r1, [r7, #0]
 800e716:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e718:	79fb      	ldrb	r3, [r7, #7]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d105      	bne.n	800e72a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e71e:	683a      	ldr	r2, [r7, #0]
 800e720:	4907      	ldr	r1, [pc, #28]	; (800e740 <USBD_FS_ProductStrDescriptor+0x34>)
 800e722:	4808      	ldr	r0, [pc, #32]	; (800e744 <USBD_FS_ProductStrDescriptor+0x38>)
 800e724:	f7fe fb63 	bl	800cdee <USBD_GetString>
 800e728:	e004      	b.n	800e734 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e72a:	683a      	ldr	r2, [r7, #0]
 800e72c:	4904      	ldr	r1, [pc, #16]	; (800e740 <USBD_FS_ProductStrDescriptor+0x34>)
 800e72e:	4805      	ldr	r0, [pc, #20]	; (800e744 <USBD_FS_ProductStrDescriptor+0x38>)
 800e730:	f7fe fb5d 	bl	800cdee <USBD_GetString>
  }
  return USBD_StrDesc;
 800e734:	4b02      	ldr	r3, [pc, #8]	; (800e740 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e736:	4618      	mov	r0, r3
 800e738:	3708      	adds	r7, #8
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}
 800e73e:	bf00      	nop
 800e740:	20005d1c 	.word	0x20005d1c
 800e744:	08013d30 	.word	0x08013d30

0800e748 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b082      	sub	sp, #8
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	4603      	mov	r3, r0
 800e750:	6039      	str	r1, [r7, #0]
 800e752:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e754:	683a      	ldr	r2, [r7, #0]
 800e756:	4904      	ldr	r1, [pc, #16]	; (800e768 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e758:	4804      	ldr	r0, [pc, #16]	; (800e76c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e75a:	f7fe fb48 	bl	800cdee <USBD_GetString>
  return USBD_StrDesc;
 800e75e:	4b02      	ldr	r3, [pc, #8]	; (800e768 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e760:	4618      	mov	r0, r3
 800e762:	3708      	adds	r7, #8
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}
 800e768:	20005d1c 	.word	0x20005d1c
 800e76c:	08013d48 	.word	0x08013d48

0800e770 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e770:	b580      	push	{r7, lr}
 800e772:	b082      	sub	sp, #8
 800e774:	af00      	add	r7, sp, #0
 800e776:	4603      	mov	r3, r0
 800e778:	6039      	str	r1, [r7, #0]
 800e77a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	221a      	movs	r2, #26
 800e780:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e782:	f000 f855 	bl	800e830 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e786:	4b02      	ldr	r3, [pc, #8]	; (800e790 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e788:	4618      	mov	r0, r3
 800e78a:	3708      	adds	r7, #8
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd80      	pop	{r7, pc}
 800e790:	20000198 	.word	0x20000198

0800e794 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b082      	sub	sp, #8
 800e798:	af00      	add	r7, sp, #0
 800e79a:	4603      	mov	r3, r0
 800e79c:	6039      	str	r1, [r7, #0]
 800e79e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e7a0:	79fb      	ldrb	r3, [r7, #7]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d105      	bne.n	800e7b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e7a6:	683a      	ldr	r2, [r7, #0]
 800e7a8:	4907      	ldr	r1, [pc, #28]	; (800e7c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e7aa:	4808      	ldr	r0, [pc, #32]	; (800e7cc <USBD_FS_ConfigStrDescriptor+0x38>)
 800e7ac:	f7fe fb1f 	bl	800cdee <USBD_GetString>
 800e7b0:	e004      	b.n	800e7bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e7b2:	683a      	ldr	r2, [r7, #0]
 800e7b4:	4904      	ldr	r1, [pc, #16]	; (800e7c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e7b6:	4805      	ldr	r0, [pc, #20]	; (800e7cc <USBD_FS_ConfigStrDescriptor+0x38>)
 800e7b8:	f7fe fb19 	bl	800cdee <USBD_GetString>
  }
  return USBD_StrDesc;
 800e7bc:	4b02      	ldr	r3, [pc, #8]	; (800e7c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	3708      	adds	r7, #8
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}
 800e7c6:	bf00      	nop
 800e7c8:	20005d1c 	.word	0x20005d1c
 800e7cc:	08013d5c 	.word	0x08013d5c

0800e7d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b082      	sub	sp, #8
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	6039      	str	r1, [r7, #0]
 800e7da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e7dc:	79fb      	ldrb	r3, [r7, #7]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d105      	bne.n	800e7ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e7e2:	683a      	ldr	r2, [r7, #0]
 800e7e4:	4907      	ldr	r1, [pc, #28]	; (800e804 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e7e6:	4808      	ldr	r0, [pc, #32]	; (800e808 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e7e8:	f7fe fb01 	bl	800cdee <USBD_GetString>
 800e7ec:	e004      	b.n	800e7f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e7ee:	683a      	ldr	r2, [r7, #0]
 800e7f0:	4904      	ldr	r1, [pc, #16]	; (800e804 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e7f2:	4805      	ldr	r0, [pc, #20]	; (800e808 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e7f4:	f7fe fafb 	bl	800cdee <USBD_GetString>
  }
  return USBD_StrDesc;
 800e7f8:	4b02      	ldr	r3, [pc, #8]	; (800e804 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	3708      	adds	r7, #8
 800e7fe:	46bd      	mov	sp, r7
 800e800:	bd80      	pop	{r7, pc}
 800e802:	bf00      	nop
 800e804:	20005d1c 	.word	0x20005d1c
 800e808:	08013d68 	.word	0x08013d68

0800e80c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e80c:	b480      	push	{r7}
 800e80e:	b083      	sub	sp, #12
 800e810:	af00      	add	r7, sp, #0
 800e812:	4603      	mov	r3, r0
 800e814:	6039      	str	r1, [r7, #0]
 800e816:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	220c      	movs	r2, #12
 800e81c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800e81e:	4b03      	ldr	r3, [pc, #12]	; (800e82c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800e820:	4618      	mov	r0, r3
 800e822:	370c      	adds	r7, #12
 800e824:	46bd      	mov	sp, r7
 800e826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82a:	4770      	bx	lr
 800e82c:	20000188 	.word	0x20000188

0800e830 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b084      	sub	sp, #16
 800e834:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e836:	4b0f      	ldr	r3, [pc, #60]	; (800e874 <Get_SerialNum+0x44>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e83c:	4b0e      	ldr	r3, [pc, #56]	; (800e878 <Get_SerialNum+0x48>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e842:	4b0e      	ldr	r3, [pc, #56]	; (800e87c <Get_SerialNum+0x4c>)
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e848:	68fa      	ldr	r2, [r7, #12]
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	4413      	add	r3, r2
 800e84e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d009      	beq.n	800e86a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e856:	2208      	movs	r2, #8
 800e858:	4909      	ldr	r1, [pc, #36]	; (800e880 <Get_SerialNum+0x50>)
 800e85a:	68f8      	ldr	r0, [r7, #12]
 800e85c:	f000 f814 	bl	800e888 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e860:	2204      	movs	r2, #4
 800e862:	4908      	ldr	r1, [pc, #32]	; (800e884 <Get_SerialNum+0x54>)
 800e864:	68b8      	ldr	r0, [r7, #8]
 800e866:	f000 f80f 	bl	800e888 <IntToUnicode>
  }
}
 800e86a:	bf00      	nop
 800e86c:	3710      	adds	r7, #16
 800e86e:	46bd      	mov	sp, r7
 800e870:	bd80      	pop	{r7, pc}
 800e872:	bf00      	nop
 800e874:	1fff7a10 	.word	0x1fff7a10
 800e878:	1fff7a14 	.word	0x1fff7a14
 800e87c:	1fff7a18 	.word	0x1fff7a18
 800e880:	2000019a 	.word	0x2000019a
 800e884:	200001aa 	.word	0x200001aa

0800e888 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e888:	b480      	push	{r7}
 800e88a:	b087      	sub	sp, #28
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	60f8      	str	r0, [r7, #12]
 800e890:	60b9      	str	r1, [r7, #8]
 800e892:	4613      	mov	r3, r2
 800e894:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e896:	2300      	movs	r3, #0
 800e898:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e89a:	2300      	movs	r3, #0
 800e89c:	75fb      	strb	r3, [r7, #23]
 800e89e:	e027      	b.n	800e8f0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	0f1b      	lsrs	r3, r3, #28
 800e8a4:	2b09      	cmp	r3, #9
 800e8a6:	d80b      	bhi.n	800e8c0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	0f1b      	lsrs	r3, r3, #28
 800e8ac:	b2da      	uxtb	r2, r3
 800e8ae:	7dfb      	ldrb	r3, [r7, #23]
 800e8b0:	005b      	lsls	r3, r3, #1
 800e8b2:	4619      	mov	r1, r3
 800e8b4:	68bb      	ldr	r3, [r7, #8]
 800e8b6:	440b      	add	r3, r1
 800e8b8:	3230      	adds	r2, #48	; 0x30
 800e8ba:	b2d2      	uxtb	r2, r2
 800e8bc:	701a      	strb	r2, [r3, #0]
 800e8be:	e00a      	b.n	800e8d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	0f1b      	lsrs	r3, r3, #28
 800e8c4:	b2da      	uxtb	r2, r3
 800e8c6:	7dfb      	ldrb	r3, [r7, #23]
 800e8c8:	005b      	lsls	r3, r3, #1
 800e8ca:	4619      	mov	r1, r3
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	440b      	add	r3, r1
 800e8d0:	3237      	adds	r2, #55	; 0x37
 800e8d2:	b2d2      	uxtb	r2, r2
 800e8d4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	011b      	lsls	r3, r3, #4
 800e8da:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e8dc:	7dfb      	ldrb	r3, [r7, #23]
 800e8de:	005b      	lsls	r3, r3, #1
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	68ba      	ldr	r2, [r7, #8]
 800e8e4:	4413      	add	r3, r2
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e8ea:	7dfb      	ldrb	r3, [r7, #23]
 800e8ec:	3301      	adds	r3, #1
 800e8ee:	75fb      	strb	r3, [r7, #23]
 800e8f0:	7dfa      	ldrb	r2, [r7, #23]
 800e8f2:	79fb      	ldrb	r3, [r7, #7]
 800e8f4:	429a      	cmp	r2, r3
 800e8f6:	d3d3      	bcc.n	800e8a0 <IntToUnicode+0x18>
  }
}
 800e8f8:	bf00      	nop
 800e8fa:	371c      	adds	r7, #28
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e902:	4770      	bx	lr

0800e904 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b08a      	sub	sp, #40	; 0x28
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e90c:	f107 0314 	add.w	r3, r7, #20
 800e910:	2200      	movs	r2, #0
 800e912:	601a      	str	r2, [r3, #0]
 800e914:	605a      	str	r2, [r3, #4]
 800e916:	609a      	str	r2, [r3, #8]
 800e918:	60da      	str	r2, [r3, #12]
 800e91a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e924:	d13a      	bne.n	800e99c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e926:	2300      	movs	r3, #0
 800e928:	613b      	str	r3, [r7, #16]
 800e92a:	4b1e      	ldr	r3, [pc, #120]	; (800e9a4 <HAL_PCD_MspInit+0xa0>)
 800e92c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e92e:	4a1d      	ldr	r2, [pc, #116]	; (800e9a4 <HAL_PCD_MspInit+0xa0>)
 800e930:	f043 0301 	orr.w	r3, r3, #1
 800e934:	6313      	str	r3, [r2, #48]	; 0x30
 800e936:	4b1b      	ldr	r3, [pc, #108]	; (800e9a4 <HAL_PCD_MspInit+0xa0>)
 800e938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e93a:	f003 0301 	and.w	r3, r3, #1
 800e93e:	613b      	str	r3, [r7, #16]
 800e940:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e942:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e946:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e948:	2302      	movs	r3, #2
 800e94a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e94c:	2300      	movs	r3, #0
 800e94e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e950:	2303      	movs	r3, #3
 800e952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e954:	230a      	movs	r3, #10
 800e956:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e958:	f107 0314 	add.w	r3, r7, #20
 800e95c:	4619      	mov	r1, r3
 800e95e:	4812      	ldr	r0, [pc, #72]	; (800e9a8 <HAL_PCD_MspInit+0xa4>)
 800e960:	f7f5 ffa4 	bl	80048ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e964:	4b0f      	ldr	r3, [pc, #60]	; (800e9a4 <HAL_PCD_MspInit+0xa0>)
 800e966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e968:	4a0e      	ldr	r2, [pc, #56]	; (800e9a4 <HAL_PCD_MspInit+0xa0>)
 800e96a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e96e:	6353      	str	r3, [r2, #52]	; 0x34
 800e970:	2300      	movs	r3, #0
 800e972:	60fb      	str	r3, [r7, #12]
 800e974:	4b0b      	ldr	r3, [pc, #44]	; (800e9a4 <HAL_PCD_MspInit+0xa0>)
 800e976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e978:	4a0a      	ldr	r2, [pc, #40]	; (800e9a4 <HAL_PCD_MspInit+0xa0>)
 800e97a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e97e:	6453      	str	r3, [r2, #68]	; 0x44
 800e980:	4b08      	ldr	r3, [pc, #32]	; (800e9a4 <HAL_PCD_MspInit+0xa0>)
 800e982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e984:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e988:	60fb      	str	r3, [r7, #12]
 800e98a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e98c:	2200      	movs	r2, #0
 800e98e:	2105      	movs	r1, #5
 800e990:	2043      	movs	r0, #67	; 0x43
 800e992:	f7f5 ff61 	bl	8004858 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e996:	2043      	movs	r0, #67	; 0x43
 800e998:	f7f5 ff7a 	bl	8004890 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e99c:	bf00      	nop
 800e99e:	3728      	adds	r7, #40	; 0x28
 800e9a0:	46bd      	mov	sp, r7
 800e9a2:	bd80      	pop	{r7, pc}
 800e9a4:	40023800 	.word	0x40023800
 800e9a8:	40020000 	.word	0x40020000

0800e9ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9ac:	b580      	push	{r7, lr}
 800e9ae:	b082      	sub	sp, #8
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800e9c0:	4619      	mov	r1, r3
 800e9c2:	4610      	mov	r0, r2
 800e9c4:	f7fd fa66 	bl	800be94 <USBD_LL_SetupStage>
}
 800e9c8:	bf00      	nop
 800e9ca:	3708      	adds	r7, #8
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	bd80      	pop	{r7, pc}

0800e9d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b082      	sub	sp, #8
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	6078      	str	r0, [r7, #4]
 800e9d8:	460b      	mov	r3, r1
 800e9da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e9e2:	78fa      	ldrb	r2, [r7, #3]
 800e9e4:	6879      	ldr	r1, [r7, #4]
 800e9e6:	4613      	mov	r3, r2
 800e9e8:	00db      	lsls	r3, r3, #3
 800e9ea:	1a9b      	subs	r3, r3, r2
 800e9ec:	009b      	lsls	r3, r3, #2
 800e9ee:	440b      	add	r3, r1
 800e9f0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e9f4:	681a      	ldr	r2, [r3, #0]
 800e9f6:	78fb      	ldrb	r3, [r7, #3]
 800e9f8:	4619      	mov	r1, r3
 800e9fa:	f7fd fa9e 	bl	800bf3a <USBD_LL_DataOutStage>
}
 800e9fe:	bf00      	nop
 800ea00:	3708      	adds	r7, #8
 800ea02:	46bd      	mov	sp, r7
 800ea04:	bd80      	pop	{r7, pc}

0800ea06 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea06:	b580      	push	{r7, lr}
 800ea08:	b082      	sub	sp, #8
 800ea0a:	af00      	add	r7, sp, #0
 800ea0c:	6078      	str	r0, [r7, #4]
 800ea0e:	460b      	mov	r3, r1
 800ea10:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ea18:	78fa      	ldrb	r2, [r7, #3]
 800ea1a:	6879      	ldr	r1, [r7, #4]
 800ea1c:	4613      	mov	r3, r2
 800ea1e:	00db      	lsls	r3, r3, #3
 800ea20:	1a9b      	subs	r3, r3, r2
 800ea22:	009b      	lsls	r3, r3, #2
 800ea24:	440b      	add	r3, r1
 800ea26:	3348      	adds	r3, #72	; 0x48
 800ea28:	681a      	ldr	r2, [r3, #0]
 800ea2a:	78fb      	ldrb	r3, [r7, #3]
 800ea2c:	4619      	mov	r1, r3
 800ea2e:	f7fd fae7 	bl	800c000 <USBD_LL_DataInStage>
}
 800ea32:	bf00      	nop
 800ea34:	3708      	adds	r7, #8
 800ea36:	46bd      	mov	sp, r7
 800ea38:	bd80      	pop	{r7, pc}

0800ea3a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea3a:	b580      	push	{r7, lr}
 800ea3c:	b082      	sub	sp, #8
 800ea3e:	af00      	add	r7, sp, #0
 800ea40:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ea48:	4618      	mov	r0, r3
 800ea4a:	f7fd fbeb 	bl	800c224 <USBD_LL_SOF>
}
 800ea4e:	bf00      	nop
 800ea50:	3708      	adds	r7, #8
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd80      	pop	{r7, pc}

0800ea56 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea56:	b580      	push	{r7, lr}
 800ea58:	b084      	sub	sp, #16
 800ea5a:	af00      	add	r7, sp, #0
 800ea5c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ea5e:	2301      	movs	r3, #1
 800ea60:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	68db      	ldr	r3, [r3, #12]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d102      	bne.n	800ea70 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	73fb      	strb	r3, [r7, #15]
 800ea6e:	e008      	b.n	800ea82 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	68db      	ldr	r3, [r3, #12]
 800ea74:	2b02      	cmp	r3, #2
 800ea76:	d102      	bne.n	800ea7e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ea78:	2301      	movs	r3, #1
 800ea7a:	73fb      	strb	r3, [r7, #15]
 800ea7c:	e001      	b.n	800ea82 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ea7e:	f7f4 fd81 	bl	8003584 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ea88:	7bfa      	ldrb	r2, [r7, #15]
 800ea8a:	4611      	mov	r1, r2
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	f7fd fb8e 	bl	800c1ae <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ea98:	4618      	mov	r0, r3
 800ea9a:	f7fd fb47 	bl	800c12c <USBD_LL_Reset>
}
 800ea9e:	bf00      	nop
 800eaa0:	3710      	adds	r7, #16
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bd80      	pop	{r7, pc}
	...

0800eaa8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b082      	sub	sp, #8
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eab6:	4618      	mov	r0, r3
 800eab8:	f7fd fb89 	bl	800c1ce <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	687a      	ldr	r2, [r7, #4]
 800eac8:	6812      	ldr	r2, [r2, #0]
 800eaca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800eace:	f043 0301 	orr.w	r3, r3, #1
 800ead2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	6a1b      	ldr	r3, [r3, #32]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d005      	beq.n	800eae8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eadc:	4b04      	ldr	r3, [pc, #16]	; (800eaf0 <HAL_PCD_SuspendCallback+0x48>)
 800eade:	691b      	ldr	r3, [r3, #16]
 800eae0:	4a03      	ldr	r2, [pc, #12]	; (800eaf0 <HAL_PCD_SuspendCallback+0x48>)
 800eae2:	f043 0306 	orr.w	r3, r3, #6
 800eae6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800eae8:	bf00      	nop
 800eaea:	3708      	adds	r7, #8
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}
 800eaf0:	e000ed00 	.word	0xe000ed00

0800eaf4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b082      	sub	sp, #8
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eb02:	4618      	mov	r0, r3
 800eb04:	f7fd fb78 	bl	800c1f8 <USBD_LL_Resume>
}
 800eb08:	bf00      	nop
 800eb0a:	3708      	adds	r7, #8
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b082      	sub	sp, #8
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
 800eb18:	460b      	mov	r3, r1
 800eb1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eb22:	78fa      	ldrb	r2, [r7, #3]
 800eb24:	4611      	mov	r1, r2
 800eb26:	4618      	mov	r0, r3
 800eb28:	f7fd fba3 	bl	800c272 <USBD_LL_IsoOUTIncomplete>
}
 800eb2c:	bf00      	nop
 800eb2e:	3708      	adds	r7, #8
 800eb30:	46bd      	mov	sp, r7
 800eb32:	bd80      	pop	{r7, pc}

0800eb34 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	b082      	sub	sp, #8
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	6078      	str	r0, [r7, #4]
 800eb3c:	460b      	mov	r3, r1
 800eb3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eb46:	78fa      	ldrb	r2, [r7, #3]
 800eb48:	4611      	mov	r1, r2
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	f7fd fb84 	bl	800c258 <USBD_LL_IsoINIncomplete>
}
 800eb50:	bf00      	nop
 800eb52:	3708      	adds	r7, #8
 800eb54:	46bd      	mov	sp, r7
 800eb56:	bd80      	pop	{r7, pc}

0800eb58 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b082      	sub	sp, #8
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eb66:	4618      	mov	r0, r3
 800eb68:	f7fd fb90 	bl	800c28c <USBD_LL_DevConnected>
}
 800eb6c:	bf00      	nop
 800eb6e:	3708      	adds	r7, #8
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}

0800eb74 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b082      	sub	sp, #8
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eb82:	4618      	mov	r0, r3
 800eb84:	f7fd fb8d 	bl	800c2a2 <USBD_LL_DevDisconnected>
}
 800eb88:	bf00      	nop
 800eb8a:	3708      	adds	r7, #8
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}

0800eb90 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b082      	sub	sp, #8
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	781b      	ldrb	r3, [r3, #0]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d13c      	bne.n	800ec1a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800eba0:	4a20      	ldr	r2, [pc, #128]	; (800ec24 <USBD_LL_Init+0x94>)
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	4a1e      	ldr	r2, [pc, #120]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebac:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ebb0:	4b1c      	ldr	r3, [pc, #112]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebb2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ebb6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800ebb8:	4b1a      	ldr	r3, [pc, #104]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebba:	2206      	movs	r2, #6
 800ebbc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ebbe:	4b19      	ldr	r3, [pc, #100]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebc0:	2202      	movs	r2, #2
 800ebc2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ebc4:	4b17      	ldr	r3, [pc, #92]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ebca:	4b16      	ldr	r3, [pc, #88]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebcc:	2202      	movs	r2, #2
 800ebce:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ebd0:	4b14      	ldr	r3, [pc, #80]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ebd6:	4b13      	ldr	r3, [pc, #76]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebd8:	2200      	movs	r2, #0
 800ebda:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ebdc:	4b11      	ldr	r3, [pc, #68]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebde:	2200      	movs	r2, #0
 800ebe0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ebe2:	4b10      	ldr	r3, [pc, #64]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ebe8:	4b0e      	ldr	r3, [pc, #56]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebea:	2200      	movs	r2, #0
 800ebec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ebee:	480d      	ldr	r0, [pc, #52]	; (800ec24 <USBD_LL_Init+0x94>)
 800ebf0:	f7f6 ffbb 	bl	8005b6a <HAL_PCD_Init>
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d001      	beq.n	800ebfe <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ebfa:	f7f4 fcc3 	bl	8003584 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ebfe:	2180      	movs	r1, #128	; 0x80
 800ec00:	4808      	ldr	r0, [pc, #32]	; (800ec24 <USBD_LL_Init+0x94>)
 800ec02:	f7f8 f94c 	bl	8006e9e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ec06:	2240      	movs	r2, #64	; 0x40
 800ec08:	2100      	movs	r1, #0
 800ec0a:	4806      	ldr	r0, [pc, #24]	; (800ec24 <USBD_LL_Init+0x94>)
 800ec0c:	f7f8 f900 	bl	8006e10 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ec10:	2280      	movs	r2, #128	; 0x80
 800ec12:	2101      	movs	r1, #1
 800ec14:	4803      	ldr	r0, [pc, #12]	; (800ec24 <USBD_LL_Init+0x94>)
 800ec16:	f7f8 f8fb 	bl	8006e10 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ec1a:	2300      	movs	r3, #0
}
 800ec1c:	4618      	mov	r0, r3
 800ec1e:	3708      	adds	r7, #8
 800ec20:	46bd      	mov	sp, r7
 800ec22:	bd80      	pop	{r7, pc}
 800ec24:	20005f1c 	.word	0x20005f1c

0800ec28 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b084      	sub	sp, #16
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec30:	2300      	movs	r3, #0
 800ec32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec34:	2300      	movs	r3, #0
 800ec36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ec3e:	4618      	mov	r0, r3
 800ec40:	f7f7 f8b7 	bl	8005db2 <HAL_PCD_Start>
 800ec44:	4603      	mov	r3, r0
 800ec46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec48:	7bfb      	ldrb	r3, [r7, #15]
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f000 f978 	bl	800ef40 <USBD_Get_USB_Status>
 800ec50:	4603      	mov	r3, r0
 800ec52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec54:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec56:	4618      	mov	r0, r3
 800ec58:	3710      	adds	r7, #16
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	bd80      	pop	{r7, pc}

0800ec5e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ec5e:	b580      	push	{r7, lr}
 800ec60:	b084      	sub	sp, #16
 800ec62:	af00      	add	r7, sp, #0
 800ec64:	6078      	str	r0, [r7, #4]
 800ec66:	4608      	mov	r0, r1
 800ec68:	4611      	mov	r1, r2
 800ec6a:	461a      	mov	r2, r3
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	70fb      	strb	r3, [r7, #3]
 800ec70:	460b      	mov	r3, r1
 800ec72:	70bb      	strb	r3, [r7, #2]
 800ec74:	4613      	mov	r3, r2
 800ec76:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec78:	2300      	movs	r3, #0
 800ec7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ec86:	78bb      	ldrb	r3, [r7, #2]
 800ec88:	883a      	ldrh	r2, [r7, #0]
 800ec8a:	78f9      	ldrb	r1, [r7, #3]
 800ec8c:	f7f7 fcc8 	bl	8006620 <HAL_PCD_EP_Open>
 800ec90:	4603      	mov	r3, r0
 800ec92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec94:	7bfb      	ldrb	r3, [r7, #15]
 800ec96:	4618      	mov	r0, r3
 800ec98:	f000 f952 	bl	800ef40 <USBD_Get_USB_Status>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eca0:	7bbb      	ldrb	r3, [r7, #14]
}
 800eca2:	4618      	mov	r0, r3
 800eca4:	3710      	adds	r7, #16
 800eca6:	46bd      	mov	sp, r7
 800eca8:	bd80      	pop	{r7, pc}

0800ecaa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ecaa:	b580      	push	{r7, lr}
 800ecac:	b084      	sub	sp, #16
 800ecae:	af00      	add	r7, sp, #0
 800ecb0:	6078      	str	r0, [r7, #4]
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecba:	2300      	movs	r3, #0
 800ecbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ecc4:	78fa      	ldrb	r2, [r7, #3]
 800ecc6:	4611      	mov	r1, r2
 800ecc8:	4618      	mov	r0, r3
 800ecca:	f7f7 fd11 	bl	80066f0 <HAL_PCD_EP_Close>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecd2:	7bfb      	ldrb	r3, [r7, #15]
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	f000 f933 	bl	800ef40 <USBD_Get_USB_Status>
 800ecda:	4603      	mov	r3, r0
 800ecdc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ecde:	7bbb      	ldrb	r3, [r7, #14]
}
 800ece0:	4618      	mov	r0, r3
 800ece2:	3710      	adds	r7, #16
 800ece4:	46bd      	mov	sp, r7
 800ece6:	bd80      	pop	{r7, pc}

0800ece8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b084      	sub	sp, #16
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
 800ecf0:	460b      	mov	r3, r1
 800ecf2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ed02:	78fa      	ldrb	r2, [r7, #3]
 800ed04:	4611      	mov	r1, r2
 800ed06:	4618      	mov	r0, r3
 800ed08:	f7f7 fde9 	bl	80068de <HAL_PCD_EP_SetStall>
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed10:	7bfb      	ldrb	r3, [r7, #15]
 800ed12:	4618      	mov	r0, r3
 800ed14:	f000 f914 	bl	800ef40 <USBD_Get_USB_Status>
 800ed18:	4603      	mov	r3, r0
 800ed1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed1c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	3710      	adds	r7, #16
 800ed22:	46bd      	mov	sp, r7
 800ed24:	bd80      	pop	{r7, pc}

0800ed26 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed26:	b580      	push	{r7, lr}
 800ed28:	b084      	sub	sp, #16
 800ed2a:	af00      	add	r7, sp, #0
 800ed2c:	6078      	str	r0, [r7, #4]
 800ed2e:	460b      	mov	r3, r1
 800ed30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed32:	2300      	movs	r3, #0
 800ed34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed36:	2300      	movs	r3, #0
 800ed38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ed40:	78fa      	ldrb	r2, [r7, #3]
 800ed42:	4611      	mov	r1, r2
 800ed44:	4618      	mov	r0, r3
 800ed46:	f7f7 fe2e 	bl	80069a6 <HAL_PCD_EP_ClrStall>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed4e:	7bfb      	ldrb	r3, [r7, #15]
 800ed50:	4618      	mov	r0, r3
 800ed52:	f000 f8f5 	bl	800ef40 <USBD_Get_USB_Status>
 800ed56:	4603      	mov	r3, r0
 800ed58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed5a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	3710      	adds	r7, #16
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed64:	b480      	push	{r7}
 800ed66:	b085      	sub	sp, #20
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	6078      	str	r0, [r7, #4]
 800ed6c:	460b      	mov	r3, r1
 800ed6e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ed76:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ed78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	da0b      	bge.n	800ed98 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ed80:	78fb      	ldrb	r3, [r7, #3]
 800ed82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ed86:	68f9      	ldr	r1, [r7, #12]
 800ed88:	4613      	mov	r3, r2
 800ed8a:	00db      	lsls	r3, r3, #3
 800ed8c:	1a9b      	subs	r3, r3, r2
 800ed8e:	009b      	lsls	r3, r3, #2
 800ed90:	440b      	add	r3, r1
 800ed92:	333e      	adds	r3, #62	; 0x3e
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	e00b      	b.n	800edb0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ed98:	78fb      	ldrb	r3, [r7, #3]
 800ed9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ed9e:	68f9      	ldr	r1, [r7, #12]
 800eda0:	4613      	mov	r3, r2
 800eda2:	00db      	lsls	r3, r3, #3
 800eda4:	1a9b      	subs	r3, r3, r2
 800eda6:	009b      	lsls	r3, r3, #2
 800eda8:	440b      	add	r3, r1
 800edaa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800edae:	781b      	ldrb	r3, [r3, #0]
  }
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3714      	adds	r7, #20
 800edb4:	46bd      	mov	sp, r7
 800edb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edba:	4770      	bx	lr

0800edbc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b084      	sub	sp, #16
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
 800edc4:	460b      	mov	r3, r1
 800edc6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edc8:	2300      	movs	r3, #0
 800edca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800edcc:	2300      	movs	r3, #0
 800edce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800edd6:	78fa      	ldrb	r2, [r7, #3]
 800edd8:	4611      	mov	r1, r2
 800edda:	4618      	mov	r0, r3
 800eddc:	f7f7 fbfb 	bl	80065d6 <HAL_PCD_SetAddress>
 800ede0:	4603      	mov	r3, r0
 800ede2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ede4:	7bfb      	ldrb	r3, [r7, #15]
 800ede6:	4618      	mov	r0, r3
 800ede8:	f000 f8aa 	bl	800ef40 <USBD_Get_USB_Status>
 800edec:	4603      	mov	r3, r0
 800edee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800edf0:	7bbb      	ldrb	r3, [r7, #14]
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	3710      	adds	r7, #16
 800edf6:	46bd      	mov	sp, r7
 800edf8:	bd80      	pop	{r7, pc}

0800edfa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800edfa:	b580      	push	{r7, lr}
 800edfc:	b086      	sub	sp, #24
 800edfe:	af00      	add	r7, sp, #0
 800ee00:	60f8      	str	r0, [r7, #12]
 800ee02:	607a      	str	r2, [r7, #4]
 800ee04:	603b      	str	r3, [r7, #0]
 800ee06:	460b      	mov	r3, r1
 800ee08:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ee18:	7af9      	ldrb	r1, [r7, #11]
 800ee1a:	683b      	ldr	r3, [r7, #0]
 800ee1c:	687a      	ldr	r2, [r7, #4]
 800ee1e:	f7f7 fd14 	bl	800684a <HAL_PCD_EP_Transmit>
 800ee22:	4603      	mov	r3, r0
 800ee24:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee26:	7dfb      	ldrb	r3, [r7, #23]
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f000 f889 	bl	800ef40 <USBD_Get_USB_Status>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ee32:	7dbb      	ldrb	r3, [r7, #22]
}
 800ee34:	4618      	mov	r0, r3
 800ee36:	3718      	adds	r7, #24
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}

0800ee3c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b086      	sub	sp, #24
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	60f8      	str	r0, [r7, #12]
 800ee44:	607a      	str	r2, [r7, #4]
 800ee46:	603b      	str	r3, [r7, #0]
 800ee48:	460b      	mov	r3, r1
 800ee4a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee50:	2300      	movs	r3, #0
 800ee52:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ee5a:	7af9      	ldrb	r1, [r7, #11]
 800ee5c:	683b      	ldr	r3, [r7, #0]
 800ee5e:	687a      	ldr	r2, [r7, #4]
 800ee60:	f7f7 fc90 	bl	8006784 <HAL_PCD_EP_Receive>
 800ee64:	4603      	mov	r3, r0
 800ee66:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee68:	7dfb      	ldrb	r3, [r7, #23]
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f000 f868 	bl	800ef40 <USBD_Get_USB_Status>
 800ee70:	4603      	mov	r3, r0
 800ee72:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ee74:	7dbb      	ldrb	r3, [r7, #22]
}
 800ee76:	4618      	mov	r0, r3
 800ee78:	3718      	adds	r7, #24
 800ee7a:	46bd      	mov	sp, r7
 800ee7c:	bd80      	pop	{r7, pc}

0800ee7e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee7e:	b580      	push	{r7, lr}
 800ee80:	b082      	sub	sp, #8
 800ee82:	af00      	add	r7, sp, #0
 800ee84:	6078      	str	r0, [r7, #4]
 800ee86:	460b      	mov	r3, r1
 800ee88:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ee90:	78fa      	ldrb	r2, [r7, #3]
 800ee92:	4611      	mov	r1, r2
 800ee94:	4618      	mov	r0, r3
 800ee96:	f7f7 fcc0 	bl	800681a <HAL_PCD_EP_GetRxCount>
 800ee9a:	4603      	mov	r3, r0
}
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	3708      	adds	r7, #8
 800eea0:	46bd      	mov	sp, r7
 800eea2:	bd80      	pop	{r7, pc}

0800eea4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800eea4:	b580      	push	{r7, lr}
 800eea6:	b082      	sub	sp, #8
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	6078      	str	r0, [r7, #4]
 800eeac:	460b      	mov	r3, r1
 800eeae:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800eeb0:	78fb      	ldrb	r3, [r7, #3]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d002      	beq.n	800eebc <HAL_PCDEx_LPM_Callback+0x18>
 800eeb6:	2b01      	cmp	r3, #1
 800eeb8:	d01f      	beq.n	800eefa <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800eeba:	e03b      	b.n	800ef34 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	6a1b      	ldr	r3, [r3, #32]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d007      	beq.n	800eed4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 800eec4:	f7f3 fd64 	bl	8002990 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eec8:	4b1c      	ldr	r3, [pc, #112]	; (800ef3c <HAL_PCDEx_LPM_Callback+0x98>)
 800eeca:	691b      	ldr	r3, [r3, #16]
 800eecc:	4a1b      	ldr	r2, [pc, #108]	; (800ef3c <HAL_PCDEx_LPM_Callback+0x98>)
 800eece:	f023 0306 	bic.w	r3, r3, #6
 800eed2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	687a      	ldr	r2, [r7, #4]
 800eee0:	6812      	ldr	r2, [r2, #0]
 800eee2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800eee6:	f023 0301 	bic.w	r3, r3, #1
 800eeea:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eef2:	4618      	mov	r0, r3
 800eef4:	f7fd f980 	bl	800c1f8 <USBD_LL_Resume>
    break;
 800eef8:	e01c      	b.n	800ef34 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	687a      	ldr	r2, [r7, #4]
 800ef06:	6812      	ldr	r2, [r2, #0]
 800ef08:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ef0c:	f043 0301 	orr.w	r3, r3, #1
 800ef10:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ef18:	4618      	mov	r0, r3
 800ef1a:	f7fd f958 	bl	800c1ce <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	6a1b      	ldr	r3, [r3, #32]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d005      	beq.n	800ef32 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ef26:	4b05      	ldr	r3, [pc, #20]	; (800ef3c <HAL_PCDEx_LPM_Callback+0x98>)
 800ef28:	691b      	ldr	r3, [r3, #16]
 800ef2a:	4a04      	ldr	r2, [pc, #16]	; (800ef3c <HAL_PCDEx_LPM_Callback+0x98>)
 800ef2c:	f043 0306 	orr.w	r3, r3, #6
 800ef30:	6113      	str	r3, [r2, #16]
    break;
 800ef32:	bf00      	nop
}
 800ef34:	bf00      	nop
 800ef36:	3708      	adds	r7, #8
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	bd80      	pop	{r7, pc}
 800ef3c:	e000ed00 	.word	0xe000ed00

0800ef40 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ef40:	b480      	push	{r7}
 800ef42:	b085      	sub	sp, #20
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	4603      	mov	r3, r0
 800ef48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ef4e:	79fb      	ldrb	r3, [r7, #7]
 800ef50:	2b03      	cmp	r3, #3
 800ef52:	d817      	bhi.n	800ef84 <USBD_Get_USB_Status+0x44>
 800ef54:	a201      	add	r2, pc, #4	; (adr r2, 800ef5c <USBD_Get_USB_Status+0x1c>)
 800ef56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef5a:	bf00      	nop
 800ef5c:	0800ef6d 	.word	0x0800ef6d
 800ef60:	0800ef73 	.word	0x0800ef73
 800ef64:	0800ef79 	.word	0x0800ef79
 800ef68:	0800ef7f 	.word	0x0800ef7f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	73fb      	strb	r3, [r7, #15]
    break;
 800ef70:	e00b      	b.n	800ef8a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ef72:	2303      	movs	r3, #3
 800ef74:	73fb      	strb	r3, [r7, #15]
    break;
 800ef76:	e008      	b.n	800ef8a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ef78:	2301      	movs	r3, #1
 800ef7a:	73fb      	strb	r3, [r7, #15]
    break;
 800ef7c:	e005      	b.n	800ef8a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ef7e:	2303      	movs	r3, #3
 800ef80:	73fb      	strb	r3, [r7, #15]
    break;
 800ef82:	e002      	b.n	800ef8a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ef84:	2303      	movs	r3, #3
 800ef86:	73fb      	strb	r3, [r7, #15]
    break;
 800ef88:	bf00      	nop
  }
  return usb_status;
 800ef8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	3714      	adds	r7, #20
 800ef90:	46bd      	mov	sp, r7
 800ef92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef96:	4770      	bx	lr

0800ef98 <__assert_func>:
 800ef98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef9a:	461c      	mov	r4, r3
 800ef9c:	4b09      	ldr	r3, [pc, #36]	; (800efc4 <__assert_func+0x2c>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4605      	mov	r5, r0
 800efa2:	68d8      	ldr	r0, [r3, #12]
 800efa4:	b152      	cbz	r2, 800efbc <__assert_func+0x24>
 800efa6:	4b08      	ldr	r3, [pc, #32]	; (800efc8 <__assert_func+0x30>)
 800efa8:	9100      	str	r1, [sp, #0]
 800efaa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800efae:	4907      	ldr	r1, [pc, #28]	; (800efcc <__assert_func+0x34>)
 800efb0:	462b      	mov	r3, r5
 800efb2:	4622      	mov	r2, r4
 800efb4:	f000 f814 	bl	800efe0 <fiprintf>
 800efb8:	f001 f806 	bl	800ffc8 <abort>
 800efbc:	4b04      	ldr	r3, [pc, #16]	; (800efd0 <__assert_func+0x38>)
 800efbe:	461a      	mov	r2, r3
 800efc0:	e7f2      	b.n	800efa8 <__assert_func+0x10>
 800efc2:	bf00      	nop
 800efc4:	200001b4 	.word	0x200001b4
 800efc8:	08013e10 	.word	0x08013e10
 800efcc:	08013e1d 	.word	0x08013e1d
 800efd0:	08013e4b 	.word	0x08013e4b

0800efd4 <__errno>:
 800efd4:	4b01      	ldr	r3, [pc, #4]	; (800efdc <__errno+0x8>)
 800efd6:	6818      	ldr	r0, [r3, #0]
 800efd8:	4770      	bx	lr
 800efda:	bf00      	nop
 800efdc:	200001b4 	.word	0x200001b4

0800efe0 <fiprintf>:
 800efe0:	b40e      	push	{r1, r2, r3}
 800efe2:	b503      	push	{r0, r1, lr}
 800efe4:	4601      	mov	r1, r0
 800efe6:	ab03      	add	r3, sp, #12
 800efe8:	4805      	ldr	r0, [pc, #20]	; (800f000 <fiprintf+0x20>)
 800efea:	f853 2b04 	ldr.w	r2, [r3], #4
 800efee:	6800      	ldr	r0, [r0, #0]
 800eff0:	9301      	str	r3, [sp, #4]
 800eff2:	f000 f921 	bl	800f238 <_vfiprintf_r>
 800eff6:	b002      	add	sp, #8
 800eff8:	f85d eb04 	ldr.w	lr, [sp], #4
 800effc:	b003      	add	sp, #12
 800effe:	4770      	bx	lr
 800f000:	200001b4 	.word	0x200001b4

0800f004 <__libc_init_array>:
 800f004:	b570      	push	{r4, r5, r6, lr}
 800f006:	4e0d      	ldr	r6, [pc, #52]	; (800f03c <__libc_init_array+0x38>)
 800f008:	4c0d      	ldr	r4, [pc, #52]	; (800f040 <__libc_init_array+0x3c>)
 800f00a:	1ba4      	subs	r4, r4, r6
 800f00c:	10a4      	asrs	r4, r4, #2
 800f00e:	2500      	movs	r5, #0
 800f010:	42a5      	cmp	r5, r4
 800f012:	d109      	bne.n	800f028 <__libc_init_array+0x24>
 800f014:	4e0b      	ldr	r6, [pc, #44]	; (800f044 <__libc_init_array+0x40>)
 800f016:	4c0c      	ldr	r4, [pc, #48]	; (800f048 <__libc_init_array+0x44>)
 800f018:	f004 fb98 	bl	801374c <_init>
 800f01c:	1ba4      	subs	r4, r4, r6
 800f01e:	10a4      	asrs	r4, r4, #2
 800f020:	2500      	movs	r5, #0
 800f022:	42a5      	cmp	r5, r4
 800f024:	d105      	bne.n	800f032 <__libc_init_array+0x2e>
 800f026:	bd70      	pop	{r4, r5, r6, pc}
 800f028:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f02c:	4798      	blx	r3
 800f02e:	3501      	adds	r5, #1
 800f030:	e7ee      	b.n	800f010 <__libc_init_array+0xc>
 800f032:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f036:	4798      	blx	r3
 800f038:	3501      	adds	r5, #1
 800f03a:	e7f2      	b.n	800f022 <__libc_init_array+0x1e>
 800f03c:	08014340 	.word	0x08014340
 800f040:	08014340 	.word	0x08014340
 800f044:	08014340 	.word	0x08014340
 800f048:	08014344 	.word	0x08014344

0800f04c <malloc>:
 800f04c:	4b02      	ldr	r3, [pc, #8]	; (800f058 <malloc+0xc>)
 800f04e:	4601      	mov	r1, r0
 800f050:	6818      	ldr	r0, [r3, #0]
 800f052:	f000 b86d 	b.w	800f130 <_malloc_r>
 800f056:	bf00      	nop
 800f058:	200001b4 	.word	0x200001b4

0800f05c <free>:
 800f05c:	4b02      	ldr	r3, [pc, #8]	; (800f068 <free+0xc>)
 800f05e:	4601      	mov	r1, r0
 800f060:	6818      	ldr	r0, [r3, #0]
 800f062:	f000 b817 	b.w	800f094 <_free_r>
 800f066:	bf00      	nop
 800f068:	200001b4 	.word	0x200001b4

0800f06c <memcpy>:
 800f06c:	b510      	push	{r4, lr}
 800f06e:	1e43      	subs	r3, r0, #1
 800f070:	440a      	add	r2, r1
 800f072:	4291      	cmp	r1, r2
 800f074:	d100      	bne.n	800f078 <memcpy+0xc>
 800f076:	bd10      	pop	{r4, pc}
 800f078:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f07c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f080:	e7f7      	b.n	800f072 <memcpy+0x6>

0800f082 <memset>:
 800f082:	4402      	add	r2, r0
 800f084:	4603      	mov	r3, r0
 800f086:	4293      	cmp	r3, r2
 800f088:	d100      	bne.n	800f08c <memset+0xa>
 800f08a:	4770      	bx	lr
 800f08c:	f803 1b01 	strb.w	r1, [r3], #1
 800f090:	e7f9      	b.n	800f086 <memset+0x4>
	...

0800f094 <_free_r>:
 800f094:	b538      	push	{r3, r4, r5, lr}
 800f096:	4605      	mov	r5, r0
 800f098:	2900      	cmp	r1, #0
 800f09a:	d045      	beq.n	800f128 <_free_r+0x94>
 800f09c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0a0:	1f0c      	subs	r4, r1, #4
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	bfb8      	it	lt
 800f0a6:	18e4      	addlt	r4, r4, r3
 800f0a8:	f002 f801 	bl	80110ae <__malloc_lock>
 800f0ac:	4a1f      	ldr	r2, [pc, #124]	; (800f12c <_free_r+0x98>)
 800f0ae:	6813      	ldr	r3, [r2, #0]
 800f0b0:	4610      	mov	r0, r2
 800f0b2:	b933      	cbnz	r3, 800f0c2 <_free_r+0x2e>
 800f0b4:	6063      	str	r3, [r4, #4]
 800f0b6:	6014      	str	r4, [r2, #0]
 800f0b8:	4628      	mov	r0, r5
 800f0ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f0be:	f001 bff7 	b.w	80110b0 <__malloc_unlock>
 800f0c2:	42a3      	cmp	r3, r4
 800f0c4:	d90c      	bls.n	800f0e0 <_free_r+0x4c>
 800f0c6:	6821      	ldr	r1, [r4, #0]
 800f0c8:	1862      	adds	r2, r4, r1
 800f0ca:	4293      	cmp	r3, r2
 800f0cc:	bf04      	itt	eq
 800f0ce:	681a      	ldreq	r2, [r3, #0]
 800f0d0:	685b      	ldreq	r3, [r3, #4]
 800f0d2:	6063      	str	r3, [r4, #4]
 800f0d4:	bf04      	itt	eq
 800f0d6:	1852      	addeq	r2, r2, r1
 800f0d8:	6022      	streq	r2, [r4, #0]
 800f0da:	6004      	str	r4, [r0, #0]
 800f0dc:	e7ec      	b.n	800f0b8 <_free_r+0x24>
 800f0de:	4613      	mov	r3, r2
 800f0e0:	685a      	ldr	r2, [r3, #4]
 800f0e2:	b10a      	cbz	r2, 800f0e8 <_free_r+0x54>
 800f0e4:	42a2      	cmp	r2, r4
 800f0e6:	d9fa      	bls.n	800f0de <_free_r+0x4a>
 800f0e8:	6819      	ldr	r1, [r3, #0]
 800f0ea:	1858      	adds	r0, r3, r1
 800f0ec:	42a0      	cmp	r0, r4
 800f0ee:	d10b      	bne.n	800f108 <_free_r+0x74>
 800f0f0:	6820      	ldr	r0, [r4, #0]
 800f0f2:	4401      	add	r1, r0
 800f0f4:	1858      	adds	r0, r3, r1
 800f0f6:	4282      	cmp	r2, r0
 800f0f8:	6019      	str	r1, [r3, #0]
 800f0fa:	d1dd      	bne.n	800f0b8 <_free_r+0x24>
 800f0fc:	6810      	ldr	r0, [r2, #0]
 800f0fe:	6852      	ldr	r2, [r2, #4]
 800f100:	605a      	str	r2, [r3, #4]
 800f102:	4401      	add	r1, r0
 800f104:	6019      	str	r1, [r3, #0]
 800f106:	e7d7      	b.n	800f0b8 <_free_r+0x24>
 800f108:	d902      	bls.n	800f110 <_free_r+0x7c>
 800f10a:	230c      	movs	r3, #12
 800f10c:	602b      	str	r3, [r5, #0]
 800f10e:	e7d3      	b.n	800f0b8 <_free_r+0x24>
 800f110:	6820      	ldr	r0, [r4, #0]
 800f112:	1821      	adds	r1, r4, r0
 800f114:	428a      	cmp	r2, r1
 800f116:	bf04      	itt	eq
 800f118:	6811      	ldreq	r1, [r2, #0]
 800f11a:	6852      	ldreq	r2, [r2, #4]
 800f11c:	6062      	str	r2, [r4, #4]
 800f11e:	bf04      	itt	eq
 800f120:	1809      	addeq	r1, r1, r0
 800f122:	6021      	streq	r1, [r4, #0]
 800f124:	605c      	str	r4, [r3, #4]
 800f126:	e7c7      	b.n	800f0b8 <_free_r+0x24>
 800f128:	bd38      	pop	{r3, r4, r5, pc}
 800f12a:	bf00      	nop
 800f12c:	20004358 	.word	0x20004358

0800f130 <_malloc_r>:
 800f130:	b570      	push	{r4, r5, r6, lr}
 800f132:	1ccd      	adds	r5, r1, #3
 800f134:	f025 0503 	bic.w	r5, r5, #3
 800f138:	3508      	adds	r5, #8
 800f13a:	2d0c      	cmp	r5, #12
 800f13c:	bf38      	it	cc
 800f13e:	250c      	movcc	r5, #12
 800f140:	2d00      	cmp	r5, #0
 800f142:	4606      	mov	r6, r0
 800f144:	db01      	blt.n	800f14a <_malloc_r+0x1a>
 800f146:	42a9      	cmp	r1, r5
 800f148:	d903      	bls.n	800f152 <_malloc_r+0x22>
 800f14a:	230c      	movs	r3, #12
 800f14c:	6033      	str	r3, [r6, #0]
 800f14e:	2000      	movs	r0, #0
 800f150:	bd70      	pop	{r4, r5, r6, pc}
 800f152:	f001 ffac 	bl	80110ae <__malloc_lock>
 800f156:	4a21      	ldr	r2, [pc, #132]	; (800f1dc <_malloc_r+0xac>)
 800f158:	6814      	ldr	r4, [r2, #0]
 800f15a:	4621      	mov	r1, r4
 800f15c:	b991      	cbnz	r1, 800f184 <_malloc_r+0x54>
 800f15e:	4c20      	ldr	r4, [pc, #128]	; (800f1e0 <_malloc_r+0xb0>)
 800f160:	6823      	ldr	r3, [r4, #0]
 800f162:	b91b      	cbnz	r3, 800f16c <_malloc_r+0x3c>
 800f164:	4630      	mov	r0, r6
 800f166:	f000 fde9 	bl	800fd3c <_sbrk_r>
 800f16a:	6020      	str	r0, [r4, #0]
 800f16c:	4629      	mov	r1, r5
 800f16e:	4630      	mov	r0, r6
 800f170:	f000 fde4 	bl	800fd3c <_sbrk_r>
 800f174:	1c43      	adds	r3, r0, #1
 800f176:	d124      	bne.n	800f1c2 <_malloc_r+0x92>
 800f178:	230c      	movs	r3, #12
 800f17a:	6033      	str	r3, [r6, #0]
 800f17c:	4630      	mov	r0, r6
 800f17e:	f001 ff97 	bl	80110b0 <__malloc_unlock>
 800f182:	e7e4      	b.n	800f14e <_malloc_r+0x1e>
 800f184:	680b      	ldr	r3, [r1, #0]
 800f186:	1b5b      	subs	r3, r3, r5
 800f188:	d418      	bmi.n	800f1bc <_malloc_r+0x8c>
 800f18a:	2b0b      	cmp	r3, #11
 800f18c:	d90f      	bls.n	800f1ae <_malloc_r+0x7e>
 800f18e:	600b      	str	r3, [r1, #0]
 800f190:	50cd      	str	r5, [r1, r3]
 800f192:	18cc      	adds	r4, r1, r3
 800f194:	4630      	mov	r0, r6
 800f196:	f001 ff8b 	bl	80110b0 <__malloc_unlock>
 800f19a:	f104 000b 	add.w	r0, r4, #11
 800f19e:	1d23      	adds	r3, r4, #4
 800f1a0:	f020 0007 	bic.w	r0, r0, #7
 800f1a4:	1ac3      	subs	r3, r0, r3
 800f1a6:	d0d3      	beq.n	800f150 <_malloc_r+0x20>
 800f1a8:	425a      	negs	r2, r3
 800f1aa:	50e2      	str	r2, [r4, r3]
 800f1ac:	e7d0      	b.n	800f150 <_malloc_r+0x20>
 800f1ae:	428c      	cmp	r4, r1
 800f1b0:	684b      	ldr	r3, [r1, #4]
 800f1b2:	bf16      	itet	ne
 800f1b4:	6063      	strne	r3, [r4, #4]
 800f1b6:	6013      	streq	r3, [r2, #0]
 800f1b8:	460c      	movne	r4, r1
 800f1ba:	e7eb      	b.n	800f194 <_malloc_r+0x64>
 800f1bc:	460c      	mov	r4, r1
 800f1be:	6849      	ldr	r1, [r1, #4]
 800f1c0:	e7cc      	b.n	800f15c <_malloc_r+0x2c>
 800f1c2:	1cc4      	adds	r4, r0, #3
 800f1c4:	f024 0403 	bic.w	r4, r4, #3
 800f1c8:	42a0      	cmp	r0, r4
 800f1ca:	d005      	beq.n	800f1d8 <_malloc_r+0xa8>
 800f1cc:	1a21      	subs	r1, r4, r0
 800f1ce:	4630      	mov	r0, r6
 800f1d0:	f000 fdb4 	bl	800fd3c <_sbrk_r>
 800f1d4:	3001      	adds	r0, #1
 800f1d6:	d0cf      	beq.n	800f178 <_malloc_r+0x48>
 800f1d8:	6025      	str	r5, [r4, #0]
 800f1da:	e7db      	b.n	800f194 <_malloc_r+0x64>
 800f1dc:	20004358 	.word	0x20004358
 800f1e0:	2000435c 	.word	0x2000435c

0800f1e4 <__sfputc_r>:
 800f1e4:	6893      	ldr	r3, [r2, #8]
 800f1e6:	3b01      	subs	r3, #1
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	b410      	push	{r4}
 800f1ec:	6093      	str	r3, [r2, #8]
 800f1ee:	da08      	bge.n	800f202 <__sfputc_r+0x1e>
 800f1f0:	6994      	ldr	r4, [r2, #24]
 800f1f2:	42a3      	cmp	r3, r4
 800f1f4:	db01      	blt.n	800f1fa <__sfputc_r+0x16>
 800f1f6:	290a      	cmp	r1, #10
 800f1f8:	d103      	bne.n	800f202 <__sfputc_r+0x1e>
 800f1fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1fe:	f000 be11 	b.w	800fe24 <__swbuf_r>
 800f202:	6813      	ldr	r3, [r2, #0]
 800f204:	1c58      	adds	r0, r3, #1
 800f206:	6010      	str	r0, [r2, #0]
 800f208:	7019      	strb	r1, [r3, #0]
 800f20a:	4608      	mov	r0, r1
 800f20c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f210:	4770      	bx	lr

0800f212 <__sfputs_r>:
 800f212:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f214:	4606      	mov	r6, r0
 800f216:	460f      	mov	r7, r1
 800f218:	4614      	mov	r4, r2
 800f21a:	18d5      	adds	r5, r2, r3
 800f21c:	42ac      	cmp	r4, r5
 800f21e:	d101      	bne.n	800f224 <__sfputs_r+0x12>
 800f220:	2000      	movs	r0, #0
 800f222:	e007      	b.n	800f234 <__sfputs_r+0x22>
 800f224:	463a      	mov	r2, r7
 800f226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f22a:	4630      	mov	r0, r6
 800f22c:	f7ff ffda 	bl	800f1e4 <__sfputc_r>
 800f230:	1c43      	adds	r3, r0, #1
 800f232:	d1f3      	bne.n	800f21c <__sfputs_r+0xa>
 800f234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f238 <_vfiprintf_r>:
 800f238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f23c:	460c      	mov	r4, r1
 800f23e:	b09d      	sub	sp, #116	; 0x74
 800f240:	4617      	mov	r7, r2
 800f242:	461d      	mov	r5, r3
 800f244:	4606      	mov	r6, r0
 800f246:	b118      	cbz	r0, 800f250 <_vfiprintf_r+0x18>
 800f248:	6983      	ldr	r3, [r0, #24]
 800f24a:	b90b      	cbnz	r3, 800f250 <_vfiprintf_r+0x18>
 800f24c:	f001 fe08 	bl	8010e60 <__sinit>
 800f250:	4b7c      	ldr	r3, [pc, #496]	; (800f444 <_vfiprintf_r+0x20c>)
 800f252:	429c      	cmp	r4, r3
 800f254:	d158      	bne.n	800f308 <_vfiprintf_r+0xd0>
 800f256:	6874      	ldr	r4, [r6, #4]
 800f258:	89a3      	ldrh	r3, [r4, #12]
 800f25a:	0718      	lsls	r0, r3, #28
 800f25c:	d55e      	bpl.n	800f31c <_vfiprintf_r+0xe4>
 800f25e:	6923      	ldr	r3, [r4, #16]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d05b      	beq.n	800f31c <_vfiprintf_r+0xe4>
 800f264:	2300      	movs	r3, #0
 800f266:	9309      	str	r3, [sp, #36]	; 0x24
 800f268:	2320      	movs	r3, #32
 800f26a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f26e:	2330      	movs	r3, #48	; 0x30
 800f270:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f274:	9503      	str	r5, [sp, #12]
 800f276:	f04f 0b01 	mov.w	fp, #1
 800f27a:	46b8      	mov	r8, r7
 800f27c:	4645      	mov	r5, r8
 800f27e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f282:	b10b      	cbz	r3, 800f288 <_vfiprintf_r+0x50>
 800f284:	2b25      	cmp	r3, #37	; 0x25
 800f286:	d154      	bne.n	800f332 <_vfiprintf_r+0xfa>
 800f288:	ebb8 0a07 	subs.w	sl, r8, r7
 800f28c:	d00b      	beq.n	800f2a6 <_vfiprintf_r+0x6e>
 800f28e:	4653      	mov	r3, sl
 800f290:	463a      	mov	r2, r7
 800f292:	4621      	mov	r1, r4
 800f294:	4630      	mov	r0, r6
 800f296:	f7ff ffbc 	bl	800f212 <__sfputs_r>
 800f29a:	3001      	adds	r0, #1
 800f29c:	f000 80c2 	beq.w	800f424 <_vfiprintf_r+0x1ec>
 800f2a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2a2:	4453      	add	r3, sl
 800f2a4:	9309      	str	r3, [sp, #36]	; 0x24
 800f2a6:	f898 3000 	ldrb.w	r3, [r8]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	f000 80ba 	beq.w	800f424 <_vfiprintf_r+0x1ec>
 800f2b0:	2300      	movs	r3, #0
 800f2b2:	f04f 32ff 	mov.w	r2, #4294967295
 800f2b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f2ba:	9304      	str	r3, [sp, #16]
 800f2bc:	9307      	str	r3, [sp, #28]
 800f2be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f2c2:	931a      	str	r3, [sp, #104]	; 0x68
 800f2c4:	46a8      	mov	r8, r5
 800f2c6:	2205      	movs	r2, #5
 800f2c8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800f2cc:	485e      	ldr	r0, [pc, #376]	; (800f448 <_vfiprintf_r+0x210>)
 800f2ce:	f7f0 ffa7 	bl	8000220 <memchr>
 800f2d2:	9b04      	ldr	r3, [sp, #16]
 800f2d4:	bb78      	cbnz	r0, 800f336 <_vfiprintf_r+0xfe>
 800f2d6:	06d9      	lsls	r1, r3, #27
 800f2d8:	bf44      	itt	mi
 800f2da:	2220      	movmi	r2, #32
 800f2dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f2e0:	071a      	lsls	r2, r3, #28
 800f2e2:	bf44      	itt	mi
 800f2e4:	222b      	movmi	r2, #43	; 0x2b
 800f2e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f2ea:	782a      	ldrb	r2, [r5, #0]
 800f2ec:	2a2a      	cmp	r2, #42	; 0x2a
 800f2ee:	d02a      	beq.n	800f346 <_vfiprintf_r+0x10e>
 800f2f0:	9a07      	ldr	r2, [sp, #28]
 800f2f2:	46a8      	mov	r8, r5
 800f2f4:	2000      	movs	r0, #0
 800f2f6:	250a      	movs	r5, #10
 800f2f8:	4641      	mov	r1, r8
 800f2fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f2fe:	3b30      	subs	r3, #48	; 0x30
 800f300:	2b09      	cmp	r3, #9
 800f302:	d969      	bls.n	800f3d8 <_vfiprintf_r+0x1a0>
 800f304:	b360      	cbz	r0, 800f360 <_vfiprintf_r+0x128>
 800f306:	e024      	b.n	800f352 <_vfiprintf_r+0x11a>
 800f308:	4b50      	ldr	r3, [pc, #320]	; (800f44c <_vfiprintf_r+0x214>)
 800f30a:	429c      	cmp	r4, r3
 800f30c:	d101      	bne.n	800f312 <_vfiprintf_r+0xda>
 800f30e:	68b4      	ldr	r4, [r6, #8]
 800f310:	e7a2      	b.n	800f258 <_vfiprintf_r+0x20>
 800f312:	4b4f      	ldr	r3, [pc, #316]	; (800f450 <_vfiprintf_r+0x218>)
 800f314:	429c      	cmp	r4, r3
 800f316:	bf08      	it	eq
 800f318:	68f4      	ldreq	r4, [r6, #12]
 800f31a:	e79d      	b.n	800f258 <_vfiprintf_r+0x20>
 800f31c:	4621      	mov	r1, r4
 800f31e:	4630      	mov	r0, r6
 800f320:	f000 fde4 	bl	800feec <__swsetup_r>
 800f324:	2800      	cmp	r0, #0
 800f326:	d09d      	beq.n	800f264 <_vfiprintf_r+0x2c>
 800f328:	f04f 30ff 	mov.w	r0, #4294967295
 800f32c:	b01d      	add	sp, #116	; 0x74
 800f32e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f332:	46a8      	mov	r8, r5
 800f334:	e7a2      	b.n	800f27c <_vfiprintf_r+0x44>
 800f336:	4a44      	ldr	r2, [pc, #272]	; (800f448 <_vfiprintf_r+0x210>)
 800f338:	1a80      	subs	r0, r0, r2
 800f33a:	fa0b f000 	lsl.w	r0, fp, r0
 800f33e:	4318      	orrs	r0, r3
 800f340:	9004      	str	r0, [sp, #16]
 800f342:	4645      	mov	r5, r8
 800f344:	e7be      	b.n	800f2c4 <_vfiprintf_r+0x8c>
 800f346:	9a03      	ldr	r2, [sp, #12]
 800f348:	1d11      	adds	r1, r2, #4
 800f34a:	6812      	ldr	r2, [r2, #0]
 800f34c:	9103      	str	r1, [sp, #12]
 800f34e:	2a00      	cmp	r2, #0
 800f350:	db01      	blt.n	800f356 <_vfiprintf_r+0x11e>
 800f352:	9207      	str	r2, [sp, #28]
 800f354:	e004      	b.n	800f360 <_vfiprintf_r+0x128>
 800f356:	4252      	negs	r2, r2
 800f358:	f043 0302 	orr.w	r3, r3, #2
 800f35c:	9207      	str	r2, [sp, #28]
 800f35e:	9304      	str	r3, [sp, #16]
 800f360:	f898 3000 	ldrb.w	r3, [r8]
 800f364:	2b2e      	cmp	r3, #46	; 0x2e
 800f366:	d10e      	bne.n	800f386 <_vfiprintf_r+0x14e>
 800f368:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f36c:	2b2a      	cmp	r3, #42	; 0x2a
 800f36e:	d138      	bne.n	800f3e2 <_vfiprintf_r+0x1aa>
 800f370:	9b03      	ldr	r3, [sp, #12]
 800f372:	1d1a      	adds	r2, r3, #4
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	9203      	str	r2, [sp, #12]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	bfb8      	it	lt
 800f37c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f380:	f108 0802 	add.w	r8, r8, #2
 800f384:	9305      	str	r3, [sp, #20]
 800f386:	4d33      	ldr	r5, [pc, #204]	; (800f454 <_vfiprintf_r+0x21c>)
 800f388:	f898 1000 	ldrb.w	r1, [r8]
 800f38c:	2203      	movs	r2, #3
 800f38e:	4628      	mov	r0, r5
 800f390:	f7f0 ff46 	bl	8000220 <memchr>
 800f394:	b140      	cbz	r0, 800f3a8 <_vfiprintf_r+0x170>
 800f396:	2340      	movs	r3, #64	; 0x40
 800f398:	1b40      	subs	r0, r0, r5
 800f39a:	fa03 f000 	lsl.w	r0, r3, r0
 800f39e:	9b04      	ldr	r3, [sp, #16]
 800f3a0:	4303      	orrs	r3, r0
 800f3a2:	f108 0801 	add.w	r8, r8, #1
 800f3a6:	9304      	str	r3, [sp, #16]
 800f3a8:	f898 1000 	ldrb.w	r1, [r8]
 800f3ac:	482a      	ldr	r0, [pc, #168]	; (800f458 <_vfiprintf_r+0x220>)
 800f3ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f3b2:	2206      	movs	r2, #6
 800f3b4:	f108 0701 	add.w	r7, r8, #1
 800f3b8:	f7f0 ff32 	bl	8000220 <memchr>
 800f3bc:	2800      	cmp	r0, #0
 800f3be:	d037      	beq.n	800f430 <_vfiprintf_r+0x1f8>
 800f3c0:	4b26      	ldr	r3, [pc, #152]	; (800f45c <_vfiprintf_r+0x224>)
 800f3c2:	bb1b      	cbnz	r3, 800f40c <_vfiprintf_r+0x1d4>
 800f3c4:	9b03      	ldr	r3, [sp, #12]
 800f3c6:	3307      	adds	r3, #7
 800f3c8:	f023 0307 	bic.w	r3, r3, #7
 800f3cc:	3308      	adds	r3, #8
 800f3ce:	9303      	str	r3, [sp, #12]
 800f3d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3d2:	444b      	add	r3, r9
 800f3d4:	9309      	str	r3, [sp, #36]	; 0x24
 800f3d6:	e750      	b.n	800f27a <_vfiprintf_r+0x42>
 800f3d8:	fb05 3202 	mla	r2, r5, r2, r3
 800f3dc:	2001      	movs	r0, #1
 800f3de:	4688      	mov	r8, r1
 800f3e0:	e78a      	b.n	800f2f8 <_vfiprintf_r+0xc0>
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	f108 0801 	add.w	r8, r8, #1
 800f3e8:	9305      	str	r3, [sp, #20]
 800f3ea:	4619      	mov	r1, r3
 800f3ec:	250a      	movs	r5, #10
 800f3ee:	4640      	mov	r0, r8
 800f3f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f3f4:	3a30      	subs	r2, #48	; 0x30
 800f3f6:	2a09      	cmp	r2, #9
 800f3f8:	d903      	bls.n	800f402 <_vfiprintf_r+0x1ca>
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d0c3      	beq.n	800f386 <_vfiprintf_r+0x14e>
 800f3fe:	9105      	str	r1, [sp, #20]
 800f400:	e7c1      	b.n	800f386 <_vfiprintf_r+0x14e>
 800f402:	fb05 2101 	mla	r1, r5, r1, r2
 800f406:	2301      	movs	r3, #1
 800f408:	4680      	mov	r8, r0
 800f40a:	e7f0      	b.n	800f3ee <_vfiprintf_r+0x1b6>
 800f40c:	ab03      	add	r3, sp, #12
 800f40e:	9300      	str	r3, [sp, #0]
 800f410:	4622      	mov	r2, r4
 800f412:	4b13      	ldr	r3, [pc, #76]	; (800f460 <_vfiprintf_r+0x228>)
 800f414:	a904      	add	r1, sp, #16
 800f416:	4630      	mov	r0, r6
 800f418:	f000 f8b8 	bl	800f58c <_printf_float>
 800f41c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f420:	4681      	mov	r9, r0
 800f422:	d1d5      	bne.n	800f3d0 <_vfiprintf_r+0x198>
 800f424:	89a3      	ldrh	r3, [r4, #12]
 800f426:	065b      	lsls	r3, r3, #25
 800f428:	f53f af7e 	bmi.w	800f328 <_vfiprintf_r+0xf0>
 800f42c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f42e:	e77d      	b.n	800f32c <_vfiprintf_r+0xf4>
 800f430:	ab03      	add	r3, sp, #12
 800f432:	9300      	str	r3, [sp, #0]
 800f434:	4622      	mov	r2, r4
 800f436:	4b0a      	ldr	r3, [pc, #40]	; (800f460 <_vfiprintf_r+0x228>)
 800f438:	a904      	add	r1, sp, #16
 800f43a:	4630      	mov	r0, r6
 800f43c:	f000 fb5c 	bl	800faf8 <_printf_i>
 800f440:	e7ec      	b.n	800f41c <_vfiprintf_r+0x1e4>
 800f442:	bf00      	nop
 800f444:	08013ec4 	.word	0x08013ec4
 800f448:	08013e50 	.word	0x08013e50
 800f44c:	08013ee4 	.word	0x08013ee4
 800f450:	08013ea4 	.word	0x08013ea4
 800f454:	08013e56 	.word	0x08013e56
 800f458:	08013e5a 	.word	0x08013e5a
 800f45c:	0800f58d 	.word	0x0800f58d
 800f460:	0800f213 	.word	0x0800f213

0800f464 <__cvt>:
 800f464:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f468:	ec55 4b10 	vmov	r4, r5, d0
 800f46c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f46e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f472:	2d00      	cmp	r5, #0
 800f474:	460e      	mov	r6, r1
 800f476:	4691      	mov	r9, r2
 800f478:	4619      	mov	r1, r3
 800f47a:	bfb8      	it	lt
 800f47c:	4622      	movlt	r2, r4
 800f47e:	462b      	mov	r3, r5
 800f480:	f027 0720 	bic.w	r7, r7, #32
 800f484:	bfbb      	ittet	lt
 800f486:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f48a:	461d      	movlt	r5, r3
 800f48c:	2300      	movge	r3, #0
 800f48e:	232d      	movlt	r3, #45	; 0x2d
 800f490:	bfb8      	it	lt
 800f492:	4614      	movlt	r4, r2
 800f494:	2f46      	cmp	r7, #70	; 0x46
 800f496:	700b      	strb	r3, [r1, #0]
 800f498:	d004      	beq.n	800f4a4 <__cvt+0x40>
 800f49a:	2f45      	cmp	r7, #69	; 0x45
 800f49c:	d100      	bne.n	800f4a0 <__cvt+0x3c>
 800f49e:	3601      	adds	r6, #1
 800f4a0:	2102      	movs	r1, #2
 800f4a2:	e000      	b.n	800f4a6 <__cvt+0x42>
 800f4a4:	2103      	movs	r1, #3
 800f4a6:	ab03      	add	r3, sp, #12
 800f4a8:	9301      	str	r3, [sp, #4]
 800f4aa:	ab02      	add	r3, sp, #8
 800f4ac:	9300      	str	r3, [sp, #0]
 800f4ae:	4632      	mov	r2, r6
 800f4b0:	4653      	mov	r3, sl
 800f4b2:	ec45 4b10 	vmov	d0, r4, r5
 800f4b6:	f000 fe2b 	bl	8010110 <_dtoa_r>
 800f4ba:	2f47      	cmp	r7, #71	; 0x47
 800f4bc:	4680      	mov	r8, r0
 800f4be:	d102      	bne.n	800f4c6 <__cvt+0x62>
 800f4c0:	f019 0f01 	tst.w	r9, #1
 800f4c4:	d026      	beq.n	800f514 <__cvt+0xb0>
 800f4c6:	2f46      	cmp	r7, #70	; 0x46
 800f4c8:	eb08 0906 	add.w	r9, r8, r6
 800f4cc:	d111      	bne.n	800f4f2 <__cvt+0x8e>
 800f4ce:	f898 3000 	ldrb.w	r3, [r8]
 800f4d2:	2b30      	cmp	r3, #48	; 0x30
 800f4d4:	d10a      	bne.n	800f4ec <__cvt+0x88>
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	2300      	movs	r3, #0
 800f4da:	4620      	mov	r0, r4
 800f4dc:	4629      	mov	r1, r5
 800f4de:	f7f1 fb13 	bl	8000b08 <__aeabi_dcmpeq>
 800f4e2:	b918      	cbnz	r0, 800f4ec <__cvt+0x88>
 800f4e4:	f1c6 0601 	rsb	r6, r6, #1
 800f4e8:	f8ca 6000 	str.w	r6, [sl]
 800f4ec:	f8da 3000 	ldr.w	r3, [sl]
 800f4f0:	4499      	add	r9, r3
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	4620      	mov	r0, r4
 800f4f8:	4629      	mov	r1, r5
 800f4fa:	f7f1 fb05 	bl	8000b08 <__aeabi_dcmpeq>
 800f4fe:	b938      	cbnz	r0, 800f510 <__cvt+0xac>
 800f500:	2230      	movs	r2, #48	; 0x30
 800f502:	9b03      	ldr	r3, [sp, #12]
 800f504:	454b      	cmp	r3, r9
 800f506:	d205      	bcs.n	800f514 <__cvt+0xb0>
 800f508:	1c59      	adds	r1, r3, #1
 800f50a:	9103      	str	r1, [sp, #12]
 800f50c:	701a      	strb	r2, [r3, #0]
 800f50e:	e7f8      	b.n	800f502 <__cvt+0x9e>
 800f510:	f8cd 900c 	str.w	r9, [sp, #12]
 800f514:	9b03      	ldr	r3, [sp, #12]
 800f516:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f518:	eba3 0308 	sub.w	r3, r3, r8
 800f51c:	4640      	mov	r0, r8
 800f51e:	6013      	str	r3, [r2, #0]
 800f520:	b004      	add	sp, #16
 800f522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800f526 <__exponent>:
 800f526:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f528:	2900      	cmp	r1, #0
 800f52a:	4604      	mov	r4, r0
 800f52c:	bfba      	itte	lt
 800f52e:	4249      	neglt	r1, r1
 800f530:	232d      	movlt	r3, #45	; 0x2d
 800f532:	232b      	movge	r3, #43	; 0x2b
 800f534:	2909      	cmp	r1, #9
 800f536:	f804 2b02 	strb.w	r2, [r4], #2
 800f53a:	7043      	strb	r3, [r0, #1]
 800f53c:	dd20      	ble.n	800f580 <__exponent+0x5a>
 800f53e:	f10d 0307 	add.w	r3, sp, #7
 800f542:	461f      	mov	r7, r3
 800f544:	260a      	movs	r6, #10
 800f546:	fb91 f5f6 	sdiv	r5, r1, r6
 800f54a:	fb06 1115 	mls	r1, r6, r5, r1
 800f54e:	3130      	adds	r1, #48	; 0x30
 800f550:	2d09      	cmp	r5, #9
 800f552:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f556:	f103 32ff 	add.w	r2, r3, #4294967295
 800f55a:	4629      	mov	r1, r5
 800f55c:	dc09      	bgt.n	800f572 <__exponent+0x4c>
 800f55e:	3130      	adds	r1, #48	; 0x30
 800f560:	3b02      	subs	r3, #2
 800f562:	f802 1c01 	strb.w	r1, [r2, #-1]
 800f566:	42bb      	cmp	r3, r7
 800f568:	4622      	mov	r2, r4
 800f56a:	d304      	bcc.n	800f576 <__exponent+0x50>
 800f56c:	1a10      	subs	r0, r2, r0
 800f56e:	b003      	add	sp, #12
 800f570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f572:	4613      	mov	r3, r2
 800f574:	e7e7      	b.n	800f546 <__exponent+0x20>
 800f576:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f57a:	f804 2b01 	strb.w	r2, [r4], #1
 800f57e:	e7f2      	b.n	800f566 <__exponent+0x40>
 800f580:	2330      	movs	r3, #48	; 0x30
 800f582:	4419      	add	r1, r3
 800f584:	7083      	strb	r3, [r0, #2]
 800f586:	1d02      	adds	r2, r0, #4
 800f588:	70c1      	strb	r1, [r0, #3]
 800f58a:	e7ef      	b.n	800f56c <__exponent+0x46>

0800f58c <_printf_float>:
 800f58c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f590:	b08d      	sub	sp, #52	; 0x34
 800f592:	460c      	mov	r4, r1
 800f594:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800f598:	4616      	mov	r6, r2
 800f59a:	461f      	mov	r7, r3
 800f59c:	4605      	mov	r5, r0
 800f59e:	f001 fce9 	bl	8010f74 <_localeconv_r>
 800f5a2:	6803      	ldr	r3, [r0, #0]
 800f5a4:	9304      	str	r3, [sp, #16]
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	f7f0 fe32 	bl	8000210 <strlen>
 800f5ac:	2300      	movs	r3, #0
 800f5ae:	930a      	str	r3, [sp, #40]	; 0x28
 800f5b0:	f8d8 3000 	ldr.w	r3, [r8]
 800f5b4:	9005      	str	r0, [sp, #20]
 800f5b6:	3307      	adds	r3, #7
 800f5b8:	f023 0307 	bic.w	r3, r3, #7
 800f5bc:	f103 0208 	add.w	r2, r3, #8
 800f5c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f5c4:	f8d4 b000 	ldr.w	fp, [r4]
 800f5c8:	f8c8 2000 	str.w	r2, [r8]
 800f5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5d0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f5d4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f5d8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f5dc:	9307      	str	r3, [sp, #28]
 800f5de:	f8cd 8018 	str.w	r8, [sp, #24]
 800f5e2:	f04f 32ff 	mov.w	r2, #4294967295
 800f5e6:	4ba7      	ldr	r3, [pc, #668]	; (800f884 <_printf_float+0x2f8>)
 800f5e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5ec:	f7f1 fabe 	bl	8000b6c <__aeabi_dcmpun>
 800f5f0:	bb70      	cbnz	r0, 800f650 <_printf_float+0xc4>
 800f5f2:	f04f 32ff 	mov.w	r2, #4294967295
 800f5f6:	4ba3      	ldr	r3, [pc, #652]	; (800f884 <_printf_float+0x2f8>)
 800f5f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5fc:	f7f1 fa98 	bl	8000b30 <__aeabi_dcmple>
 800f600:	bb30      	cbnz	r0, 800f650 <_printf_float+0xc4>
 800f602:	2200      	movs	r2, #0
 800f604:	2300      	movs	r3, #0
 800f606:	4640      	mov	r0, r8
 800f608:	4649      	mov	r1, r9
 800f60a:	f7f1 fa87 	bl	8000b1c <__aeabi_dcmplt>
 800f60e:	b110      	cbz	r0, 800f616 <_printf_float+0x8a>
 800f610:	232d      	movs	r3, #45	; 0x2d
 800f612:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f616:	4a9c      	ldr	r2, [pc, #624]	; (800f888 <_printf_float+0x2fc>)
 800f618:	4b9c      	ldr	r3, [pc, #624]	; (800f88c <_printf_float+0x300>)
 800f61a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f61e:	bf8c      	ite	hi
 800f620:	4690      	movhi	r8, r2
 800f622:	4698      	movls	r8, r3
 800f624:	2303      	movs	r3, #3
 800f626:	f02b 0204 	bic.w	r2, fp, #4
 800f62a:	6123      	str	r3, [r4, #16]
 800f62c:	6022      	str	r2, [r4, #0]
 800f62e:	f04f 0900 	mov.w	r9, #0
 800f632:	9700      	str	r7, [sp, #0]
 800f634:	4633      	mov	r3, r6
 800f636:	aa0b      	add	r2, sp, #44	; 0x2c
 800f638:	4621      	mov	r1, r4
 800f63a:	4628      	mov	r0, r5
 800f63c:	f000 f9e6 	bl	800fa0c <_printf_common>
 800f640:	3001      	adds	r0, #1
 800f642:	f040 808d 	bne.w	800f760 <_printf_float+0x1d4>
 800f646:	f04f 30ff 	mov.w	r0, #4294967295
 800f64a:	b00d      	add	sp, #52	; 0x34
 800f64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f650:	4642      	mov	r2, r8
 800f652:	464b      	mov	r3, r9
 800f654:	4640      	mov	r0, r8
 800f656:	4649      	mov	r1, r9
 800f658:	f7f1 fa88 	bl	8000b6c <__aeabi_dcmpun>
 800f65c:	b110      	cbz	r0, 800f664 <_printf_float+0xd8>
 800f65e:	4a8c      	ldr	r2, [pc, #560]	; (800f890 <_printf_float+0x304>)
 800f660:	4b8c      	ldr	r3, [pc, #560]	; (800f894 <_printf_float+0x308>)
 800f662:	e7da      	b.n	800f61a <_printf_float+0x8e>
 800f664:	6861      	ldr	r1, [r4, #4]
 800f666:	1c4b      	adds	r3, r1, #1
 800f668:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800f66c:	a80a      	add	r0, sp, #40	; 0x28
 800f66e:	d13e      	bne.n	800f6ee <_printf_float+0x162>
 800f670:	2306      	movs	r3, #6
 800f672:	6063      	str	r3, [r4, #4]
 800f674:	2300      	movs	r3, #0
 800f676:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f67a:	ab09      	add	r3, sp, #36	; 0x24
 800f67c:	9300      	str	r3, [sp, #0]
 800f67e:	ec49 8b10 	vmov	d0, r8, r9
 800f682:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f686:	6022      	str	r2, [r4, #0]
 800f688:	f8cd a004 	str.w	sl, [sp, #4]
 800f68c:	6861      	ldr	r1, [r4, #4]
 800f68e:	4628      	mov	r0, r5
 800f690:	f7ff fee8 	bl	800f464 <__cvt>
 800f694:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800f698:	2b47      	cmp	r3, #71	; 0x47
 800f69a:	4680      	mov	r8, r0
 800f69c:	d109      	bne.n	800f6b2 <_printf_float+0x126>
 800f69e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6a0:	1cd8      	adds	r0, r3, #3
 800f6a2:	db02      	blt.n	800f6aa <_printf_float+0x11e>
 800f6a4:	6862      	ldr	r2, [r4, #4]
 800f6a6:	4293      	cmp	r3, r2
 800f6a8:	dd47      	ble.n	800f73a <_printf_float+0x1ae>
 800f6aa:	f1aa 0a02 	sub.w	sl, sl, #2
 800f6ae:	fa5f fa8a 	uxtb.w	sl, sl
 800f6b2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f6b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f6b8:	d824      	bhi.n	800f704 <_printf_float+0x178>
 800f6ba:	3901      	subs	r1, #1
 800f6bc:	4652      	mov	r2, sl
 800f6be:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f6c2:	9109      	str	r1, [sp, #36]	; 0x24
 800f6c4:	f7ff ff2f 	bl	800f526 <__exponent>
 800f6c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f6ca:	1813      	adds	r3, r2, r0
 800f6cc:	2a01      	cmp	r2, #1
 800f6ce:	4681      	mov	r9, r0
 800f6d0:	6123      	str	r3, [r4, #16]
 800f6d2:	dc02      	bgt.n	800f6da <_printf_float+0x14e>
 800f6d4:	6822      	ldr	r2, [r4, #0]
 800f6d6:	07d1      	lsls	r1, r2, #31
 800f6d8:	d501      	bpl.n	800f6de <_printf_float+0x152>
 800f6da:	3301      	adds	r3, #1
 800f6dc:	6123      	str	r3, [r4, #16]
 800f6de:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d0a5      	beq.n	800f632 <_printf_float+0xa6>
 800f6e6:	232d      	movs	r3, #45	; 0x2d
 800f6e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6ec:	e7a1      	b.n	800f632 <_printf_float+0xa6>
 800f6ee:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800f6f2:	f000 8177 	beq.w	800f9e4 <_printf_float+0x458>
 800f6f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f6fa:	d1bb      	bne.n	800f674 <_printf_float+0xe8>
 800f6fc:	2900      	cmp	r1, #0
 800f6fe:	d1b9      	bne.n	800f674 <_printf_float+0xe8>
 800f700:	2301      	movs	r3, #1
 800f702:	e7b6      	b.n	800f672 <_printf_float+0xe6>
 800f704:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800f708:	d119      	bne.n	800f73e <_printf_float+0x1b2>
 800f70a:	2900      	cmp	r1, #0
 800f70c:	6863      	ldr	r3, [r4, #4]
 800f70e:	dd0c      	ble.n	800f72a <_printf_float+0x19e>
 800f710:	6121      	str	r1, [r4, #16]
 800f712:	b913      	cbnz	r3, 800f71a <_printf_float+0x18e>
 800f714:	6822      	ldr	r2, [r4, #0]
 800f716:	07d2      	lsls	r2, r2, #31
 800f718:	d502      	bpl.n	800f720 <_printf_float+0x194>
 800f71a:	3301      	adds	r3, #1
 800f71c:	440b      	add	r3, r1
 800f71e:	6123      	str	r3, [r4, #16]
 800f720:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f722:	65a3      	str	r3, [r4, #88]	; 0x58
 800f724:	f04f 0900 	mov.w	r9, #0
 800f728:	e7d9      	b.n	800f6de <_printf_float+0x152>
 800f72a:	b913      	cbnz	r3, 800f732 <_printf_float+0x1a6>
 800f72c:	6822      	ldr	r2, [r4, #0]
 800f72e:	07d0      	lsls	r0, r2, #31
 800f730:	d501      	bpl.n	800f736 <_printf_float+0x1aa>
 800f732:	3302      	adds	r3, #2
 800f734:	e7f3      	b.n	800f71e <_printf_float+0x192>
 800f736:	2301      	movs	r3, #1
 800f738:	e7f1      	b.n	800f71e <_printf_float+0x192>
 800f73a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800f73e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f742:	4293      	cmp	r3, r2
 800f744:	db05      	blt.n	800f752 <_printf_float+0x1c6>
 800f746:	6822      	ldr	r2, [r4, #0]
 800f748:	6123      	str	r3, [r4, #16]
 800f74a:	07d1      	lsls	r1, r2, #31
 800f74c:	d5e8      	bpl.n	800f720 <_printf_float+0x194>
 800f74e:	3301      	adds	r3, #1
 800f750:	e7e5      	b.n	800f71e <_printf_float+0x192>
 800f752:	2b00      	cmp	r3, #0
 800f754:	bfd4      	ite	le
 800f756:	f1c3 0302 	rsble	r3, r3, #2
 800f75a:	2301      	movgt	r3, #1
 800f75c:	4413      	add	r3, r2
 800f75e:	e7de      	b.n	800f71e <_printf_float+0x192>
 800f760:	6823      	ldr	r3, [r4, #0]
 800f762:	055a      	lsls	r2, r3, #21
 800f764:	d407      	bmi.n	800f776 <_printf_float+0x1ea>
 800f766:	6923      	ldr	r3, [r4, #16]
 800f768:	4642      	mov	r2, r8
 800f76a:	4631      	mov	r1, r6
 800f76c:	4628      	mov	r0, r5
 800f76e:	47b8      	blx	r7
 800f770:	3001      	adds	r0, #1
 800f772:	d12b      	bne.n	800f7cc <_printf_float+0x240>
 800f774:	e767      	b.n	800f646 <_printf_float+0xba>
 800f776:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f77a:	f240 80dc 	bls.w	800f936 <_printf_float+0x3aa>
 800f77e:	2200      	movs	r2, #0
 800f780:	2300      	movs	r3, #0
 800f782:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f786:	f7f1 f9bf 	bl	8000b08 <__aeabi_dcmpeq>
 800f78a:	2800      	cmp	r0, #0
 800f78c:	d033      	beq.n	800f7f6 <_printf_float+0x26a>
 800f78e:	2301      	movs	r3, #1
 800f790:	4a41      	ldr	r2, [pc, #260]	; (800f898 <_printf_float+0x30c>)
 800f792:	4631      	mov	r1, r6
 800f794:	4628      	mov	r0, r5
 800f796:	47b8      	blx	r7
 800f798:	3001      	adds	r0, #1
 800f79a:	f43f af54 	beq.w	800f646 <_printf_float+0xba>
 800f79e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f7a2:	429a      	cmp	r2, r3
 800f7a4:	db02      	blt.n	800f7ac <_printf_float+0x220>
 800f7a6:	6823      	ldr	r3, [r4, #0]
 800f7a8:	07d8      	lsls	r0, r3, #31
 800f7aa:	d50f      	bpl.n	800f7cc <_printf_float+0x240>
 800f7ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7b0:	4631      	mov	r1, r6
 800f7b2:	4628      	mov	r0, r5
 800f7b4:	47b8      	blx	r7
 800f7b6:	3001      	adds	r0, #1
 800f7b8:	f43f af45 	beq.w	800f646 <_printf_float+0xba>
 800f7bc:	f04f 0800 	mov.w	r8, #0
 800f7c0:	f104 091a 	add.w	r9, r4, #26
 800f7c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7c6:	3b01      	subs	r3, #1
 800f7c8:	4543      	cmp	r3, r8
 800f7ca:	dc09      	bgt.n	800f7e0 <_printf_float+0x254>
 800f7cc:	6823      	ldr	r3, [r4, #0]
 800f7ce:	079b      	lsls	r3, r3, #30
 800f7d0:	f100 8103 	bmi.w	800f9da <_printf_float+0x44e>
 800f7d4:	68e0      	ldr	r0, [r4, #12]
 800f7d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7d8:	4298      	cmp	r0, r3
 800f7da:	bfb8      	it	lt
 800f7dc:	4618      	movlt	r0, r3
 800f7de:	e734      	b.n	800f64a <_printf_float+0xbe>
 800f7e0:	2301      	movs	r3, #1
 800f7e2:	464a      	mov	r2, r9
 800f7e4:	4631      	mov	r1, r6
 800f7e6:	4628      	mov	r0, r5
 800f7e8:	47b8      	blx	r7
 800f7ea:	3001      	adds	r0, #1
 800f7ec:	f43f af2b 	beq.w	800f646 <_printf_float+0xba>
 800f7f0:	f108 0801 	add.w	r8, r8, #1
 800f7f4:	e7e6      	b.n	800f7c4 <_printf_float+0x238>
 800f7f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	dc2b      	bgt.n	800f854 <_printf_float+0x2c8>
 800f7fc:	2301      	movs	r3, #1
 800f7fe:	4a26      	ldr	r2, [pc, #152]	; (800f898 <_printf_float+0x30c>)
 800f800:	4631      	mov	r1, r6
 800f802:	4628      	mov	r0, r5
 800f804:	47b8      	blx	r7
 800f806:	3001      	adds	r0, #1
 800f808:	f43f af1d 	beq.w	800f646 <_printf_float+0xba>
 800f80c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f80e:	b923      	cbnz	r3, 800f81a <_printf_float+0x28e>
 800f810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f812:	b913      	cbnz	r3, 800f81a <_printf_float+0x28e>
 800f814:	6823      	ldr	r3, [r4, #0]
 800f816:	07d9      	lsls	r1, r3, #31
 800f818:	d5d8      	bpl.n	800f7cc <_printf_float+0x240>
 800f81a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f81e:	4631      	mov	r1, r6
 800f820:	4628      	mov	r0, r5
 800f822:	47b8      	blx	r7
 800f824:	3001      	adds	r0, #1
 800f826:	f43f af0e 	beq.w	800f646 <_printf_float+0xba>
 800f82a:	f04f 0900 	mov.w	r9, #0
 800f82e:	f104 0a1a 	add.w	sl, r4, #26
 800f832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f834:	425b      	negs	r3, r3
 800f836:	454b      	cmp	r3, r9
 800f838:	dc01      	bgt.n	800f83e <_printf_float+0x2b2>
 800f83a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f83c:	e794      	b.n	800f768 <_printf_float+0x1dc>
 800f83e:	2301      	movs	r3, #1
 800f840:	4652      	mov	r2, sl
 800f842:	4631      	mov	r1, r6
 800f844:	4628      	mov	r0, r5
 800f846:	47b8      	blx	r7
 800f848:	3001      	adds	r0, #1
 800f84a:	f43f aefc 	beq.w	800f646 <_printf_float+0xba>
 800f84e:	f109 0901 	add.w	r9, r9, #1
 800f852:	e7ee      	b.n	800f832 <_printf_float+0x2a6>
 800f854:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f856:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f858:	429a      	cmp	r2, r3
 800f85a:	bfa8      	it	ge
 800f85c:	461a      	movge	r2, r3
 800f85e:	2a00      	cmp	r2, #0
 800f860:	4691      	mov	r9, r2
 800f862:	dd07      	ble.n	800f874 <_printf_float+0x2e8>
 800f864:	4613      	mov	r3, r2
 800f866:	4631      	mov	r1, r6
 800f868:	4642      	mov	r2, r8
 800f86a:	4628      	mov	r0, r5
 800f86c:	47b8      	blx	r7
 800f86e:	3001      	adds	r0, #1
 800f870:	f43f aee9 	beq.w	800f646 <_printf_float+0xba>
 800f874:	f104 031a 	add.w	r3, r4, #26
 800f878:	f04f 0b00 	mov.w	fp, #0
 800f87c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f880:	9306      	str	r3, [sp, #24]
 800f882:	e015      	b.n	800f8b0 <_printf_float+0x324>
 800f884:	7fefffff 	.word	0x7fefffff
 800f888:	08013e65 	.word	0x08013e65
 800f88c:	08013e61 	.word	0x08013e61
 800f890:	08013e6d 	.word	0x08013e6d
 800f894:	08013e69 	.word	0x08013e69
 800f898:	08013e71 	.word	0x08013e71
 800f89c:	2301      	movs	r3, #1
 800f89e:	9a06      	ldr	r2, [sp, #24]
 800f8a0:	4631      	mov	r1, r6
 800f8a2:	4628      	mov	r0, r5
 800f8a4:	47b8      	blx	r7
 800f8a6:	3001      	adds	r0, #1
 800f8a8:	f43f aecd 	beq.w	800f646 <_printf_float+0xba>
 800f8ac:	f10b 0b01 	add.w	fp, fp, #1
 800f8b0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f8b4:	ebaa 0309 	sub.w	r3, sl, r9
 800f8b8:	455b      	cmp	r3, fp
 800f8ba:	dcef      	bgt.n	800f89c <_printf_float+0x310>
 800f8bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f8c0:	429a      	cmp	r2, r3
 800f8c2:	44d0      	add	r8, sl
 800f8c4:	db15      	blt.n	800f8f2 <_printf_float+0x366>
 800f8c6:	6823      	ldr	r3, [r4, #0]
 800f8c8:	07da      	lsls	r2, r3, #31
 800f8ca:	d412      	bmi.n	800f8f2 <_printf_float+0x366>
 800f8cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f8d0:	eba3 020a 	sub.w	r2, r3, sl
 800f8d4:	eba3 0a01 	sub.w	sl, r3, r1
 800f8d8:	4592      	cmp	sl, r2
 800f8da:	bfa8      	it	ge
 800f8dc:	4692      	movge	sl, r2
 800f8de:	f1ba 0f00 	cmp.w	sl, #0
 800f8e2:	dc0e      	bgt.n	800f902 <_printf_float+0x376>
 800f8e4:	f04f 0800 	mov.w	r8, #0
 800f8e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f8ec:	f104 091a 	add.w	r9, r4, #26
 800f8f0:	e019      	b.n	800f926 <_printf_float+0x39a>
 800f8f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8f6:	4631      	mov	r1, r6
 800f8f8:	4628      	mov	r0, r5
 800f8fa:	47b8      	blx	r7
 800f8fc:	3001      	adds	r0, #1
 800f8fe:	d1e5      	bne.n	800f8cc <_printf_float+0x340>
 800f900:	e6a1      	b.n	800f646 <_printf_float+0xba>
 800f902:	4653      	mov	r3, sl
 800f904:	4642      	mov	r2, r8
 800f906:	4631      	mov	r1, r6
 800f908:	4628      	mov	r0, r5
 800f90a:	47b8      	blx	r7
 800f90c:	3001      	adds	r0, #1
 800f90e:	d1e9      	bne.n	800f8e4 <_printf_float+0x358>
 800f910:	e699      	b.n	800f646 <_printf_float+0xba>
 800f912:	2301      	movs	r3, #1
 800f914:	464a      	mov	r2, r9
 800f916:	4631      	mov	r1, r6
 800f918:	4628      	mov	r0, r5
 800f91a:	47b8      	blx	r7
 800f91c:	3001      	adds	r0, #1
 800f91e:	f43f ae92 	beq.w	800f646 <_printf_float+0xba>
 800f922:	f108 0801 	add.w	r8, r8, #1
 800f926:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f92a:	1a9b      	subs	r3, r3, r2
 800f92c:	eba3 030a 	sub.w	r3, r3, sl
 800f930:	4543      	cmp	r3, r8
 800f932:	dcee      	bgt.n	800f912 <_printf_float+0x386>
 800f934:	e74a      	b.n	800f7cc <_printf_float+0x240>
 800f936:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f938:	2a01      	cmp	r2, #1
 800f93a:	dc01      	bgt.n	800f940 <_printf_float+0x3b4>
 800f93c:	07db      	lsls	r3, r3, #31
 800f93e:	d53a      	bpl.n	800f9b6 <_printf_float+0x42a>
 800f940:	2301      	movs	r3, #1
 800f942:	4642      	mov	r2, r8
 800f944:	4631      	mov	r1, r6
 800f946:	4628      	mov	r0, r5
 800f948:	47b8      	blx	r7
 800f94a:	3001      	adds	r0, #1
 800f94c:	f43f ae7b 	beq.w	800f646 <_printf_float+0xba>
 800f950:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f954:	4631      	mov	r1, r6
 800f956:	4628      	mov	r0, r5
 800f958:	47b8      	blx	r7
 800f95a:	3001      	adds	r0, #1
 800f95c:	f108 0801 	add.w	r8, r8, #1
 800f960:	f43f ae71 	beq.w	800f646 <_printf_float+0xba>
 800f964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f966:	2200      	movs	r2, #0
 800f968:	f103 3aff 	add.w	sl, r3, #4294967295
 800f96c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f970:	2300      	movs	r3, #0
 800f972:	f7f1 f8c9 	bl	8000b08 <__aeabi_dcmpeq>
 800f976:	b9c8      	cbnz	r0, 800f9ac <_printf_float+0x420>
 800f978:	4653      	mov	r3, sl
 800f97a:	4642      	mov	r2, r8
 800f97c:	4631      	mov	r1, r6
 800f97e:	4628      	mov	r0, r5
 800f980:	47b8      	blx	r7
 800f982:	3001      	adds	r0, #1
 800f984:	d10e      	bne.n	800f9a4 <_printf_float+0x418>
 800f986:	e65e      	b.n	800f646 <_printf_float+0xba>
 800f988:	2301      	movs	r3, #1
 800f98a:	4652      	mov	r2, sl
 800f98c:	4631      	mov	r1, r6
 800f98e:	4628      	mov	r0, r5
 800f990:	47b8      	blx	r7
 800f992:	3001      	adds	r0, #1
 800f994:	f43f ae57 	beq.w	800f646 <_printf_float+0xba>
 800f998:	f108 0801 	add.w	r8, r8, #1
 800f99c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f99e:	3b01      	subs	r3, #1
 800f9a0:	4543      	cmp	r3, r8
 800f9a2:	dcf1      	bgt.n	800f988 <_printf_float+0x3fc>
 800f9a4:	464b      	mov	r3, r9
 800f9a6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f9aa:	e6de      	b.n	800f76a <_printf_float+0x1de>
 800f9ac:	f04f 0800 	mov.w	r8, #0
 800f9b0:	f104 0a1a 	add.w	sl, r4, #26
 800f9b4:	e7f2      	b.n	800f99c <_printf_float+0x410>
 800f9b6:	2301      	movs	r3, #1
 800f9b8:	e7df      	b.n	800f97a <_printf_float+0x3ee>
 800f9ba:	2301      	movs	r3, #1
 800f9bc:	464a      	mov	r2, r9
 800f9be:	4631      	mov	r1, r6
 800f9c0:	4628      	mov	r0, r5
 800f9c2:	47b8      	blx	r7
 800f9c4:	3001      	adds	r0, #1
 800f9c6:	f43f ae3e 	beq.w	800f646 <_printf_float+0xba>
 800f9ca:	f108 0801 	add.w	r8, r8, #1
 800f9ce:	68e3      	ldr	r3, [r4, #12]
 800f9d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f9d2:	1a9b      	subs	r3, r3, r2
 800f9d4:	4543      	cmp	r3, r8
 800f9d6:	dcf0      	bgt.n	800f9ba <_printf_float+0x42e>
 800f9d8:	e6fc      	b.n	800f7d4 <_printf_float+0x248>
 800f9da:	f04f 0800 	mov.w	r8, #0
 800f9de:	f104 0919 	add.w	r9, r4, #25
 800f9e2:	e7f4      	b.n	800f9ce <_printf_float+0x442>
 800f9e4:	2900      	cmp	r1, #0
 800f9e6:	f43f ae8b 	beq.w	800f700 <_printf_float+0x174>
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f9f0:	ab09      	add	r3, sp, #36	; 0x24
 800f9f2:	9300      	str	r3, [sp, #0]
 800f9f4:	ec49 8b10 	vmov	d0, r8, r9
 800f9f8:	6022      	str	r2, [r4, #0]
 800f9fa:	f8cd a004 	str.w	sl, [sp, #4]
 800f9fe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fa02:	4628      	mov	r0, r5
 800fa04:	f7ff fd2e 	bl	800f464 <__cvt>
 800fa08:	4680      	mov	r8, r0
 800fa0a:	e648      	b.n	800f69e <_printf_float+0x112>

0800fa0c <_printf_common>:
 800fa0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa10:	4691      	mov	r9, r2
 800fa12:	461f      	mov	r7, r3
 800fa14:	688a      	ldr	r2, [r1, #8]
 800fa16:	690b      	ldr	r3, [r1, #16]
 800fa18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fa1c:	4293      	cmp	r3, r2
 800fa1e:	bfb8      	it	lt
 800fa20:	4613      	movlt	r3, r2
 800fa22:	f8c9 3000 	str.w	r3, [r9]
 800fa26:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fa2a:	4606      	mov	r6, r0
 800fa2c:	460c      	mov	r4, r1
 800fa2e:	b112      	cbz	r2, 800fa36 <_printf_common+0x2a>
 800fa30:	3301      	adds	r3, #1
 800fa32:	f8c9 3000 	str.w	r3, [r9]
 800fa36:	6823      	ldr	r3, [r4, #0]
 800fa38:	0699      	lsls	r1, r3, #26
 800fa3a:	bf42      	ittt	mi
 800fa3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800fa40:	3302      	addmi	r3, #2
 800fa42:	f8c9 3000 	strmi.w	r3, [r9]
 800fa46:	6825      	ldr	r5, [r4, #0]
 800fa48:	f015 0506 	ands.w	r5, r5, #6
 800fa4c:	d107      	bne.n	800fa5e <_printf_common+0x52>
 800fa4e:	f104 0a19 	add.w	sl, r4, #25
 800fa52:	68e3      	ldr	r3, [r4, #12]
 800fa54:	f8d9 2000 	ldr.w	r2, [r9]
 800fa58:	1a9b      	subs	r3, r3, r2
 800fa5a:	42ab      	cmp	r3, r5
 800fa5c:	dc28      	bgt.n	800fab0 <_printf_common+0xa4>
 800fa5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800fa62:	6822      	ldr	r2, [r4, #0]
 800fa64:	3300      	adds	r3, #0
 800fa66:	bf18      	it	ne
 800fa68:	2301      	movne	r3, #1
 800fa6a:	0692      	lsls	r2, r2, #26
 800fa6c:	d42d      	bmi.n	800faca <_printf_common+0xbe>
 800fa6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fa72:	4639      	mov	r1, r7
 800fa74:	4630      	mov	r0, r6
 800fa76:	47c0      	blx	r8
 800fa78:	3001      	adds	r0, #1
 800fa7a:	d020      	beq.n	800fabe <_printf_common+0xb2>
 800fa7c:	6823      	ldr	r3, [r4, #0]
 800fa7e:	68e5      	ldr	r5, [r4, #12]
 800fa80:	f8d9 2000 	ldr.w	r2, [r9]
 800fa84:	f003 0306 	and.w	r3, r3, #6
 800fa88:	2b04      	cmp	r3, #4
 800fa8a:	bf08      	it	eq
 800fa8c:	1aad      	subeq	r5, r5, r2
 800fa8e:	68a3      	ldr	r3, [r4, #8]
 800fa90:	6922      	ldr	r2, [r4, #16]
 800fa92:	bf0c      	ite	eq
 800fa94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fa98:	2500      	movne	r5, #0
 800fa9a:	4293      	cmp	r3, r2
 800fa9c:	bfc4      	itt	gt
 800fa9e:	1a9b      	subgt	r3, r3, r2
 800faa0:	18ed      	addgt	r5, r5, r3
 800faa2:	f04f 0900 	mov.w	r9, #0
 800faa6:	341a      	adds	r4, #26
 800faa8:	454d      	cmp	r5, r9
 800faaa:	d11a      	bne.n	800fae2 <_printf_common+0xd6>
 800faac:	2000      	movs	r0, #0
 800faae:	e008      	b.n	800fac2 <_printf_common+0xb6>
 800fab0:	2301      	movs	r3, #1
 800fab2:	4652      	mov	r2, sl
 800fab4:	4639      	mov	r1, r7
 800fab6:	4630      	mov	r0, r6
 800fab8:	47c0      	blx	r8
 800faba:	3001      	adds	r0, #1
 800fabc:	d103      	bne.n	800fac6 <_printf_common+0xba>
 800fabe:	f04f 30ff 	mov.w	r0, #4294967295
 800fac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fac6:	3501      	adds	r5, #1
 800fac8:	e7c3      	b.n	800fa52 <_printf_common+0x46>
 800faca:	18e1      	adds	r1, r4, r3
 800facc:	1c5a      	adds	r2, r3, #1
 800face:	2030      	movs	r0, #48	; 0x30
 800fad0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fad4:	4422      	add	r2, r4
 800fad6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fada:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fade:	3302      	adds	r3, #2
 800fae0:	e7c5      	b.n	800fa6e <_printf_common+0x62>
 800fae2:	2301      	movs	r3, #1
 800fae4:	4622      	mov	r2, r4
 800fae6:	4639      	mov	r1, r7
 800fae8:	4630      	mov	r0, r6
 800faea:	47c0      	blx	r8
 800faec:	3001      	adds	r0, #1
 800faee:	d0e6      	beq.n	800fabe <_printf_common+0xb2>
 800faf0:	f109 0901 	add.w	r9, r9, #1
 800faf4:	e7d8      	b.n	800faa8 <_printf_common+0x9c>
	...

0800faf8 <_printf_i>:
 800faf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fafc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800fb00:	460c      	mov	r4, r1
 800fb02:	7e09      	ldrb	r1, [r1, #24]
 800fb04:	b085      	sub	sp, #20
 800fb06:	296e      	cmp	r1, #110	; 0x6e
 800fb08:	4617      	mov	r7, r2
 800fb0a:	4606      	mov	r6, r0
 800fb0c:	4698      	mov	r8, r3
 800fb0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fb10:	f000 80b3 	beq.w	800fc7a <_printf_i+0x182>
 800fb14:	d822      	bhi.n	800fb5c <_printf_i+0x64>
 800fb16:	2963      	cmp	r1, #99	; 0x63
 800fb18:	d036      	beq.n	800fb88 <_printf_i+0x90>
 800fb1a:	d80a      	bhi.n	800fb32 <_printf_i+0x3a>
 800fb1c:	2900      	cmp	r1, #0
 800fb1e:	f000 80b9 	beq.w	800fc94 <_printf_i+0x19c>
 800fb22:	2958      	cmp	r1, #88	; 0x58
 800fb24:	f000 8083 	beq.w	800fc2e <_printf_i+0x136>
 800fb28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fb2c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800fb30:	e032      	b.n	800fb98 <_printf_i+0xa0>
 800fb32:	2964      	cmp	r1, #100	; 0x64
 800fb34:	d001      	beq.n	800fb3a <_printf_i+0x42>
 800fb36:	2969      	cmp	r1, #105	; 0x69
 800fb38:	d1f6      	bne.n	800fb28 <_printf_i+0x30>
 800fb3a:	6820      	ldr	r0, [r4, #0]
 800fb3c:	6813      	ldr	r3, [r2, #0]
 800fb3e:	0605      	lsls	r5, r0, #24
 800fb40:	f103 0104 	add.w	r1, r3, #4
 800fb44:	d52a      	bpl.n	800fb9c <_printf_i+0xa4>
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	6011      	str	r1, [r2, #0]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	da03      	bge.n	800fb56 <_printf_i+0x5e>
 800fb4e:	222d      	movs	r2, #45	; 0x2d
 800fb50:	425b      	negs	r3, r3
 800fb52:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800fb56:	486f      	ldr	r0, [pc, #444]	; (800fd14 <_printf_i+0x21c>)
 800fb58:	220a      	movs	r2, #10
 800fb5a:	e039      	b.n	800fbd0 <_printf_i+0xd8>
 800fb5c:	2973      	cmp	r1, #115	; 0x73
 800fb5e:	f000 809d 	beq.w	800fc9c <_printf_i+0x1a4>
 800fb62:	d808      	bhi.n	800fb76 <_printf_i+0x7e>
 800fb64:	296f      	cmp	r1, #111	; 0x6f
 800fb66:	d020      	beq.n	800fbaa <_printf_i+0xb2>
 800fb68:	2970      	cmp	r1, #112	; 0x70
 800fb6a:	d1dd      	bne.n	800fb28 <_printf_i+0x30>
 800fb6c:	6823      	ldr	r3, [r4, #0]
 800fb6e:	f043 0320 	orr.w	r3, r3, #32
 800fb72:	6023      	str	r3, [r4, #0]
 800fb74:	e003      	b.n	800fb7e <_printf_i+0x86>
 800fb76:	2975      	cmp	r1, #117	; 0x75
 800fb78:	d017      	beq.n	800fbaa <_printf_i+0xb2>
 800fb7a:	2978      	cmp	r1, #120	; 0x78
 800fb7c:	d1d4      	bne.n	800fb28 <_printf_i+0x30>
 800fb7e:	2378      	movs	r3, #120	; 0x78
 800fb80:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fb84:	4864      	ldr	r0, [pc, #400]	; (800fd18 <_printf_i+0x220>)
 800fb86:	e055      	b.n	800fc34 <_printf_i+0x13c>
 800fb88:	6813      	ldr	r3, [r2, #0]
 800fb8a:	1d19      	adds	r1, r3, #4
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	6011      	str	r1, [r2, #0]
 800fb90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fb94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fb98:	2301      	movs	r3, #1
 800fb9a:	e08c      	b.n	800fcb6 <_printf_i+0x1be>
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	6011      	str	r1, [r2, #0]
 800fba0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fba4:	bf18      	it	ne
 800fba6:	b21b      	sxthne	r3, r3
 800fba8:	e7cf      	b.n	800fb4a <_printf_i+0x52>
 800fbaa:	6813      	ldr	r3, [r2, #0]
 800fbac:	6825      	ldr	r5, [r4, #0]
 800fbae:	1d18      	adds	r0, r3, #4
 800fbb0:	6010      	str	r0, [r2, #0]
 800fbb2:	0628      	lsls	r0, r5, #24
 800fbb4:	d501      	bpl.n	800fbba <_printf_i+0xc2>
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	e002      	b.n	800fbc0 <_printf_i+0xc8>
 800fbba:	0668      	lsls	r0, r5, #25
 800fbbc:	d5fb      	bpl.n	800fbb6 <_printf_i+0xbe>
 800fbbe:	881b      	ldrh	r3, [r3, #0]
 800fbc0:	4854      	ldr	r0, [pc, #336]	; (800fd14 <_printf_i+0x21c>)
 800fbc2:	296f      	cmp	r1, #111	; 0x6f
 800fbc4:	bf14      	ite	ne
 800fbc6:	220a      	movne	r2, #10
 800fbc8:	2208      	moveq	r2, #8
 800fbca:	2100      	movs	r1, #0
 800fbcc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fbd0:	6865      	ldr	r5, [r4, #4]
 800fbd2:	60a5      	str	r5, [r4, #8]
 800fbd4:	2d00      	cmp	r5, #0
 800fbd6:	f2c0 8095 	blt.w	800fd04 <_printf_i+0x20c>
 800fbda:	6821      	ldr	r1, [r4, #0]
 800fbdc:	f021 0104 	bic.w	r1, r1, #4
 800fbe0:	6021      	str	r1, [r4, #0]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d13d      	bne.n	800fc62 <_printf_i+0x16a>
 800fbe6:	2d00      	cmp	r5, #0
 800fbe8:	f040 808e 	bne.w	800fd08 <_printf_i+0x210>
 800fbec:	4665      	mov	r5, ip
 800fbee:	2a08      	cmp	r2, #8
 800fbf0:	d10b      	bne.n	800fc0a <_printf_i+0x112>
 800fbf2:	6823      	ldr	r3, [r4, #0]
 800fbf4:	07db      	lsls	r3, r3, #31
 800fbf6:	d508      	bpl.n	800fc0a <_printf_i+0x112>
 800fbf8:	6923      	ldr	r3, [r4, #16]
 800fbfa:	6862      	ldr	r2, [r4, #4]
 800fbfc:	429a      	cmp	r2, r3
 800fbfe:	bfde      	ittt	le
 800fc00:	2330      	movle	r3, #48	; 0x30
 800fc02:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fc06:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fc0a:	ebac 0305 	sub.w	r3, ip, r5
 800fc0e:	6123      	str	r3, [r4, #16]
 800fc10:	f8cd 8000 	str.w	r8, [sp]
 800fc14:	463b      	mov	r3, r7
 800fc16:	aa03      	add	r2, sp, #12
 800fc18:	4621      	mov	r1, r4
 800fc1a:	4630      	mov	r0, r6
 800fc1c:	f7ff fef6 	bl	800fa0c <_printf_common>
 800fc20:	3001      	adds	r0, #1
 800fc22:	d14d      	bne.n	800fcc0 <_printf_i+0x1c8>
 800fc24:	f04f 30ff 	mov.w	r0, #4294967295
 800fc28:	b005      	add	sp, #20
 800fc2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc2e:	4839      	ldr	r0, [pc, #228]	; (800fd14 <_printf_i+0x21c>)
 800fc30:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800fc34:	6813      	ldr	r3, [r2, #0]
 800fc36:	6821      	ldr	r1, [r4, #0]
 800fc38:	1d1d      	adds	r5, r3, #4
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	6015      	str	r5, [r2, #0]
 800fc3e:	060a      	lsls	r2, r1, #24
 800fc40:	d50b      	bpl.n	800fc5a <_printf_i+0x162>
 800fc42:	07ca      	lsls	r2, r1, #31
 800fc44:	bf44      	itt	mi
 800fc46:	f041 0120 	orrmi.w	r1, r1, #32
 800fc4a:	6021      	strmi	r1, [r4, #0]
 800fc4c:	b91b      	cbnz	r3, 800fc56 <_printf_i+0x15e>
 800fc4e:	6822      	ldr	r2, [r4, #0]
 800fc50:	f022 0220 	bic.w	r2, r2, #32
 800fc54:	6022      	str	r2, [r4, #0]
 800fc56:	2210      	movs	r2, #16
 800fc58:	e7b7      	b.n	800fbca <_printf_i+0xd2>
 800fc5a:	064d      	lsls	r5, r1, #25
 800fc5c:	bf48      	it	mi
 800fc5e:	b29b      	uxthmi	r3, r3
 800fc60:	e7ef      	b.n	800fc42 <_printf_i+0x14a>
 800fc62:	4665      	mov	r5, ip
 800fc64:	fbb3 f1f2 	udiv	r1, r3, r2
 800fc68:	fb02 3311 	mls	r3, r2, r1, r3
 800fc6c:	5cc3      	ldrb	r3, [r0, r3]
 800fc6e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800fc72:	460b      	mov	r3, r1
 800fc74:	2900      	cmp	r1, #0
 800fc76:	d1f5      	bne.n	800fc64 <_printf_i+0x16c>
 800fc78:	e7b9      	b.n	800fbee <_printf_i+0xf6>
 800fc7a:	6813      	ldr	r3, [r2, #0]
 800fc7c:	6825      	ldr	r5, [r4, #0]
 800fc7e:	6961      	ldr	r1, [r4, #20]
 800fc80:	1d18      	adds	r0, r3, #4
 800fc82:	6010      	str	r0, [r2, #0]
 800fc84:	0628      	lsls	r0, r5, #24
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	d501      	bpl.n	800fc8e <_printf_i+0x196>
 800fc8a:	6019      	str	r1, [r3, #0]
 800fc8c:	e002      	b.n	800fc94 <_printf_i+0x19c>
 800fc8e:	066a      	lsls	r2, r5, #25
 800fc90:	d5fb      	bpl.n	800fc8a <_printf_i+0x192>
 800fc92:	8019      	strh	r1, [r3, #0]
 800fc94:	2300      	movs	r3, #0
 800fc96:	6123      	str	r3, [r4, #16]
 800fc98:	4665      	mov	r5, ip
 800fc9a:	e7b9      	b.n	800fc10 <_printf_i+0x118>
 800fc9c:	6813      	ldr	r3, [r2, #0]
 800fc9e:	1d19      	adds	r1, r3, #4
 800fca0:	6011      	str	r1, [r2, #0]
 800fca2:	681d      	ldr	r5, [r3, #0]
 800fca4:	6862      	ldr	r2, [r4, #4]
 800fca6:	2100      	movs	r1, #0
 800fca8:	4628      	mov	r0, r5
 800fcaa:	f7f0 fab9 	bl	8000220 <memchr>
 800fcae:	b108      	cbz	r0, 800fcb4 <_printf_i+0x1bc>
 800fcb0:	1b40      	subs	r0, r0, r5
 800fcb2:	6060      	str	r0, [r4, #4]
 800fcb4:	6863      	ldr	r3, [r4, #4]
 800fcb6:	6123      	str	r3, [r4, #16]
 800fcb8:	2300      	movs	r3, #0
 800fcba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fcbe:	e7a7      	b.n	800fc10 <_printf_i+0x118>
 800fcc0:	6923      	ldr	r3, [r4, #16]
 800fcc2:	462a      	mov	r2, r5
 800fcc4:	4639      	mov	r1, r7
 800fcc6:	4630      	mov	r0, r6
 800fcc8:	47c0      	blx	r8
 800fcca:	3001      	adds	r0, #1
 800fccc:	d0aa      	beq.n	800fc24 <_printf_i+0x12c>
 800fcce:	6823      	ldr	r3, [r4, #0]
 800fcd0:	079b      	lsls	r3, r3, #30
 800fcd2:	d413      	bmi.n	800fcfc <_printf_i+0x204>
 800fcd4:	68e0      	ldr	r0, [r4, #12]
 800fcd6:	9b03      	ldr	r3, [sp, #12]
 800fcd8:	4298      	cmp	r0, r3
 800fcda:	bfb8      	it	lt
 800fcdc:	4618      	movlt	r0, r3
 800fcde:	e7a3      	b.n	800fc28 <_printf_i+0x130>
 800fce0:	2301      	movs	r3, #1
 800fce2:	464a      	mov	r2, r9
 800fce4:	4639      	mov	r1, r7
 800fce6:	4630      	mov	r0, r6
 800fce8:	47c0      	blx	r8
 800fcea:	3001      	adds	r0, #1
 800fcec:	d09a      	beq.n	800fc24 <_printf_i+0x12c>
 800fcee:	3501      	adds	r5, #1
 800fcf0:	68e3      	ldr	r3, [r4, #12]
 800fcf2:	9a03      	ldr	r2, [sp, #12]
 800fcf4:	1a9b      	subs	r3, r3, r2
 800fcf6:	42ab      	cmp	r3, r5
 800fcf8:	dcf2      	bgt.n	800fce0 <_printf_i+0x1e8>
 800fcfa:	e7eb      	b.n	800fcd4 <_printf_i+0x1dc>
 800fcfc:	2500      	movs	r5, #0
 800fcfe:	f104 0919 	add.w	r9, r4, #25
 800fd02:	e7f5      	b.n	800fcf0 <_printf_i+0x1f8>
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d1ac      	bne.n	800fc62 <_printf_i+0x16a>
 800fd08:	7803      	ldrb	r3, [r0, #0]
 800fd0a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fd0e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd12:	e76c      	b.n	800fbee <_printf_i+0xf6>
 800fd14:	08013e73 	.word	0x08013e73
 800fd18:	08013e84 	.word	0x08013e84

0800fd1c <copysign>:
 800fd1c:	ec51 0b10 	vmov	r0, r1, d0
 800fd20:	ee11 0a90 	vmov	r0, s3
 800fd24:	ee10 2a10 	vmov	r2, s0
 800fd28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fd2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800fd30:	ea41 0300 	orr.w	r3, r1, r0
 800fd34:	ec43 2b10 	vmov	d0, r2, r3
 800fd38:	4770      	bx	lr
	...

0800fd3c <_sbrk_r>:
 800fd3c:	b538      	push	{r3, r4, r5, lr}
 800fd3e:	4c06      	ldr	r4, [pc, #24]	; (800fd58 <_sbrk_r+0x1c>)
 800fd40:	2300      	movs	r3, #0
 800fd42:	4605      	mov	r5, r0
 800fd44:	4608      	mov	r0, r1
 800fd46:	6023      	str	r3, [r4, #0]
 800fd48:	f7f4 f982 	bl	8004050 <_sbrk>
 800fd4c:	1c43      	adds	r3, r0, #1
 800fd4e:	d102      	bne.n	800fd56 <_sbrk_r+0x1a>
 800fd50:	6823      	ldr	r3, [r4, #0]
 800fd52:	b103      	cbz	r3, 800fd56 <_sbrk_r+0x1a>
 800fd54:	602b      	str	r3, [r5, #0]
 800fd56:	bd38      	pop	{r3, r4, r5, pc}
 800fd58:	20006324 	.word	0x20006324

0800fd5c <siprintf>:
 800fd5c:	b40e      	push	{r1, r2, r3}
 800fd5e:	b500      	push	{lr}
 800fd60:	b09c      	sub	sp, #112	; 0x70
 800fd62:	ab1d      	add	r3, sp, #116	; 0x74
 800fd64:	9002      	str	r0, [sp, #8]
 800fd66:	9006      	str	r0, [sp, #24]
 800fd68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fd6c:	4809      	ldr	r0, [pc, #36]	; (800fd94 <siprintf+0x38>)
 800fd6e:	9107      	str	r1, [sp, #28]
 800fd70:	9104      	str	r1, [sp, #16]
 800fd72:	4909      	ldr	r1, [pc, #36]	; (800fd98 <siprintf+0x3c>)
 800fd74:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd78:	9105      	str	r1, [sp, #20]
 800fd7a:	6800      	ldr	r0, [r0, #0]
 800fd7c:	9301      	str	r3, [sp, #4]
 800fd7e:	a902      	add	r1, sp, #8
 800fd80:	f001 fd00 	bl	8011784 <_svfiprintf_r>
 800fd84:	9b02      	ldr	r3, [sp, #8]
 800fd86:	2200      	movs	r2, #0
 800fd88:	701a      	strb	r2, [r3, #0]
 800fd8a:	b01c      	add	sp, #112	; 0x70
 800fd8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fd90:	b003      	add	sp, #12
 800fd92:	4770      	bx	lr
 800fd94:	200001b4 	.word	0x200001b4
 800fd98:	ffff0208 	.word	0xffff0208

0800fd9c <__sread>:
 800fd9c:	b510      	push	{r4, lr}
 800fd9e:	460c      	mov	r4, r1
 800fda0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fda4:	f001 fde6 	bl	8011974 <_read_r>
 800fda8:	2800      	cmp	r0, #0
 800fdaa:	bfab      	itete	ge
 800fdac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fdae:	89a3      	ldrhlt	r3, [r4, #12]
 800fdb0:	181b      	addge	r3, r3, r0
 800fdb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fdb6:	bfac      	ite	ge
 800fdb8:	6563      	strge	r3, [r4, #84]	; 0x54
 800fdba:	81a3      	strhlt	r3, [r4, #12]
 800fdbc:	bd10      	pop	{r4, pc}

0800fdbe <__swrite>:
 800fdbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdc2:	461f      	mov	r7, r3
 800fdc4:	898b      	ldrh	r3, [r1, #12]
 800fdc6:	05db      	lsls	r3, r3, #23
 800fdc8:	4605      	mov	r5, r0
 800fdca:	460c      	mov	r4, r1
 800fdcc:	4616      	mov	r6, r2
 800fdce:	d505      	bpl.n	800fddc <__swrite+0x1e>
 800fdd0:	2302      	movs	r3, #2
 800fdd2:	2200      	movs	r2, #0
 800fdd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdd8:	f001 f8da 	bl	8010f90 <_lseek_r>
 800fddc:	89a3      	ldrh	r3, [r4, #12]
 800fdde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fde2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fde6:	81a3      	strh	r3, [r4, #12]
 800fde8:	4632      	mov	r2, r6
 800fdea:	463b      	mov	r3, r7
 800fdec:	4628      	mov	r0, r5
 800fdee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fdf2:	f000 b869 	b.w	800fec8 <_write_r>

0800fdf6 <__sseek>:
 800fdf6:	b510      	push	{r4, lr}
 800fdf8:	460c      	mov	r4, r1
 800fdfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdfe:	f001 f8c7 	bl	8010f90 <_lseek_r>
 800fe02:	1c43      	adds	r3, r0, #1
 800fe04:	89a3      	ldrh	r3, [r4, #12]
 800fe06:	bf15      	itete	ne
 800fe08:	6560      	strne	r0, [r4, #84]	; 0x54
 800fe0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fe0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fe12:	81a3      	strheq	r3, [r4, #12]
 800fe14:	bf18      	it	ne
 800fe16:	81a3      	strhne	r3, [r4, #12]
 800fe18:	bd10      	pop	{r4, pc}

0800fe1a <__sclose>:
 800fe1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe1e:	f000 b8db 	b.w	800ffd8 <_close_r>
	...

0800fe24 <__swbuf_r>:
 800fe24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe26:	460e      	mov	r6, r1
 800fe28:	4614      	mov	r4, r2
 800fe2a:	4605      	mov	r5, r0
 800fe2c:	b118      	cbz	r0, 800fe36 <__swbuf_r+0x12>
 800fe2e:	6983      	ldr	r3, [r0, #24]
 800fe30:	b90b      	cbnz	r3, 800fe36 <__swbuf_r+0x12>
 800fe32:	f001 f815 	bl	8010e60 <__sinit>
 800fe36:	4b21      	ldr	r3, [pc, #132]	; (800febc <__swbuf_r+0x98>)
 800fe38:	429c      	cmp	r4, r3
 800fe3a:	d12a      	bne.n	800fe92 <__swbuf_r+0x6e>
 800fe3c:	686c      	ldr	r4, [r5, #4]
 800fe3e:	69a3      	ldr	r3, [r4, #24]
 800fe40:	60a3      	str	r3, [r4, #8]
 800fe42:	89a3      	ldrh	r3, [r4, #12]
 800fe44:	071a      	lsls	r2, r3, #28
 800fe46:	d52e      	bpl.n	800fea6 <__swbuf_r+0x82>
 800fe48:	6923      	ldr	r3, [r4, #16]
 800fe4a:	b363      	cbz	r3, 800fea6 <__swbuf_r+0x82>
 800fe4c:	6923      	ldr	r3, [r4, #16]
 800fe4e:	6820      	ldr	r0, [r4, #0]
 800fe50:	1ac0      	subs	r0, r0, r3
 800fe52:	6963      	ldr	r3, [r4, #20]
 800fe54:	b2f6      	uxtb	r6, r6
 800fe56:	4283      	cmp	r3, r0
 800fe58:	4637      	mov	r7, r6
 800fe5a:	dc04      	bgt.n	800fe66 <__swbuf_r+0x42>
 800fe5c:	4621      	mov	r1, r4
 800fe5e:	4628      	mov	r0, r5
 800fe60:	f000 ff94 	bl	8010d8c <_fflush_r>
 800fe64:	bb28      	cbnz	r0, 800feb2 <__swbuf_r+0x8e>
 800fe66:	68a3      	ldr	r3, [r4, #8]
 800fe68:	3b01      	subs	r3, #1
 800fe6a:	60a3      	str	r3, [r4, #8]
 800fe6c:	6823      	ldr	r3, [r4, #0]
 800fe6e:	1c5a      	adds	r2, r3, #1
 800fe70:	6022      	str	r2, [r4, #0]
 800fe72:	701e      	strb	r6, [r3, #0]
 800fe74:	6963      	ldr	r3, [r4, #20]
 800fe76:	3001      	adds	r0, #1
 800fe78:	4283      	cmp	r3, r0
 800fe7a:	d004      	beq.n	800fe86 <__swbuf_r+0x62>
 800fe7c:	89a3      	ldrh	r3, [r4, #12]
 800fe7e:	07db      	lsls	r3, r3, #31
 800fe80:	d519      	bpl.n	800feb6 <__swbuf_r+0x92>
 800fe82:	2e0a      	cmp	r6, #10
 800fe84:	d117      	bne.n	800feb6 <__swbuf_r+0x92>
 800fe86:	4621      	mov	r1, r4
 800fe88:	4628      	mov	r0, r5
 800fe8a:	f000 ff7f 	bl	8010d8c <_fflush_r>
 800fe8e:	b190      	cbz	r0, 800feb6 <__swbuf_r+0x92>
 800fe90:	e00f      	b.n	800feb2 <__swbuf_r+0x8e>
 800fe92:	4b0b      	ldr	r3, [pc, #44]	; (800fec0 <__swbuf_r+0x9c>)
 800fe94:	429c      	cmp	r4, r3
 800fe96:	d101      	bne.n	800fe9c <__swbuf_r+0x78>
 800fe98:	68ac      	ldr	r4, [r5, #8]
 800fe9a:	e7d0      	b.n	800fe3e <__swbuf_r+0x1a>
 800fe9c:	4b09      	ldr	r3, [pc, #36]	; (800fec4 <__swbuf_r+0xa0>)
 800fe9e:	429c      	cmp	r4, r3
 800fea0:	bf08      	it	eq
 800fea2:	68ec      	ldreq	r4, [r5, #12]
 800fea4:	e7cb      	b.n	800fe3e <__swbuf_r+0x1a>
 800fea6:	4621      	mov	r1, r4
 800fea8:	4628      	mov	r0, r5
 800feaa:	f000 f81f 	bl	800feec <__swsetup_r>
 800feae:	2800      	cmp	r0, #0
 800feb0:	d0cc      	beq.n	800fe4c <__swbuf_r+0x28>
 800feb2:	f04f 37ff 	mov.w	r7, #4294967295
 800feb6:	4638      	mov	r0, r7
 800feb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800feba:	bf00      	nop
 800febc:	08013ec4 	.word	0x08013ec4
 800fec0:	08013ee4 	.word	0x08013ee4
 800fec4:	08013ea4 	.word	0x08013ea4

0800fec8 <_write_r>:
 800fec8:	b538      	push	{r3, r4, r5, lr}
 800feca:	4c07      	ldr	r4, [pc, #28]	; (800fee8 <_write_r+0x20>)
 800fecc:	4605      	mov	r5, r0
 800fece:	4608      	mov	r0, r1
 800fed0:	4611      	mov	r1, r2
 800fed2:	2200      	movs	r2, #0
 800fed4:	6022      	str	r2, [r4, #0]
 800fed6:	461a      	mov	r2, r3
 800fed8:	f7f4 f869 	bl	8003fae <_write>
 800fedc:	1c43      	adds	r3, r0, #1
 800fede:	d102      	bne.n	800fee6 <_write_r+0x1e>
 800fee0:	6823      	ldr	r3, [r4, #0]
 800fee2:	b103      	cbz	r3, 800fee6 <_write_r+0x1e>
 800fee4:	602b      	str	r3, [r5, #0]
 800fee6:	bd38      	pop	{r3, r4, r5, pc}
 800fee8:	20006324 	.word	0x20006324

0800feec <__swsetup_r>:
 800feec:	4b32      	ldr	r3, [pc, #200]	; (800ffb8 <__swsetup_r+0xcc>)
 800feee:	b570      	push	{r4, r5, r6, lr}
 800fef0:	681d      	ldr	r5, [r3, #0]
 800fef2:	4606      	mov	r6, r0
 800fef4:	460c      	mov	r4, r1
 800fef6:	b125      	cbz	r5, 800ff02 <__swsetup_r+0x16>
 800fef8:	69ab      	ldr	r3, [r5, #24]
 800fefa:	b913      	cbnz	r3, 800ff02 <__swsetup_r+0x16>
 800fefc:	4628      	mov	r0, r5
 800fefe:	f000 ffaf 	bl	8010e60 <__sinit>
 800ff02:	4b2e      	ldr	r3, [pc, #184]	; (800ffbc <__swsetup_r+0xd0>)
 800ff04:	429c      	cmp	r4, r3
 800ff06:	d10f      	bne.n	800ff28 <__swsetup_r+0x3c>
 800ff08:	686c      	ldr	r4, [r5, #4]
 800ff0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff0e:	b29a      	uxth	r2, r3
 800ff10:	0715      	lsls	r5, r2, #28
 800ff12:	d42c      	bmi.n	800ff6e <__swsetup_r+0x82>
 800ff14:	06d0      	lsls	r0, r2, #27
 800ff16:	d411      	bmi.n	800ff3c <__swsetup_r+0x50>
 800ff18:	2209      	movs	r2, #9
 800ff1a:	6032      	str	r2, [r6, #0]
 800ff1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff20:	81a3      	strh	r3, [r4, #12]
 800ff22:	f04f 30ff 	mov.w	r0, #4294967295
 800ff26:	e03e      	b.n	800ffa6 <__swsetup_r+0xba>
 800ff28:	4b25      	ldr	r3, [pc, #148]	; (800ffc0 <__swsetup_r+0xd4>)
 800ff2a:	429c      	cmp	r4, r3
 800ff2c:	d101      	bne.n	800ff32 <__swsetup_r+0x46>
 800ff2e:	68ac      	ldr	r4, [r5, #8]
 800ff30:	e7eb      	b.n	800ff0a <__swsetup_r+0x1e>
 800ff32:	4b24      	ldr	r3, [pc, #144]	; (800ffc4 <__swsetup_r+0xd8>)
 800ff34:	429c      	cmp	r4, r3
 800ff36:	bf08      	it	eq
 800ff38:	68ec      	ldreq	r4, [r5, #12]
 800ff3a:	e7e6      	b.n	800ff0a <__swsetup_r+0x1e>
 800ff3c:	0751      	lsls	r1, r2, #29
 800ff3e:	d512      	bpl.n	800ff66 <__swsetup_r+0x7a>
 800ff40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ff42:	b141      	cbz	r1, 800ff56 <__swsetup_r+0x6a>
 800ff44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ff48:	4299      	cmp	r1, r3
 800ff4a:	d002      	beq.n	800ff52 <__swsetup_r+0x66>
 800ff4c:	4630      	mov	r0, r6
 800ff4e:	f7ff f8a1 	bl	800f094 <_free_r>
 800ff52:	2300      	movs	r3, #0
 800ff54:	6363      	str	r3, [r4, #52]	; 0x34
 800ff56:	89a3      	ldrh	r3, [r4, #12]
 800ff58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ff5c:	81a3      	strh	r3, [r4, #12]
 800ff5e:	2300      	movs	r3, #0
 800ff60:	6063      	str	r3, [r4, #4]
 800ff62:	6923      	ldr	r3, [r4, #16]
 800ff64:	6023      	str	r3, [r4, #0]
 800ff66:	89a3      	ldrh	r3, [r4, #12]
 800ff68:	f043 0308 	orr.w	r3, r3, #8
 800ff6c:	81a3      	strh	r3, [r4, #12]
 800ff6e:	6923      	ldr	r3, [r4, #16]
 800ff70:	b94b      	cbnz	r3, 800ff86 <__swsetup_r+0x9a>
 800ff72:	89a3      	ldrh	r3, [r4, #12]
 800ff74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ff78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ff7c:	d003      	beq.n	800ff86 <__swsetup_r+0x9a>
 800ff7e:	4621      	mov	r1, r4
 800ff80:	4630      	mov	r0, r6
 800ff82:	f001 f83b 	bl	8010ffc <__smakebuf_r>
 800ff86:	89a2      	ldrh	r2, [r4, #12]
 800ff88:	f012 0301 	ands.w	r3, r2, #1
 800ff8c:	d00c      	beq.n	800ffa8 <__swsetup_r+0xbc>
 800ff8e:	2300      	movs	r3, #0
 800ff90:	60a3      	str	r3, [r4, #8]
 800ff92:	6963      	ldr	r3, [r4, #20]
 800ff94:	425b      	negs	r3, r3
 800ff96:	61a3      	str	r3, [r4, #24]
 800ff98:	6923      	ldr	r3, [r4, #16]
 800ff9a:	b953      	cbnz	r3, 800ffb2 <__swsetup_r+0xc6>
 800ff9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ffa0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ffa4:	d1ba      	bne.n	800ff1c <__swsetup_r+0x30>
 800ffa6:	bd70      	pop	{r4, r5, r6, pc}
 800ffa8:	0792      	lsls	r2, r2, #30
 800ffaa:	bf58      	it	pl
 800ffac:	6963      	ldrpl	r3, [r4, #20]
 800ffae:	60a3      	str	r3, [r4, #8]
 800ffb0:	e7f2      	b.n	800ff98 <__swsetup_r+0xac>
 800ffb2:	2000      	movs	r0, #0
 800ffb4:	e7f7      	b.n	800ffa6 <__swsetup_r+0xba>
 800ffb6:	bf00      	nop
 800ffb8:	200001b4 	.word	0x200001b4
 800ffbc:	08013ec4 	.word	0x08013ec4
 800ffc0:	08013ee4 	.word	0x08013ee4
 800ffc4:	08013ea4 	.word	0x08013ea4

0800ffc8 <abort>:
 800ffc8:	b508      	push	{r3, lr}
 800ffca:	2006      	movs	r0, #6
 800ffcc:	f001 fd0c 	bl	80119e8 <raise>
 800ffd0:	2001      	movs	r0, #1
 800ffd2:	f7f3 ffc5 	bl	8003f60 <_exit>
	...

0800ffd8 <_close_r>:
 800ffd8:	b538      	push	{r3, r4, r5, lr}
 800ffda:	4c06      	ldr	r4, [pc, #24]	; (800fff4 <_close_r+0x1c>)
 800ffdc:	2300      	movs	r3, #0
 800ffde:	4605      	mov	r5, r0
 800ffe0:	4608      	mov	r0, r1
 800ffe2:	6023      	str	r3, [r4, #0]
 800ffe4:	f7f3 ffff 	bl	8003fe6 <_close>
 800ffe8:	1c43      	adds	r3, r0, #1
 800ffea:	d102      	bne.n	800fff2 <_close_r+0x1a>
 800ffec:	6823      	ldr	r3, [r4, #0]
 800ffee:	b103      	cbz	r3, 800fff2 <_close_r+0x1a>
 800fff0:	602b      	str	r3, [r5, #0]
 800fff2:	bd38      	pop	{r3, r4, r5, pc}
 800fff4:	20006324 	.word	0x20006324

0800fff8 <quorem>:
 800fff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fffc:	6903      	ldr	r3, [r0, #16]
 800fffe:	690c      	ldr	r4, [r1, #16]
 8010000:	42a3      	cmp	r3, r4
 8010002:	4680      	mov	r8, r0
 8010004:	f2c0 8082 	blt.w	801010c <quorem+0x114>
 8010008:	3c01      	subs	r4, #1
 801000a:	f101 0714 	add.w	r7, r1, #20
 801000e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8010012:	f100 0614 	add.w	r6, r0, #20
 8010016:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801001a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801001e:	eb06 030c 	add.w	r3, r6, ip
 8010022:	3501      	adds	r5, #1
 8010024:	eb07 090c 	add.w	r9, r7, ip
 8010028:	9301      	str	r3, [sp, #4]
 801002a:	fbb0 f5f5 	udiv	r5, r0, r5
 801002e:	b395      	cbz	r5, 8010096 <quorem+0x9e>
 8010030:	f04f 0a00 	mov.w	sl, #0
 8010034:	4638      	mov	r0, r7
 8010036:	46b6      	mov	lr, r6
 8010038:	46d3      	mov	fp, sl
 801003a:	f850 2b04 	ldr.w	r2, [r0], #4
 801003e:	b293      	uxth	r3, r2
 8010040:	fb05 a303 	mla	r3, r5, r3, sl
 8010044:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010048:	b29b      	uxth	r3, r3
 801004a:	ebab 0303 	sub.w	r3, fp, r3
 801004e:	0c12      	lsrs	r2, r2, #16
 8010050:	f8de b000 	ldr.w	fp, [lr]
 8010054:	fb05 a202 	mla	r2, r5, r2, sl
 8010058:	fa13 f38b 	uxtah	r3, r3, fp
 801005c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8010060:	fa1f fb82 	uxth.w	fp, r2
 8010064:	f8de 2000 	ldr.w	r2, [lr]
 8010068:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801006c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010070:	b29b      	uxth	r3, r3
 8010072:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010076:	4581      	cmp	r9, r0
 8010078:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801007c:	f84e 3b04 	str.w	r3, [lr], #4
 8010080:	d2db      	bcs.n	801003a <quorem+0x42>
 8010082:	f856 300c 	ldr.w	r3, [r6, ip]
 8010086:	b933      	cbnz	r3, 8010096 <quorem+0x9e>
 8010088:	9b01      	ldr	r3, [sp, #4]
 801008a:	3b04      	subs	r3, #4
 801008c:	429e      	cmp	r6, r3
 801008e:	461a      	mov	r2, r3
 8010090:	d330      	bcc.n	80100f4 <quorem+0xfc>
 8010092:	f8c8 4010 	str.w	r4, [r8, #16]
 8010096:	4640      	mov	r0, r8
 8010098:	f001 fa20 	bl	80114dc <__mcmp>
 801009c:	2800      	cmp	r0, #0
 801009e:	db25      	blt.n	80100ec <quorem+0xf4>
 80100a0:	3501      	adds	r5, #1
 80100a2:	4630      	mov	r0, r6
 80100a4:	f04f 0c00 	mov.w	ip, #0
 80100a8:	f857 2b04 	ldr.w	r2, [r7], #4
 80100ac:	f8d0 e000 	ldr.w	lr, [r0]
 80100b0:	b293      	uxth	r3, r2
 80100b2:	ebac 0303 	sub.w	r3, ip, r3
 80100b6:	0c12      	lsrs	r2, r2, #16
 80100b8:	fa13 f38e 	uxtah	r3, r3, lr
 80100bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80100c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80100c4:	b29b      	uxth	r3, r3
 80100c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80100ca:	45b9      	cmp	r9, r7
 80100cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80100d0:	f840 3b04 	str.w	r3, [r0], #4
 80100d4:	d2e8      	bcs.n	80100a8 <quorem+0xb0>
 80100d6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80100da:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80100de:	b92a      	cbnz	r2, 80100ec <quorem+0xf4>
 80100e0:	3b04      	subs	r3, #4
 80100e2:	429e      	cmp	r6, r3
 80100e4:	461a      	mov	r2, r3
 80100e6:	d30b      	bcc.n	8010100 <quorem+0x108>
 80100e8:	f8c8 4010 	str.w	r4, [r8, #16]
 80100ec:	4628      	mov	r0, r5
 80100ee:	b003      	add	sp, #12
 80100f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100f4:	6812      	ldr	r2, [r2, #0]
 80100f6:	3b04      	subs	r3, #4
 80100f8:	2a00      	cmp	r2, #0
 80100fa:	d1ca      	bne.n	8010092 <quorem+0x9a>
 80100fc:	3c01      	subs	r4, #1
 80100fe:	e7c5      	b.n	801008c <quorem+0x94>
 8010100:	6812      	ldr	r2, [r2, #0]
 8010102:	3b04      	subs	r3, #4
 8010104:	2a00      	cmp	r2, #0
 8010106:	d1ef      	bne.n	80100e8 <quorem+0xf0>
 8010108:	3c01      	subs	r4, #1
 801010a:	e7ea      	b.n	80100e2 <quorem+0xea>
 801010c:	2000      	movs	r0, #0
 801010e:	e7ee      	b.n	80100ee <quorem+0xf6>

08010110 <_dtoa_r>:
 8010110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010114:	ec57 6b10 	vmov	r6, r7, d0
 8010118:	b097      	sub	sp, #92	; 0x5c
 801011a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801011c:	9106      	str	r1, [sp, #24]
 801011e:	4604      	mov	r4, r0
 8010120:	920b      	str	r2, [sp, #44]	; 0x2c
 8010122:	9312      	str	r3, [sp, #72]	; 0x48
 8010124:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010128:	e9cd 6700 	strd	r6, r7, [sp]
 801012c:	b93d      	cbnz	r5, 801013e <_dtoa_r+0x2e>
 801012e:	2010      	movs	r0, #16
 8010130:	f7fe ff8c 	bl	800f04c <malloc>
 8010134:	6260      	str	r0, [r4, #36]	; 0x24
 8010136:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801013a:	6005      	str	r5, [r0, #0]
 801013c:	60c5      	str	r5, [r0, #12]
 801013e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010140:	6819      	ldr	r1, [r3, #0]
 8010142:	b151      	cbz	r1, 801015a <_dtoa_r+0x4a>
 8010144:	685a      	ldr	r2, [r3, #4]
 8010146:	604a      	str	r2, [r1, #4]
 8010148:	2301      	movs	r3, #1
 801014a:	4093      	lsls	r3, r2
 801014c:	608b      	str	r3, [r1, #8]
 801014e:	4620      	mov	r0, r4
 8010150:	f000 ffe3 	bl	801111a <_Bfree>
 8010154:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010156:	2200      	movs	r2, #0
 8010158:	601a      	str	r2, [r3, #0]
 801015a:	1e3b      	subs	r3, r7, #0
 801015c:	bfbb      	ittet	lt
 801015e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010162:	9301      	strlt	r3, [sp, #4]
 8010164:	2300      	movge	r3, #0
 8010166:	2201      	movlt	r2, #1
 8010168:	bfac      	ite	ge
 801016a:	f8c8 3000 	strge.w	r3, [r8]
 801016e:	f8c8 2000 	strlt.w	r2, [r8]
 8010172:	4baf      	ldr	r3, [pc, #700]	; (8010430 <_dtoa_r+0x320>)
 8010174:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010178:	ea33 0308 	bics.w	r3, r3, r8
 801017c:	d114      	bne.n	80101a8 <_dtoa_r+0x98>
 801017e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010180:	f242 730f 	movw	r3, #9999	; 0x270f
 8010184:	6013      	str	r3, [r2, #0]
 8010186:	9b00      	ldr	r3, [sp, #0]
 8010188:	b923      	cbnz	r3, 8010194 <_dtoa_r+0x84>
 801018a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801018e:	2800      	cmp	r0, #0
 8010190:	f000 8542 	beq.w	8010c18 <_dtoa_r+0xb08>
 8010194:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010196:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8010444 <_dtoa_r+0x334>
 801019a:	2b00      	cmp	r3, #0
 801019c:	f000 8544 	beq.w	8010c28 <_dtoa_r+0xb18>
 80101a0:	f10b 0303 	add.w	r3, fp, #3
 80101a4:	f000 bd3e 	b.w	8010c24 <_dtoa_r+0xb14>
 80101a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80101ac:	2200      	movs	r2, #0
 80101ae:	2300      	movs	r3, #0
 80101b0:	4630      	mov	r0, r6
 80101b2:	4639      	mov	r1, r7
 80101b4:	f7f0 fca8 	bl	8000b08 <__aeabi_dcmpeq>
 80101b8:	4681      	mov	r9, r0
 80101ba:	b168      	cbz	r0, 80101d8 <_dtoa_r+0xc8>
 80101bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80101be:	2301      	movs	r3, #1
 80101c0:	6013      	str	r3, [r2, #0]
 80101c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	f000 8524 	beq.w	8010c12 <_dtoa_r+0xb02>
 80101ca:	4b9a      	ldr	r3, [pc, #616]	; (8010434 <_dtoa_r+0x324>)
 80101cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80101ce:	f103 3bff 	add.w	fp, r3, #4294967295
 80101d2:	6013      	str	r3, [r2, #0]
 80101d4:	f000 bd28 	b.w	8010c28 <_dtoa_r+0xb18>
 80101d8:	aa14      	add	r2, sp, #80	; 0x50
 80101da:	a915      	add	r1, sp, #84	; 0x54
 80101dc:	ec47 6b10 	vmov	d0, r6, r7
 80101e0:	4620      	mov	r0, r4
 80101e2:	f001 f9f2 	bl	80115ca <__d2b>
 80101e6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80101ea:	9004      	str	r0, [sp, #16]
 80101ec:	2d00      	cmp	r5, #0
 80101ee:	d07c      	beq.n	80102ea <_dtoa_r+0x1da>
 80101f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80101f4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80101f8:	46b2      	mov	sl, r6
 80101fa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80101fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010202:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8010206:	2200      	movs	r2, #0
 8010208:	4b8b      	ldr	r3, [pc, #556]	; (8010438 <_dtoa_r+0x328>)
 801020a:	4650      	mov	r0, sl
 801020c:	4659      	mov	r1, fp
 801020e:	f7f0 f85b 	bl	80002c8 <__aeabi_dsub>
 8010212:	a381      	add	r3, pc, #516	; (adr r3, 8010418 <_dtoa_r+0x308>)
 8010214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010218:	f7f0 fa0e 	bl	8000638 <__aeabi_dmul>
 801021c:	a380      	add	r3, pc, #512	; (adr r3, 8010420 <_dtoa_r+0x310>)
 801021e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010222:	f7f0 f853 	bl	80002cc <__adddf3>
 8010226:	4606      	mov	r6, r0
 8010228:	4628      	mov	r0, r5
 801022a:	460f      	mov	r7, r1
 801022c:	f7f0 f99a 	bl	8000564 <__aeabi_i2d>
 8010230:	a37d      	add	r3, pc, #500	; (adr r3, 8010428 <_dtoa_r+0x318>)
 8010232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010236:	f7f0 f9ff 	bl	8000638 <__aeabi_dmul>
 801023a:	4602      	mov	r2, r0
 801023c:	460b      	mov	r3, r1
 801023e:	4630      	mov	r0, r6
 8010240:	4639      	mov	r1, r7
 8010242:	f7f0 f843 	bl	80002cc <__adddf3>
 8010246:	4606      	mov	r6, r0
 8010248:	460f      	mov	r7, r1
 801024a:	f7f0 fca5 	bl	8000b98 <__aeabi_d2iz>
 801024e:	2200      	movs	r2, #0
 8010250:	4682      	mov	sl, r0
 8010252:	2300      	movs	r3, #0
 8010254:	4630      	mov	r0, r6
 8010256:	4639      	mov	r1, r7
 8010258:	f7f0 fc60 	bl	8000b1c <__aeabi_dcmplt>
 801025c:	b148      	cbz	r0, 8010272 <_dtoa_r+0x162>
 801025e:	4650      	mov	r0, sl
 8010260:	f7f0 f980 	bl	8000564 <__aeabi_i2d>
 8010264:	4632      	mov	r2, r6
 8010266:	463b      	mov	r3, r7
 8010268:	f7f0 fc4e 	bl	8000b08 <__aeabi_dcmpeq>
 801026c:	b908      	cbnz	r0, 8010272 <_dtoa_r+0x162>
 801026e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010272:	f1ba 0f16 	cmp.w	sl, #22
 8010276:	d859      	bhi.n	801032c <_dtoa_r+0x21c>
 8010278:	4970      	ldr	r1, [pc, #448]	; (801043c <_dtoa_r+0x32c>)
 801027a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801027e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010282:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010286:	f7f0 fc67 	bl	8000b58 <__aeabi_dcmpgt>
 801028a:	2800      	cmp	r0, #0
 801028c:	d050      	beq.n	8010330 <_dtoa_r+0x220>
 801028e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010292:	2300      	movs	r3, #0
 8010294:	930f      	str	r3, [sp, #60]	; 0x3c
 8010296:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010298:	1b5d      	subs	r5, r3, r5
 801029a:	f1b5 0801 	subs.w	r8, r5, #1
 801029e:	bf49      	itett	mi
 80102a0:	f1c5 0301 	rsbmi	r3, r5, #1
 80102a4:	2300      	movpl	r3, #0
 80102a6:	9305      	strmi	r3, [sp, #20]
 80102a8:	f04f 0800 	movmi.w	r8, #0
 80102ac:	bf58      	it	pl
 80102ae:	9305      	strpl	r3, [sp, #20]
 80102b0:	f1ba 0f00 	cmp.w	sl, #0
 80102b4:	db3e      	blt.n	8010334 <_dtoa_r+0x224>
 80102b6:	2300      	movs	r3, #0
 80102b8:	44d0      	add	r8, sl
 80102ba:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80102be:	9307      	str	r3, [sp, #28]
 80102c0:	9b06      	ldr	r3, [sp, #24]
 80102c2:	2b09      	cmp	r3, #9
 80102c4:	f200 8090 	bhi.w	80103e8 <_dtoa_r+0x2d8>
 80102c8:	2b05      	cmp	r3, #5
 80102ca:	bfc4      	itt	gt
 80102cc:	3b04      	subgt	r3, #4
 80102ce:	9306      	strgt	r3, [sp, #24]
 80102d0:	9b06      	ldr	r3, [sp, #24]
 80102d2:	f1a3 0302 	sub.w	r3, r3, #2
 80102d6:	bfcc      	ite	gt
 80102d8:	2500      	movgt	r5, #0
 80102da:	2501      	movle	r5, #1
 80102dc:	2b03      	cmp	r3, #3
 80102de:	f200 808f 	bhi.w	8010400 <_dtoa_r+0x2f0>
 80102e2:	e8df f003 	tbb	[pc, r3]
 80102e6:	7f7d      	.short	0x7f7d
 80102e8:	7131      	.short	0x7131
 80102ea:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80102ee:	441d      	add	r5, r3
 80102f0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80102f4:	2820      	cmp	r0, #32
 80102f6:	dd13      	ble.n	8010320 <_dtoa_r+0x210>
 80102f8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80102fc:	9b00      	ldr	r3, [sp, #0]
 80102fe:	fa08 f800 	lsl.w	r8, r8, r0
 8010302:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8010306:	fa23 f000 	lsr.w	r0, r3, r0
 801030a:	ea48 0000 	orr.w	r0, r8, r0
 801030e:	f7f0 f919 	bl	8000544 <__aeabi_ui2d>
 8010312:	2301      	movs	r3, #1
 8010314:	4682      	mov	sl, r0
 8010316:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801031a:	3d01      	subs	r5, #1
 801031c:	9313      	str	r3, [sp, #76]	; 0x4c
 801031e:	e772      	b.n	8010206 <_dtoa_r+0xf6>
 8010320:	9b00      	ldr	r3, [sp, #0]
 8010322:	f1c0 0020 	rsb	r0, r0, #32
 8010326:	fa03 f000 	lsl.w	r0, r3, r0
 801032a:	e7f0      	b.n	801030e <_dtoa_r+0x1fe>
 801032c:	2301      	movs	r3, #1
 801032e:	e7b1      	b.n	8010294 <_dtoa_r+0x184>
 8010330:	900f      	str	r0, [sp, #60]	; 0x3c
 8010332:	e7b0      	b.n	8010296 <_dtoa_r+0x186>
 8010334:	9b05      	ldr	r3, [sp, #20]
 8010336:	eba3 030a 	sub.w	r3, r3, sl
 801033a:	9305      	str	r3, [sp, #20]
 801033c:	f1ca 0300 	rsb	r3, sl, #0
 8010340:	9307      	str	r3, [sp, #28]
 8010342:	2300      	movs	r3, #0
 8010344:	930e      	str	r3, [sp, #56]	; 0x38
 8010346:	e7bb      	b.n	80102c0 <_dtoa_r+0x1b0>
 8010348:	2301      	movs	r3, #1
 801034a:	930a      	str	r3, [sp, #40]	; 0x28
 801034c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801034e:	2b00      	cmp	r3, #0
 8010350:	dd59      	ble.n	8010406 <_dtoa_r+0x2f6>
 8010352:	9302      	str	r3, [sp, #8]
 8010354:	4699      	mov	r9, r3
 8010356:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010358:	2200      	movs	r2, #0
 801035a:	6072      	str	r2, [r6, #4]
 801035c:	2204      	movs	r2, #4
 801035e:	f102 0014 	add.w	r0, r2, #20
 8010362:	4298      	cmp	r0, r3
 8010364:	6871      	ldr	r1, [r6, #4]
 8010366:	d953      	bls.n	8010410 <_dtoa_r+0x300>
 8010368:	4620      	mov	r0, r4
 801036a:	f000 fea2 	bl	80110b2 <_Balloc>
 801036e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010370:	6030      	str	r0, [r6, #0]
 8010372:	f1b9 0f0e 	cmp.w	r9, #14
 8010376:	f8d3 b000 	ldr.w	fp, [r3]
 801037a:	f200 80e6 	bhi.w	801054a <_dtoa_r+0x43a>
 801037e:	2d00      	cmp	r5, #0
 8010380:	f000 80e3 	beq.w	801054a <_dtoa_r+0x43a>
 8010384:	ed9d 7b00 	vldr	d7, [sp]
 8010388:	f1ba 0f00 	cmp.w	sl, #0
 801038c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8010390:	dd74      	ble.n	801047c <_dtoa_r+0x36c>
 8010392:	4a2a      	ldr	r2, [pc, #168]	; (801043c <_dtoa_r+0x32c>)
 8010394:	f00a 030f 	and.w	r3, sl, #15
 8010398:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801039c:	ed93 7b00 	vldr	d7, [r3]
 80103a0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80103a4:	06f0      	lsls	r0, r6, #27
 80103a6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80103aa:	d565      	bpl.n	8010478 <_dtoa_r+0x368>
 80103ac:	4b24      	ldr	r3, [pc, #144]	; (8010440 <_dtoa_r+0x330>)
 80103ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80103b2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80103b6:	f7f0 fa69 	bl	800088c <__aeabi_ddiv>
 80103ba:	e9cd 0100 	strd	r0, r1, [sp]
 80103be:	f006 060f 	and.w	r6, r6, #15
 80103c2:	2503      	movs	r5, #3
 80103c4:	4f1e      	ldr	r7, [pc, #120]	; (8010440 <_dtoa_r+0x330>)
 80103c6:	e04c      	b.n	8010462 <_dtoa_r+0x352>
 80103c8:	2301      	movs	r3, #1
 80103ca:	930a      	str	r3, [sp, #40]	; 0x28
 80103cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103ce:	4453      	add	r3, sl
 80103d0:	f103 0901 	add.w	r9, r3, #1
 80103d4:	9302      	str	r3, [sp, #8]
 80103d6:	464b      	mov	r3, r9
 80103d8:	2b01      	cmp	r3, #1
 80103da:	bfb8      	it	lt
 80103dc:	2301      	movlt	r3, #1
 80103de:	e7ba      	b.n	8010356 <_dtoa_r+0x246>
 80103e0:	2300      	movs	r3, #0
 80103e2:	e7b2      	b.n	801034a <_dtoa_r+0x23a>
 80103e4:	2300      	movs	r3, #0
 80103e6:	e7f0      	b.n	80103ca <_dtoa_r+0x2ba>
 80103e8:	2501      	movs	r5, #1
 80103ea:	2300      	movs	r3, #0
 80103ec:	9306      	str	r3, [sp, #24]
 80103ee:	950a      	str	r5, [sp, #40]	; 0x28
 80103f0:	f04f 33ff 	mov.w	r3, #4294967295
 80103f4:	9302      	str	r3, [sp, #8]
 80103f6:	4699      	mov	r9, r3
 80103f8:	2200      	movs	r2, #0
 80103fa:	2312      	movs	r3, #18
 80103fc:	920b      	str	r2, [sp, #44]	; 0x2c
 80103fe:	e7aa      	b.n	8010356 <_dtoa_r+0x246>
 8010400:	2301      	movs	r3, #1
 8010402:	930a      	str	r3, [sp, #40]	; 0x28
 8010404:	e7f4      	b.n	80103f0 <_dtoa_r+0x2e0>
 8010406:	2301      	movs	r3, #1
 8010408:	9302      	str	r3, [sp, #8]
 801040a:	4699      	mov	r9, r3
 801040c:	461a      	mov	r2, r3
 801040e:	e7f5      	b.n	80103fc <_dtoa_r+0x2ec>
 8010410:	3101      	adds	r1, #1
 8010412:	6071      	str	r1, [r6, #4]
 8010414:	0052      	lsls	r2, r2, #1
 8010416:	e7a2      	b.n	801035e <_dtoa_r+0x24e>
 8010418:	636f4361 	.word	0x636f4361
 801041c:	3fd287a7 	.word	0x3fd287a7
 8010420:	8b60c8b3 	.word	0x8b60c8b3
 8010424:	3fc68a28 	.word	0x3fc68a28
 8010428:	509f79fb 	.word	0x509f79fb
 801042c:	3fd34413 	.word	0x3fd34413
 8010430:	7ff00000 	.word	0x7ff00000
 8010434:	08013e72 	.word	0x08013e72
 8010438:	3ff80000 	.word	0x3ff80000
 801043c:	08013f30 	.word	0x08013f30
 8010440:	08013f08 	.word	0x08013f08
 8010444:	08013e9e 	.word	0x08013e9e
 8010448:	07f1      	lsls	r1, r6, #31
 801044a:	d508      	bpl.n	801045e <_dtoa_r+0x34e>
 801044c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010450:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010454:	f7f0 f8f0 	bl	8000638 <__aeabi_dmul>
 8010458:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801045c:	3501      	adds	r5, #1
 801045e:	1076      	asrs	r6, r6, #1
 8010460:	3708      	adds	r7, #8
 8010462:	2e00      	cmp	r6, #0
 8010464:	d1f0      	bne.n	8010448 <_dtoa_r+0x338>
 8010466:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801046a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801046e:	f7f0 fa0d 	bl	800088c <__aeabi_ddiv>
 8010472:	e9cd 0100 	strd	r0, r1, [sp]
 8010476:	e01a      	b.n	80104ae <_dtoa_r+0x39e>
 8010478:	2502      	movs	r5, #2
 801047a:	e7a3      	b.n	80103c4 <_dtoa_r+0x2b4>
 801047c:	f000 80a0 	beq.w	80105c0 <_dtoa_r+0x4b0>
 8010480:	f1ca 0600 	rsb	r6, sl, #0
 8010484:	4b9f      	ldr	r3, [pc, #636]	; (8010704 <_dtoa_r+0x5f4>)
 8010486:	4fa0      	ldr	r7, [pc, #640]	; (8010708 <_dtoa_r+0x5f8>)
 8010488:	f006 020f 	and.w	r2, r6, #15
 801048c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010494:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010498:	f7f0 f8ce 	bl	8000638 <__aeabi_dmul>
 801049c:	e9cd 0100 	strd	r0, r1, [sp]
 80104a0:	1136      	asrs	r6, r6, #4
 80104a2:	2300      	movs	r3, #0
 80104a4:	2502      	movs	r5, #2
 80104a6:	2e00      	cmp	r6, #0
 80104a8:	d17f      	bne.n	80105aa <_dtoa_r+0x49a>
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d1e1      	bne.n	8010472 <_dtoa_r+0x362>
 80104ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	f000 8087 	beq.w	80105c4 <_dtoa_r+0x4b4>
 80104b6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80104ba:	2200      	movs	r2, #0
 80104bc:	4b93      	ldr	r3, [pc, #588]	; (801070c <_dtoa_r+0x5fc>)
 80104be:	4630      	mov	r0, r6
 80104c0:	4639      	mov	r1, r7
 80104c2:	f7f0 fb2b 	bl	8000b1c <__aeabi_dcmplt>
 80104c6:	2800      	cmp	r0, #0
 80104c8:	d07c      	beq.n	80105c4 <_dtoa_r+0x4b4>
 80104ca:	f1b9 0f00 	cmp.w	r9, #0
 80104ce:	d079      	beq.n	80105c4 <_dtoa_r+0x4b4>
 80104d0:	9b02      	ldr	r3, [sp, #8]
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	dd35      	ble.n	8010542 <_dtoa_r+0x432>
 80104d6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80104da:	9308      	str	r3, [sp, #32]
 80104dc:	4639      	mov	r1, r7
 80104de:	2200      	movs	r2, #0
 80104e0:	4b8b      	ldr	r3, [pc, #556]	; (8010710 <_dtoa_r+0x600>)
 80104e2:	4630      	mov	r0, r6
 80104e4:	f7f0 f8a8 	bl	8000638 <__aeabi_dmul>
 80104e8:	e9cd 0100 	strd	r0, r1, [sp]
 80104ec:	9f02      	ldr	r7, [sp, #8]
 80104ee:	3501      	adds	r5, #1
 80104f0:	4628      	mov	r0, r5
 80104f2:	f7f0 f837 	bl	8000564 <__aeabi_i2d>
 80104f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104fa:	f7f0 f89d 	bl	8000638 <__aeabi_dmul>
 80104fe:	2200      	movs	r2, #0
 8010500:	4b84      	ldr	r3, [pc, #528]	; (8010714 <_dtoa_r+0x604>)
 8010502:	f7ef fee3 	bl	80002cc <__adddf3>
 8010506:	4605      	mov	r5, r0
 8010508:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801050c:	2f00      	cmp	r7, #0
 801050e:	d15d      	bne.n	80105cc <_dtoa_r+0x4bc>
 8010510:	2200      	movs	r2, #0
 8010512:	4b81      	ldr	r3, [pc, #516]	; (8010718 <_dtoa_r+0x608>)
 8010514:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010518:	f7ef fed6 	bl	80002c8 <__aeabi_dsub>
 801051c:	462a      	mov	r2, r5
 801051e:	4633      	mov	r3, r6
 8010520:	e9cd 0100 	strd	r0, r1, [sp]
 8010524:	f7f0 fb18 	bl	8000b58 <__aeabi_dcmpgt>
 8010528:	2800      	cmp	r0, #0
 801052a:	f040 8288 	bne.w	8010a3e <_dtoa_r+0x92e>
 801052e:	462a      	mov	r2, r5
 8010530:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8010534:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010538:	f7f0 faf0 	bl	8000b1c <__aeabi_dcmplt>
 801053c:	2800      	cmp	r0, #0
 801053e:	f040 827c 	bne.w	8010a3a <_dtoa_r+0x92a>
 8010542:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010546:	e9cd 2300 	strd	r2, r3, [sp]
 801054a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801054c:	2b00      	cmp	r3, #0
 801054e:	f2c0 8150 	blt.w	80107f2 <_dtoa_r+0x6e2>
 8010552:	f1ba 0f0e 	cmp.w	sl, #14
 8010556:	f300 814c 	bgt.w	80107f2 <_dtoa_r+0x6e2>
 801055a:	4b6a      	ldr	r3, [pc, #424]	; (8010704 <_dtoa_r+0x5f4>)
 801055c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010560:	ed93 7b00 	vldr	d7, [r3]
 8010564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010566:	2b00      	cmp	r3, #0
 8010568:	ed8d 7b02 	vstr	d7, [sp, #8]
 801056c:	f280 80d8 	bge.w	8010720 <_dtoa_r+0x610>
 8010570:	f1b9 0f00 	cmp.w	r9, #0
 8010574:	f300 80d4 	bgt.w	8010720 <_dtoa_r+0x610>
 8010578:	f040 825e 	bne.w	8010a38 <_dtoa_r+0x928>
 801057c:	2200      	movs	r2, #0
 801057e:	4b66      	ldr	r3, [pc, #408]	; (8010718 <_dtoa_r+0x608>)
 8010580:	ec51 0b17 	vmov	r0, r1, d7
 8010584:	f7f0 f858 	bl	8000638 <__aeabi_dmul>
 8010588:	e9dd 2300 	ldrd	r2, r3, [sp]
 801058c:	f7f0 fada 	bl	8000b44 <__aeabi_dcmpge>
 8010590:	464f      	mov	r7, r9
 8010592:	464e      	mov	r6, r9
 8010594:	2800      	cmp	r0, #0
 8010596:	f040 8234 	bne.w	8010a02 <_dtoa_r+0x8f2>
 801059a:	2331      	movs	r3, #49	; 0x31
 801059c:	f10b 0501 	add.w	r5, fp, #1
 80105a0:	f88b 3000 	strb.w	r3, [fp]
 80105a4:	f10a 0a01 	add.w	sl, sl, #1
 80105a8:	e22f      	b.n	8010a0a <_dtoa_r+0x8fa>
 80105aa:	07f2      	lsls	r2, r6, #31
 80105ac:	d505      	bpl.n	80105ba <_dtoa_r+0x4aa>
 80105ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80105b2:	f7f0 f841 	bl	8000638 <__aeabi_dmul>
 80105b6:	3501      	adds	r5, #1
 80105b8:	2301      	movs	r3, #1
 80105ba:	1076      	asrs	r6, r6, #1
 80105bc:	3708      	adds	r7, #8
 80105be:	e772      	b.n	80104a6 <_dtoa_r+0x396>
 80105c0:	2502      	movs	r5, #2
 80105c2:	e774      	b.n	80104ae <_dtoa_r+0x39e>
 80105c4:	f8cd a020 	str.w	sl, [sp, #32]
 80105c8:	464f      	mov	r7, r9
 80105ca:	e791      	b.n	80104f0 <_dtoa_r+0x3e0>
 80105cc:	4b4d      	ldr	r3, [pc, #308]	; (8010704 <_dtoa_r+0x5f4>)
 80105ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80105d2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80105d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d047      	beq.n	801066c <_dtoa_r+0x55c>
 80105dc:	4602      	mov	r2, r0
 80105de:	460b      	mov	r3, r1
 80105e0:	2000      	movs	r0, #0
 80105e2:	494e      	ldr	r1, [pc, #312]	; (801071c <_dtoa_r+0x60c>)
 80105e4:	f7f0 f952 	bl	800088c <__aeabi_ddiv>
 80105e8:	462a      	mov	r2, r5
 80105ea:	4633      	mov	r3, r6
 80105ec:	f7ef fe6c 	bl	80002c8 <__aeabi_dsub>
 80105f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80105f4:	465d      	mov	r5, fp
 80105f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105fa:	f7f0 facd 	bl	8000b98 <__aeabi_d2iz>
 80105fe:	4606      	mov	r6, r0
 8010600:	f7ef ffb0 	bl	8000564 <__aeabi_i2d>
 8010604:	4602      	mov	r2, r0
 8010606:	460b      	mov	r3, r1
 8010608:	e9dd 0100 	ldrd	r0, r1, [sp]
 801060c:	f7ef fe5c 	bl	80002c8 <__aeabi_dsub>
 8010610:	3630      	adds	r6, #48	; 0x30
 8010612:	f805 6b01 	strb.w	r6, [r5], #1
 8010616:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801061a:	e9cd 0100 	strd	r0, r1, [sp]
 801061e:	f7f0 fa7d 	bl	8000b1c <__aeabi_dcmplt>
 8010622:	2800      	cmp	r0, #0
 8010624:	d163      	bne.n	80106ee <_dtoa_r+0x5de>
 8010626:	e9dd 2300 	ldrd	r2, r3, [sp]
 801062a:	2000      	movs	r0, #0
 801062c:	4937      	ldr	r1, [pc, #220]	; (801070c <_dtoa_r+0x5fc>)
 801062e:	f7ef fe4b 	bl	80002c8 <__aeabi_dsub>
 8010632:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010636:	f7f0 fa71 	bl	8000b1c <__aeabi_dcmplt>
 801063a:	2800      	cmp	r0, #0
 801063c:	f040 80b7 	bne.w	80107ae <_dtoa_r+0x69e>
 8010640:	eba5 030b 	sub.w	r3, r5, fp
 8010644:	429f      	cmp	r7, r3
 8010646:	f77f af7c 	ble.w	8010542 <_dtoa_r+0x432>
 801064a:	2200      	movs	r2, #0
 801064c:	4b30      	ldr	r3, [pc, #192]	; (8010710 <_dtoa_r+0x600>)
 801064e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010652:	f7ef fff1 	bl	8000638 <__aeabi_dmul>
 8010656:	2200      	movs	r2, #0
 8010658:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801065c:	4b2c      	ldr	r3, [pc, #176]	; (8010710 <_dtoa_r+0x600>)
 801065e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010662:	f7ef ffe9 	bl	8000638 <__aeabi_dmul>
 8010666:	e9cd 0100 	strd	r0, r1, [sp]
 801066a:	e7c4      	b.n	80105f6 <_dtoa_r+0x4e6>
 801066c:	462a      	mov	r2, r5
 801066e:	4633      	mov	r3, r6
 8010670:	f7ef ffe2 	bl	8000638 <__aeabi_dmul>
 8010674:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010678:	eb0b 0507 	add.w	r5, fp, r7
 801067c:	465e      	mov	r6, fp
 801067e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010682:	f7f0 fa89 	bl	8000b98 <__aeabi_d2iz>
 8010686:	4607      	mov	r7, r0
 8010688:	f7ef ff6c 	bl	8000564 <__aeabi_i2d>
 801068c:	3730      	adds	r7, #48	; 0x30
 801068e:	4602      	mov	r2, r0
 8010690:	460b      	mov	r3, r1
 8010692:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010696:	f7ef fe17 	bl	80002c8 <__aeabi_dsub>
 801069a:	f806 7b01 	strb.w	r7, [r6], #1
 801069e:	42ae      	cmp	r6, r5
 80106a0:	e9cd 0100 	strd	r0, r1, [sp]
 80106a4:	f04f 0200 	mov.w	r2, #0
 80106a8:	d126      	bne.n	80106f8 <_dtoa_r+0x5e8>
 80106aa:	4b1c      	ldr	r3, [pc, #112]	; (801071c <_dtoa_r+0x60c>)
 80106ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80106b0:	f7ef fe0c 	bl	80002cc <__adddf3>
 80106b4:	4602      	mov	r2, r0
 80106b6:	460b      	mov	r3, r1
 80106b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80106bc:	f7f0 fa4c 	bl	8000b58 <__aeabi_dcmpgt>
 80106c0:	2800      	cmp	r0, #0
 80106c2:	d174      	bne.n	80107ae <_dtoa_r+0x69e>
 80106c4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80106c8:	2000      	movs	r0, #0
 80106ca:	4914      	ldr	r1, [pc, #80]	; (801071c <_dtoa_r+0x60c>)
 80106cc:	f7ef fdfc 	bl	80002c8 <__aeabi_dsub>
 80106d0:	4602      	mov	r2, r0
 80106d2:	460b      	mov	r3, r1
 80106d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80106d8:	f7f0 fa20 	bl	8000b1c <__aeabi_dcmplt>
 80106dc:	2800      	cmp	r0, #0
 80106de:	f43f af30 	beq.w	8010542 <_dtoa_r+0x432>
 80106e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80106e6:	2b30      	cmp	r3, #48	; 0x30
 80106e8:	f105 32ff 	add.w	r2, r5, #4294967295
 80106ec:	d002      	beq.n	80106f4 <_dtoa_r+0x5e4>
 80106ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 80106f2:	e04a      	b.n	801078a <_dtoa_r+0x67a>
 80106f4:	4615      	mov	r5, r2
 80106f6:	e7f4      	b.n	80106e2 <_dtoa_r+0x5d2>
 80106f8:	4b05      	ldr	r3, [pc, #20]	; (8010710 <_dtoa_r+0x600>)
 80106fa:	f7ef ff9d 	bl	8000638 <__aeabi_dmul>
 80106fe:	e9cd 0100 	strd	r0, r1, [sp]
 8010702:	e7bc      	b.n	801067e <_dtoa_r+0x56e>
 8010704:	08013f30 	.word	0x08013f30
 8010708:	08013f08 	.word	0x08013f08
 801070c:	3ff00000 	.word	0x3ff00000
 8010710:	40240000 	.word	0x40240000
 8010714:	401c0000 	.word	0x401c0000
 8010718:	40140000 	.word	0x40140000
 801071c:	3fe00000 	.word	0x3fe00000
 8010720:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010724:	465d      	mov	r5, fp
 8010726:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801072a:	4630      	mov	r0, r6
 801072c:	4639      	mov	r1, r7
 801072e:	f7f0 f8ad 	bl	800088c <__aeabi_ddiv>
 8010732:	f7f0 fa31 	bl	8000b98 <__aeabi_d2iz>
 8010736:	4680      	mov	r8, r0
 8010738:	f7ef ff14 	bl	8000564 <__aeabi_i2d>
 801073c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010740:	f7ef ff7a 	bl	8000638 <__aeabi_dmul>
 8010744:	4602      	mov	r2, r0
 8010746:	460b      	mov	r3, r1
 8010748:	4630      	mov	r0, r6
 801074a:	4639      	mov	r1, r7
 801074c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010750:	f7ef fdba 	bl	80002c8 <__aeabi_dsub>
 8010754:	f805 6b01 	strb.w	r6, [r5], #1
 8010758:	eba5 060b 	sub.w	r6, r5, fp
 801075c:	45b1      	cmp	r9, r6
 801075e:	4602      	mov	r2, r0
 8010760:	460b      	mov	r3, r1
 8010762:	d139      	bne.n	80107d8 <_dtoa_r+0x6c8>
 8010764:	f7ef fdb2 	bl	80002cc <__adddf3>
 8010768:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801076c:	4606      	mov	r6, r0
 801076e:	460f      	mov	r7, r1
 8010770:	f7f0 f9f2 	bl	8000b58 <__aeabi_dcmpgt>
 8010774:	b9c8      	cbnz	r0, 80107aa <_dtoa_r+0x69a>
 8010776:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801077a:	4630      	mov	r0, r6
 801077c:	4639      	mov	r1, r7
 801077e:	f7f0 f9c3 	bl	8000b08 <__aeabi_dcmpeq>
 8010782:	b110      	cbz	r0, 801078a <_dtoa_r+0x67a>
 8010784:	f018 0f01 	tst.w	r8, #1
 8010788:	d10f      	bne.n	80107aa <_dtoa_r+0x69a>
 801078a:	9904      	ldr	r1, [sp, #16]
 801078c:	4620      	mov	r0, r4
 801078e:	f000 fcc4 	bl	801111a <_Bfree>
 8010792:	2300      	movs	r3, #0
 8010794:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010796:	702b      	strb	r3, [r5, #0]
 8010798:	f10a 0301 	add.w	r3, sl, #1
 801079c:	6013      	str	r3, [r2, #0]
 801079e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	f000 8241 	beq.w	8010c28 <_dtoa_r+0xb18>
 80107a6:	601d      	str	r5, [r3, #0]
 80107a8:	e23e      	b.n	8010c28 <_dtoa_r+0xb18>
 80107aa:	f8cd a020 	str.w	sl, [sp, #32]
 80107ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80107b2:	2a39      	cmp	r2, #57	; 0x39
 80107b4:	f105 33ff 	add.w	r3, r5, #4294967295
 80107b8:	d108      	bne.n	80107cc <_dtoa_r+0x6bc>
 80107ba:	459b      	cmp	fp, r3
 80107bc:	d10a      	bne.n	80107d4 <_dtoa_r+0x6c4>
 80107be:	9b08      	ldr	r3, [sp, #32]
 80107c0:	3301      	adds	r3, #1
 80107c2:	9308      	str	r3, [sp, #32]
 80107c4:	2330      	movs	r3, #48	; 0x30
 80107c6:	f88b 3000 	strb.w	r3, [fp]
 80107ca:	465b      	mov	r3, fp
 80107cc:	781a      	ldrb	r2, [r3, #0]
 80107ce:	3201      	adds	r2, #1
 80107d0:	701a      	strb	r2, [r3, #0]
 80107d2:	e78c      	b.n	80106ee <_dtoa_r+0x5de>
 80107d4:	461d      	mov	r5, r3
 80107d6:	e7ea      	b.n	80107ae <_dtoa_r+0x69e>
 80107d8:	2200      	movs	r2, #0
 80107da:	4b9b      	ldr	r3, [pc, #620]	; (8010a48 <_dtoa_r+0x938>)
 80107dc:	f7ef ff2c 	bl	8000638 <__aeabi_dmul>
 80107e0:	2200      	movs	r2, #0
 80107e2:	2300      	movs	r3, #0
 80107e4:	4606      	mov	r6, r0
 80107e6:	460f      	mov	r7, r1
 80107e8:	f7f0 f98e 	bl	8000b08 <__aeabi_dcmpeq>
 80107ec:	2800      	cmp	r0, #0
 80107ee:	d09a      	beq.n	8010726 <_dtoa_r+0x616>
 80107f0:	e7cb      	b.n	801078a <_dtoa_r+0x67a>
 80107f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80107f4:	2a00      	cmp	r2, #0
 80107f6:	f000 808b 	beq.w	8010910 <_dtoa_r+0x800>
 80107fa:	9a06      	ldr	r2, [sp, #24]
 80107fc:	2a01      	cmp	r2, #1
 80107fe:	dc6e      	bgt.n	80108de <_dtoa_r+0x7ce>
 8010800:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010802:	2a00      	cmp	r2, #0
 8010804:	d067      	beq.n	80108d6 <_dtoa_r+0x7c6>
 8010806:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801080a:	9f07      	ldr	r7, [sp, #28]
 801080c:	9d05      	ldr	r5, [sp, #20]
 801080e:	9a05      	ldr	r2, [sp, #20]
 8010810:	2101      	movs	r1, #1
 8010812:	441a      	add	r2, r3
 8010814:	4620      	mov	r0, r4
 8010816:	9205      	str	r2, [sp, #20]
 8010818:	4498      	add	r8, r3
 801081a:	f000 fd1e 	bl	801125a <__i2b>
 801081e:	4606      	mov	r6, r0
 8010820:	2d00      	cmp	r5, #0
 8010822:	dd0c      	ble.n	801083e <_dtoa_r+0x72e>
 8010824:	f1b8 0f00 	cmp.w	r8, #0
 8010828:	dd09      	ble.n	801083e <_dtoa_r+0x72e>
 801082a:	4545      	cmp	r5, r8
 801082c:	9a05      	ldr	r2, [sp, #20]
 801082e:	462b      	mov	r3, r5
 8010830:	bfa8      	it	ge
 8010832:	4643      	movge	r3, r8
 8010834:	1ad2      	subs	r2, r2, r3
 8010836:	9205      	str	r2, [sp, #20]
 8010838:	1aed      	subs	r5, r5, r3
 801083a:	eba8 0803 	sub.w	r8, r8, r3
 801083e:	9b07      	ldr	r3, [sp, #28]
 8010840:	b1eb      	cbz	r3, 801087e <_dtoa_r+0x76e>
 8010842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010844:	2b00      	cmp	r3, #0
 8010846:	d067      	beq.n	8010918 <_dtoa_r+0x808>
 8010848:	b18f      	cbz	r7, 801086e <_dtoa_r+0x75e>
 801084a:	4631      	mov	r1, r6
 801084c:	463a      	mov	r2, r7
 801084e:	4620      	mov	r0, r4
 8010850:	f000 fda2 	bl	8011398 <__pow5mult>
 8010854:	9a04      	ldr	r2, [sp, #16]
 8010856:	4601      	mov	r1, r0
 8010858:	4606      	mov	r6, r0
 801085a:	4620      	mov	r0, r4
 801085c:	f000 fd06 	bl	801126c <__multiply>
 8010860:	9904      	ldr	r1, [sp, #16]
 8010862:	9008      	str	r0, [sp, #32]
 8010864:	4620      	mov	r0, r4
 8010866:	f000 fc58 	bl	801111a <_Bfree>
 801086a:	9b08      	ldr	r3, [sp, #32]
 801086c:	9304      	str	r3, [sp, #16]
 801086e:	9b07      	ldr	r3, [sp, #28]
 8010870:	1bda      	subs	r2, r3, r7
 8010872:	d004      	beq.n	801087e <_dtoa_r+0x76e>
 8010874:	9904      	ldr	r1, [sp, #16]
 8010876:	4620      	mov	r0, r4
 8010878:	f000 fd8e 	bl	8011398 <__pow5mult>
 801087c:	9004      	str	r0, [sp, #16]
 801087e:	2101      	movs	r1, #1
 8010880:	4620      	mov	r0, r4
 8010882:	f000 fcea 	bl	801125a <__i2b>
 8010886:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010888:	4607      	mov	r7, r0
 801088a:	2b00      	cmp	r3, #0
 801088c:	f000 81d0 	beq.w	8010c30 <_dtoa_r+0xb20>
 8010890:	461a      	mov	r2, r3
 8010892:	4601      	mov	r1, r0
 8010894:	4620      	mov	r0, r4
 8010896:	f000 fd7f 	bl	8011398 <__pow5mult>
 801089a:	9b06      	ldr	r3, [sp, #24]
 801089c:	2b01      	cmp	r3, #1
 801089e:	4607      	mov	r7, r0
 80108a0:	dc40      	bgt.n	8010924 <_dtoa_r+0x814>
 80108a2:	9b00      	ldr	r3, [sp, #0]
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d139      	bne.n	801091c <_dtoa_r+0x80c>
 80108a8:	9b01      	ldr	r3, [sp, #4]
 80108aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d136      	bne.n	8010920 <_dtoa_r+0x810>
 80108b2:	9b01      	ldr	r3, [sp, #4]
 80108b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80108b8:	0d1b      	lsrs	r3, r3, #20
 80108ba:	051b      	lsls	r3, r3, #20
 80108bc:	b12b      	cbz	r3, 80108ca <_dtoa_r+0x7ba>
 80108be:	9b05      	ldr	r3, [sp, #20]
 80108c0:	3301      	adds	r3, #1
 80108c2:	9305      	str	r3, [sp, #20]
 80108c4:	f108 0801 	add.w	r8, r8, #1
 80108c8:	2301      	movs	r3, #1
 80108ca:	9307      	str	r3, [sp, #28]
 80108cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d12a      	bne.n	8010928 <_dtoa_r+0x818>
 80108d2:	2001      	movs	r0, #1
 80108d4:	e030      	b.n	8010938 <_dtoa_r+0x828>
 80108d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80108d8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80108dc:	e795      	b.n	801080a <_dtoa_r+0x6fa>
 80108de:	9b07      	ldr	r3, [sp, #28]
 80108e0:	f109 37ff 	add.w	r7, r9, #4294967295
 80108e4:	42bb      	cmp	r3, r7
 80108e6:	bfbf      	itttt	lt
 80108e8:	9b07      	ldrlt	r3, [sp, #28]
 80108ea:	9707      	strlt	r7, [sp, #28]
 80108ec:	1afa      	sublt	r2, r7, r3
 80108ee:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80108f0:	bfbb      	ittet	lt
 80108f2:	189b      	addlt	r3, r3, r2
 80108f4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80108f6:	1bdf      	subge	r7, r3, r7
 80108f8:	2700      	movlt	r7, #0
 80108fa:	f1b9 0f00 	cmp.w	r9, #0
 80108fe:	bfb5      	itete	lt
 8010900:	9b05      	ldrlt	r3, [sp, #20]
 8010902:	9d05      	ldrge	r5, [sp, #20]
 8010904:	eba3 0509 	sublt.w	r5, r3, r9
 8010908:	464b      	movge	r3, r9
 801090a:	bfb8      	it	lt
 801090c:	2300      	movlt	r3, #0
 801090e:	e77e      	b.n	801080e <_dtoa_r+0x6fe>
 8010910:	9f07      	ldr	r7, [sp, #28]
 8010912:	9d05      	ldr	r5, [sp, #20]
 8010914:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010916:	e783      	b.n	8010820 <_dtoa_r+0x710>
 8010918:	9a07      	ldr	r2, [sp, #28]
 801091a:	e7ab      	b.n	8010874 <_dtoa_r+0x764>
 801091c:	2300      	movs	r3, #0
 801091e:	e7d4      	b.n	80108ca <_dtoa_r+0x7ba>
 8010920:	9b00      	ldr	r3, [sp, #0]
 8010922:	e7d2      	b.n	80108ca <_dtoa_r+0x7ba>
 8010924:	2300      	movs	r3, #0
 8010926:	9307      	str	r3, [sp, #28]
 8010928:	693b      	ldr	r3, [r7, #16]
 801092a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801092e:	6918      	ldr	r0, [r3, #16]
 8010930:	f000 fc45 	bl	80111be <__hi0bits>
 8010934:	f1c0 0020 	rsb	r0, r0, #32
 8010938:	4440      	add	r0, r8
 801093a:	f010 001f 	ands.w	r0, r0, #31
 801093e:	d047      	beq.n	80109d0 <_dtoa_r+0x8c0>
 8010940:	f1c0 0320 	rsb	r3, r0, #32
 8010944:	2b04      	cmp	r3, #4
 8010946:	dd3b      	ble.n	80109c0 <_dtoa_r+0x8b0>
 8010948:	9b05      	ldr	r3, [sp, #20]
 801094a:	f1c0 001c 	rsb	r0, r0, #28
 801094e:	4403      	add	r3, r0
 8010950:	9305      	str	r3, [sp, #20]
 8010952:	4405      	add	r5, r0
 8010954:	4480      	add	r8, r0
 8010956:	9b05      	ldr	r3, [sp, #20]
 8010958:	2b00      	cmp	r3, #0
 801095a:	dd05      	ble.n	8010968 <_dtoa_r+0x858>
 801095c:	461a      	mov	r2, r3
 801095e:	9904      	ldr	r1, [sp, #16]
 8010960:	4620      	mov	r0, r4
 8010962:	f000 fd67 	bl	8011434 <__lshift>
 8010966:	9004      	str	r0, [sp, #16]
 8010968:	f1b8 0f00 	cmp.w	r8, #0
 801096c:	dd05      	ble.n	801097a <_dtoa_r+0x86a>
 801096e:	4639      	mov	r1, r7
 8010970:	4642      	mov	r2, r8
 8010972:	4620      	mov	r0, r4
 8010974:	f000 fd5e 	bl	8011434 <__lshift>
 8010978:	4607      	mov	r7, r0
 801097a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801097c:	b353      	cbz	r3, 80109d4 <_dtoa_r+0x8c4>
 801097e:	4639      	mov	r1, r7
 8010980:	9804      	ldr	r0, [sp, #16]
 8010982:	f000 fdab 	bl	80114dc <__mcmp>
 8010986:	2800      	cmp	r0, #0
 8010988:	da24      	bge.n	80109d4 <_dtoa_r+0x8c4>
 801098a:	2300      	movs	r3, #0
 801098c:	220a      	movs	r2, #10
 801098e:	9904      	ldr	r1, [sp, #16]
 8010990:	4620      	mov	r0, r4
 8010992:	f000 fbd9 	bl	8011148 <__multadd>
 8010996:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010998:	9004      	str	r0, [sp, #16]
 801099a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801099e:	2b00      	cmp	r3, #0
 80109a0:	f000 814d 	beq.w	8010c3e <_dtoa_r+0xb2e>
 80109a4:	2300      	movs	r3, #0
 80109a6:	4631      	mov	r1, r6
 80109a8:	220a      	movs	r2, #10
 80109aa:	4620      	mov	r0, r4
 80109ac:	f000 fbcc 	bl	8011148 <__multadd>
 80109b0:	9b02      	ldr	r3, [sp, #8]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	4606      	mov	r6, r0
 80109b6:	dc4f      	bgt.n	8010a58 <_dtoa_r+0x948>
 80109b8:	9b06      	ldr	r3, [sp, #24]
 80109ba:	2b02      	cmp	r3, #2
 80109bc:	dd4c      	ble.n	8010a58 <_dtoa_r+0x948>
 80109be:	e011      	b.n	80109e4 <_dtoa_r+0x8d4>
 80109c0:	d0c9      	beq.n	8010956 <_dtoa_r+0x846>
 80109c2:	9a05      	ldr	r2, [sp, #20]
 80109c4:	331c      	adds	r3, #28
 80109c6:	441a      	add	r2, r3
 80109c8:	9205      	str	r2, [sp, #20]
 80109ca:	441d      	add	r5, r3
 80109cc:	4498      	add	r8, r3
 80109ce:	e7c2      	b.n	8010956 <_dtoa_r+0x846>
 80109d0:	4603      	mov	r3, r0
 80109d2:	e7f6      	b.n	80109c2 <_dtoa_r+0x8b2>
 80109d4:	f1b9 0f00 	cmp.w	r9, #0
 80109d8:	dc38      	bgt.n	8010a4c <_dtoa_r+0x93c>
 80109da:	9b06      	ldr	r3, [sp, #24]
 80109dc:	2b02      	cmp	r3, #2
 80109de:	dd35      	ble.n	8010a4c <_dtoa_r+0x93c>
 80109e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80109e4:	9b02      	ldr	r3, [sp, #8]
 80109e6:	b963      	cbnz	r3, 8010a02 <_dtoa_r+0x8f2>
 80109e8:	4639      	mov	r1, r7
 80109ea:	2205      	movs	r2, #5
 80109ec:	4620      	mov	r0, r4
 80109ee:	f000 fbab 	bl	8011148 <__multadd>
 80109f2:	4601      	mov	r1, r0
 80109f4:	4607      	mov	r7, r0
 80109f6:	9804      	ldr	r0, [sp, #16]
 80109f8:	f000 fd70 	bl	80114dc <__mcmp>
 80109fc:	2800      	cmp	r0, #0
 80109fe:	f73f adcc 	bgt.w	801059a <_dtoa_r+0x48a>
 8010a02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a04:	465d      	mov	r5, fp
 8010a06:	ea6f 0a03 	mvn.w	sl, r3
 8010a0a:	f04f 0900 	mov.w	r9, #0
 8010a0e:	4639      	mov	r1, r7
 8010a10:	4620      	mov	r0, r4
 8010a12:	f000 fb82 	bl	801111a <_Bfree>
 8010a16:	2e00      	cmp	r6, #0
 8010a18:	f43f aeb7 	beq.w	801078a <_dtoa_r+0x67a>
 8010a1c:	f1b9 0f00 	cmp.w	r9, #0
 8010a20:	d005      	beq.n	8010a2e <_dtoa_r+0x91e>
 8010a22:	45b1      	cmp	r9, r6
 8010a24:	d003      	beq.n	8010a2e <_dtoa_r+0x91e>
 8010a26:	4649      	mov	r1, r9
 8010a28:	4620      	mov	r0, r4
 8010a2a:	f000 fb76 	bl	801111a <_Bfree>
 8010a2e:	4631      	mov	r1, r6
 8010a30:	4620      	mov	r0, r4
 8010a32:	f000 fb72 	bl	801111a <_Bfree>
 8010a36:	e6a8      	b.n	801078a <_dtoa_r+0x67a>
 8010a38:	2700      	movs	r7, #0
 8010a3a:	463e      	mov	r6, r7
 8010a3c:	e7e1      	b.n	8010a02 <_dtoa_r+0x8f2>
 8010a3e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010a42:	463e      	mov	r6, r7
 8010a44:	e5a9      	b.n	801059a <_dtoa_r+0x48a>
 8010a46:	bf00      	nop
 8010a48:	40240000 	.word	0x40240000
 8010a4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a4e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	f000 80fa 	beq.w	8010c4c <_dtoa_r+0xb3c>
 8010a58:	2d00      	cmp	r5, #0
 8010a5a:	dd05      	ble.n	8010a68 <_dtoa_r+0x958>
 8010a5c:	4631      	mov	r1, r6
 8010a5e:	462a      	mov	r2, r5
 8010a60:	4620      	mov	r0, r4
 8010a62:	f000 fce7 	bl	8011434 <__lshift>
 8010a66:	4606      	mov	r6, r0
 8010a68:	9b07      	ldr	r3, [sp, #28]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d04c      	beq.n	8010b08 <_dtoa_r+0x9f8>
 8010a6e:	6871      	ldr	r1, [r6, #4]
 8010a70:	4620      	mov	r0, r4
 8010a72:	f000 fb1e 	bl	80110b2 <_Balloc>
 8010a76:	6932      	ldr	r2, [r6, #16]
 8010a78:	3202      	adds	r2, #2
 8010a7a:	4605      	mov	r5, r0
 8010a7c:	0092      	lsls	r2, r2, #2
 8010a7e:	f106 010c 	add.w	r1, r6, #12
 8010a82:	300c      	adds	r0, #12
 8010a84:	f7fe faf2 	bl	800f06c <memcpy>
 8010a88:	2201      	movs	r2, #1
 8010a8a:	4629      	mov	r1, r5
 8010a8c:	4620      	mov	r0, r4
 8010a8e:	f000 fcd1 	bl	8011434 <__lshift>
 8010a92:	9b00      	ldr	r3, [sp, #0]
 8010a94:	f8cd b014 	str.w	fp, [sp, #20]
 8010a98:	f003 0301 	and.w	r3, r3, #1
 8010a9c:	46b1      	mov	r9, r6
 8010a9e:	9307      	str	r3, [sp, #28]
 8010aa0:	4606      	mov	r6, r0
 8010aa2:	4639      	mov	r1, r7
 8010aa4:	9804      	ldr	r0, [sp, #16]
 8010aa6:	f7ff faa7 	bl	800fff8 <quorem>
 8010aaa:	4649      	mov	r1, r9
 8010aac:	4605      	mov	r5, r0
 8010aae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010ab2:	9804      	ldr	r0, [sp, #16]
 8010ab4:	f000 fd12 	bl	80114dc <__mcmp>
 8010ab8:	4632      	mov	r2, r6
 8010aba:	9000      	str	r0, [sp, #0]
 8010abc:	4639      	mov	r1, r7
 8010abe:	4620      	mov	r0, r4
 8010ac0:	f000 fd26 	bl	8011510 <__mdiff>
 8010ac4:	68c3      	ldr	r3, [r0, #12]
 8010ac6:	4602      	mov	r2, r0
 8010ac8:	bb03      	cbnz	r3, 8010b0c <_dtoa_r+0x9fc>
 8010aca:	4601      	mov	r1, r0
 8010acc:	9008      	str	r0, [sp, #32]
 8010ace:	9804      	ldr	r0, [sp, #16]
 8010ad0:	f000 fd04 	bl	80114dc <__mcmp>
 8010ad4:	9a08      	ldr	r2, [sp, #32]
 8010ad6:	4603      	mov	r3, r0
 8010ad8:	4611      	mov	r1, r2
 8010ada:	4620      	mov	r0, r4
 8010adc:	9308      	str	r3, [sp, #32]
 8010ade:	f000 fb1c 	bl	801111a <_Bfree>
 8010ae2:	9b08      	ldr	r3, [sp, #32]
 8010ae4:	b9a3      	cbnz	r3, 8010b10 <_dtoa_r+0xa00>
 8010ae6:	9a06      	ldr	r2, [sp, #24]
 8010ae8:	b992      	cbnz	r2, 8010b10 <_dtoa_r+0xa00>
 8010aea:	9a07      	ldr	r2, [sp, #28]
 8010aec:	b982      	cbnz	r2, 8010b10 <_dtoa_r+0xa00>
 8010aee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010af2:	d029      	beq.n	8010b48 <_dtoa_r+0xa38>
 8010af4:	9b00      	ldr	r3, [sp, #0]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	dd01      	ble.n	8010afe <_dtoa_r+0x9ee>
 8010afa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8010afe:	9b05      	ldr	r3, [sp, #20]
 8010b00:	1c5d      	adds	r5, r3, #1
 8010b02:	f883 8000 	strb.w	r8, [r3]
 8010b06:	e782      	b.n	8010a0e <_dtoa_r+0x8fe>
 8010b08:	4630      	mov	r0, r6
 8010b0a:	e7c2      	b.n	8010a92 <_dtoa_r+0x982>
 8010b0c:	2301      	movs	r3, #1
 8010b0e:	e7e3      	b.n	8010ad8 <_dtoa_r+0x9c8>
 8010b10:	9a00      	ldr	r2, [sp, #0]
 8010b12:	2a00      	cmp	r2, #0
 8010b14:	db04      	blt.n	8010b20 <_dtoa_r+0xa10>
 8010b16:	d125      	bne.n	8010b64 <_dtoa_r+0xa54>
 8010b18:	9a06      	ldr	r2, [sp, #24]
 8010b1a:	bb1a      	cbnz	r2, 8010b64 <_dtoa_r+0xa54>
 8010b1c:	9a07      	ldr	r2, [sp, #28]
 8010b1e:	bb0a      	cbnz	r2, 8010b64 <_dtoa_r+0xa54>
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	ddec      	ble.n	8010afe <_dtoa_r+0x9ee>
 8010b24:	2201      	movs	r2, #1
 8010b26:	9904      	ldr	r1, [sp, #16]
 8010b28:	4620      	mov	r0, r4
 8010b2a:	f000 fc83 	bl	8011434 <__lshift>
 8010b2e:	4639      	mov	r1, r7
 8010b30:	9004      	str	r0, [sp, #16]
 8010b32:	f000 fcd3 	bl	80114dc <__mcmp>
 8010b36:	2800      	cmp	r0, #0
 8010b38:	dc03      	bgt.n	8010b42 <_dtoa_r+0xa32>
 8010b3a:	d1e0      	bne.n	8010afe <_dtoa_r+0x9ee>
 8010b3c:	f018 0f01 	tst.w	r8, #1
 8010b40:	d0dd      	beq.n	8010afe <_dtoa_r+0x9ee>
 8010b42:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010b46:	d1d8      	bne.n	8010afa <_dtoa_r+0x9ea>
 8010b48:	9b05      	ldr	r3, [sp, #20]
 8010b4a:	9a05      	ldr	r2, [sp, #20]
 8010b4c:	1c5d      	adds	r5, r3, #1
 8010b4e:	2339      	movs	r3, #57	; 0x39
 8010b50:	7013      	strb	r3, [r2, #0]
 8010b52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010b56:	2b39      	cmp	r3, #57	; 0x39
 8010b58:	f105 32ff 	add.w	r2, r5, #4294967295
 8010b5c:	d04f      	beq.n	8010bfe <_dtoa_r+0xaee>
 8010b5e:	3301      	adds	r3, #1
 8010b60:	7013      	strb	r3, [r2, #0]
 8010b62:	e754      	b.n	8010a0e <_dtoa_r+0x8fe>
 8010b64:	9a05      	ldr	r2, [sp, #20]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	f102 0501 	add.w	r5, r2, #1
 8010b6c:	dd06      	ble.n	8010b7c <_dtoa_r+0xa6c>
 8010b6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010b72:	d0e9      	beq.n	8010b48 <_dtoa_r+0xa38>
 8010b74:	f108 0801 	add.w	r8, r8, #1
 8010b78:	9b05      	ldr	r3, [sp, #20]
 8010b7a:	e7c2      	b.n	8010b02 <_dtoa_r+0x9f2>
 8010b7c:	9a02      	ldr	r2, [sp, #8]
 8010b7e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8010b82:	eba5 030b 	sub.w	r3, r5, fp
 8010b86:	4293      	cmp	r3, r2
 8010b88:	d021      	beq.n	8010bce <_dtoa_r+0xabe>
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	220a      	movs	r2, #10
 8010b8e:	9904      	ldr	r1, [sp, #16]
 8010b90:	4620      	mov	r0, r4
 8010b92:	f000 fad9 	bl	8011148 <__multadd>
 8010b96:	45b1      	cmp	r9, r6
 8010b98:	9004      	str	r0, [sp, #16]
 8010b9a:	f04f 0300 	mov.w	r3, #0
 8010b9e:	f04f 020a 	mov.w	r2, #10
 8010ba2:	4649      	mov	r1, r9
 8010ba4:	4620      	mov	r0, r4
 8010ba6:	d105      	bne.n	8010bb4 <_dtoa_r+0xaa4>
 8010ba8:	f000 face 	bl	8011148 <__multadd>
 8010bac:	4681      	mov	r9, r0
 8010bae:	4606      	mov	r6, r0
 8010bb0:	9505      	str	r5, [sp, #20]
 8010bb2:	e776      	b.n	8010aa2 <_dtoa_r+0x992>
 8010bb4:	f000 fac8 	bl	8011148 <__multadd>
 8010bb8:	4631      	mov	r1, r6
 8010bba:	4681      	mov	r9, r0
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	220a      	movs	r2, #10
 8010bc0:	4620      	mov	r0, r4
 8010bc2:	f000 fac1 	bl	8011148 <__multadd>
 8010bc6:	4606      	mov	r6, r0
 8010bc8:	e7f2      	b.n	8010bb0 <_dtoa_r+0xaa0>
 8010bca:	f04f 0900 	mov.w	r9, #0
 8010bce:	2201      	movs	r2, #1
 8010bd0:	9904      	ldr	r1, [sp, #16]
 8010bd2:	4620      	mov	r0, r4
 8010bd4:	f000 fc2e 	bl	8011434 <__lshift>
 8010bd8:	4639      	mov	r1, r7
 8010bda:	9004      	str	r0, [sp, #16]
 8010bdc:	f000 fc7e 	bl	80114dc <__mcmp>
 8010be0:	2800      	cmp	r0, #0
 8010be2:	dcb6      	bgt.n	8010b52 <_dtoa_r+0xa42>
 8010be4:	d102      	bne.n	8010bec <_dtoa_r+0xadc>
 8010be6:	f018 0f01 	tst.w	r8, #1
 8010bea:	d1b2      	bne.n	8010b52 <_dtoa_r+0xa42>
 8010bec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010bf0:	2b30      	cmp	r3, #48	; 0x30
 8010bf2:	f105 32ff 	add.w	r2, r5, #4294967295
 8010bf6:	f47f af0a 	bne.w	8010a0e <_dtoa_r+0x8fe>
 8010bfa:	4615      	mov	r5, r2
 8010bfc:	e7f6      	b.n	8010bec <_dtoa_r+0xadc>
 8010bfe:	4593      	cmp	fp, r2
 8010c00:	d105      	bne.n	8010c0e <_dtoa_r+0xafe>
 8010c02:	2331      	movs	r3, #49	; 0x31
 8010c04:	f10a 0a01 	add.w	sl, sl, #1
 8010c08:	f88b 3000 	strb.w	r3, [fp]
 8010c0c:	e6ff      	b.n	8010a0e <_dtoa_r+0x8fe>
 8010c0e:	4615      	mov	r5, r2
 8010c10:	e79f      	b.n	8010b52 <_dtoa_r+0xa42>
 8010c12:	f8df b064 	ldr.w	fp, [pc, #100]	; 8010c78 <_dtoa_r+0xb68>
 8010c16:	e007      	b.n	8010c28 <_dtoa_r+0xb18>
 8010c18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c1a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8010c7c <_dtoa_r+0xb6c>
 8010c1e:	b11b      	cbz	r3, 8010c28 <_dtoa_r+0xb18>
 8010c20:	f10b 0308 	add.w	r3, fp, #8
 8010c24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010c26:	6013      	str	r3, [r2, #0]
 8010c28:	4658      	mov	r0, fp
 8010c2a:	b017      	add	sp, #92	; 0x5c
 8010c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c30:	9b06      	ldr	r3, [sp, #24]
 8010c32:	2b01      	cmp	r3, #1
 8010c34:	f77f ae35 	ble.w	80108a2 <_dtoa_r+0x792>
 8010c38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010c3a:	9307      	str	r3, [sp, #28]
 8010c3c:	e649      	b.n	80108d2 <_dtoa_r+0x7c2>
 8010c3e:	9b02      	ldr	r3, [sp, #8]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	dc03      	bgt.n	8010c4c <_dtoa_r+0xb3c>
 8010c44:	9b06      	ldr	r3, [sp, #24]
 8010c46:	2b02      	cmp	r3, #2
 8010c48:	f73f aecc 	bgt.w	80109e4 <_dtoa_r+0x8d4>
 8010c4c:	465d      	mov	r5, fp
 8010c4e:	4639      	mov	r1, r7
 8010c50:	9804      	ldr	r0, [sp, #16]
 8010c52:	f7ff f9d1 	bl	800fff8 <quorem>
 8010c56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010c5a:	f805 8b01 	strb.w	r8, [r5], #1
 8010c5e:	9a02      	ldr	r2, [sp, #8]
 8010c60:	eba5 030b 	sub.w	r3, r5, fp
 8010c64:	429a      	cmp	r2, r3
 8010c66:	ddb0      	ble.n	8010bca <_dtoa_r+0xaba>
 8010c68:	2300      	movs	r3, #0
 8010c6a:	220a      	movs	r2, #10
 8010c6c:	9904      	ldr	r1, [sp, #16]
 8010c6e:	4620      	mov	r0, r4
 8010c70:	f000 fa6a 	bl	8011148 <__multadd>
 8010c74:	9004      	str	r0, [sp, #16]
 8010c76:	e7ea      	b.n	8010c4e <_dtoa_r+0xb3e>
 8010c78:	08013e71 	.word	0x08013e71
 8010c7c:	08013e95 	.word	0x08013e95

08010c80 <__sflush_r>:
 8010c80:	898a      	ldrh	r2, [r1, #12]
 8010c82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c86:	4605      	mov	r5, r0
 8010c88:	0710      	lsls	r0, r2, #28
 8010c8a:	460c      	mov	r4, r1
 8010c8c:	d458      	bmi.n	8010d40 <__sflush_r+0xc0>
 8010c8e:	684b      	ldr	r3, [r1, #4]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	dc05      	bgt.n	8010ca0 <__sflush_r+0x20>
 8010c94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	dc02      	bgt.n	8010ca0 <__sflush_r+0x20>
 8010c9a:	2000      	movs	r0, #0
 8010c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ca0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010ca2:	2e00      	cmp	r6, #0
 8010ca4:	d0f9      	beq.n	8010c9a <__sflush_r+0x1a>
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010cac:	682f      	ldr	r7, [r5, #0]
 8010cae:	6a21      	ldr	r1, [r4, #32]
 8010cb0:	602b      	str	r3, [r5, #0]
 8010cb2:	d032      	beq.n	8010d1a <__sflush_r+0x9a>
 8010cb4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010cb6:	89a3      	ldrh	r3, [r4, #12]
 8010cb8:	075a      	lsls	r2, r3, #29
 8010cba:	d505      	bpl.n	8010cc8 <__sflush_r+0x48>
 8010cbc:	6863      	ldr	r3, [r4, #4]
 8010cbe:	1ac0      	subs	r0, r0, r3
 8010cc0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010cc2:	b10b      	cbz	r3, 8010cc8 <__sflush_r+0x48>
 8010cc4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010cc6:	1ac0      	subs	r0, r0, r3
 8010cc8:	2300      	movs	r3, #0
 8010cca:	4602      	mov	r2, r0
 8010ccc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010cce:	6a21      	ldr	r1, [r4, #32]
 8010cd0:	4628      	mov	r0, r5
 8010cd2:	47b0      	blx	r6
 8010cd4:	1c43      	adds	r3, r0, #1
 8010cd6:	89a3      	ldrh	r3, [r4, #12]
 8010cd8:	d106      	bne.n	8010ce8 <__sflush_r+0x68>
 8010cda:	6829      	ldr	r1, [r5, #0]
 8010cdc:	291d      	cmp	r1, #29
 8010cde:	d848      	bhi.n	8010d72 <__sflush_r+0xf2>
 8010ce0:	4a29      	ldr	r2, [pc, #164]	; (8010d88 <__sflush_r+0x108>)
 8010ce2:	40ca      	lsrs	r2, r1
 8010ce4:	07d6      	lsls	r6, r2, #31
 8010ce6:	d544      	bpl.n	8010d72 <__sflush_r+0xf2>
 8010ce8:	2200      	movs	r2, #0
 8010cea:	6062      	str	r2, [r4, #4]
 8010cec:	04d9      	lsls	r1, r3, #19
 8010cee:	6922      	ldr	r2, [r4, #16]
 8010cf0:	6022      	str	r2, [r4, #0]
 8010cf2:	d504      	bpl.n	8010cfe <__sflush_r+0x7e>
 8010cf4:	1c42      	adds	r2, r0, #1
 8010cf6:	d101      	bne.n	8010cfc <__sflush_r+0x7c>
 8010cf8:	682b      	ldr	r3, [r5, #0]
 8010cfa:	b903      	cbnz	r3, 8010cfe <__sflush_r+0x7e>
 8010cfc:	6560      	str	r0, [r4, #84]	; 0x54
 8010cfe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010d00:	602f      	str	r7, [r5, #0]
 8010d02:	2900      	cmp	r1, #0
 8010d04:	d0c9      	beq.n	8010c9a <__sflush_r+0x1a>
 8010d06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010d0a:	4299      	cmp	r1, r3
 8010d0c:	d002      	beq.n	8010d14 <__sflush_r+0x94>
 8010d0e:	4628      	mov	r0, r5
 8010d10:	f7fe f9c0 	bl	800f094 <_free_r>
 8010d14:	2000      	movs	r0, #0
 8010d16:	6360      	str	r0, [r4, #52]	; 0x34
 8010d18:	e7c0      	b.n	8010c9c <__sflush_r+0x1c>
 8010d1a:	2301      	movs	r3, #1
 8010d1c:	4628      	mov	r0, r5
 8010d1e:	47b0      	blx	r6
 8010d20:	1c41      	adds	r1, r0, #1
 8010d22:	d1c8      	bne.n	8010cb6 <__sflush_r+0x36>
 8010d24:	682b      	ldr	r3, [r5, #0]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d0c5      	beq.n	8010cb6 <__sflush_r+0x36>
 8010d2a:	2b1d      	cmp	r3, #29
 8010d2c:	d001      	beq.n	8010d32 <__sflush_r+0xb2>
 8010d2e:	2b16      	cmp	r3, #22
 8010d30:	d101      	bne.n	8010d36 <__sflush_r+0xb6>
 8010d32:	602f      	str	r7, [r5, #0]
 8010d34:	e7b1      	b.n	8010c9a <__sflush_r+0x1a>
 8010d36:	89a3      	ldrh	r3, [r4, #12]
 8010d38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d3c:	81a3      	strh	r3, [r4, #12]
 8010d3e:	e7ad      	b.n	8010c9c <__sflush_r+0x1c>
 8010d40:	690f      	ldr	r7, [r1, #16]
 8010d42:	2f00      	cmp	r7, #0
 8010d44:	d0a9      	beq.n	8010c9a <__sflush_r+0x1a>
 8010d46:	0793      	lsls	r3, r2, #30
 8010d48:	680e      	ldr	r6, [r1, #0]
 8010d4a:	bf08      	it	eq
 8010d4c:	694b      	ldreq	r3, [r1, #20]
 8010d4e:	600f      	str	r7, [r1, #0]
 8010d50:	bf18      	it	ne
 8010d52:	2300      	movne	r3, #0
 8010d54:	eba6 0807 	sub.w	r8, r6, r7
 8010d58:	608b      	str	r3, [r1, #8]
 8010d5a:	f1b8 0f00 	cmp.w	r8, #0
 8010d5e:	dd9c      	ble.n	8010c9a <__sflush_r+0x1a>
 8010d60:	4643      	mov	r3, r8
 8010d62:	463a      	mov	r2, r7
 8010d64:	6a21      	ldr	r1, [r4, #32]
 8010d66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010d68:	4628      	mov	r0, r5
 8010d6a:	47b0      	blx	r6
 8010d6c:	2800      	cmp	r0, #0
 8010d6e:	dc06      	bgt.n	8010d7e <__sflush_r+0xfe>
 8010d70:	89a3      	ldrh	r3, [r4, #12]
 8010d72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d76:	81a3      	strh	r3, [r4, #12]
 8010d78:	f04f 30ff 	mov.w	r0, #4294967295
 8010d7c:	e78e      	b.n	8010c9c <__sflush_r+0x1c>
 8010d7e:	4407      	add	r7, r0
 8010d80:	eba8 0800 	sub.w	r8, r8, r0
 8010d84:	e7e9      	b.n	8010d5a <__sflush_r+0xda>
 8010d86:	bf00      	nop
 8010d88:	20400001 	.word	0x20400001

08010d8c <_fflush_r>:
 8010d8c:	b538      	push	{r3, r4, r5, lr}
 8010d8e:	690b      	ldr	r3, [r1, #16]
 8010d90:	4605      	mov	r5, r0
 8010d92:	460c      	mov	r4, r1
 8010d94:	b1db      	cbz	r3, 8010dce <_fflush_r+0x42>
 8010d96:	b118      	cbz	r0, 8010da0 <_fflush_r+0x14>
 8010d98:	6983      	ldr	r3, [r0, #24]
 8010d9a:	b90b      	cbnz	r3, 8010da0 <_fflush_r+0x14>
 8010d9c:	f000 f860 	bl	8010e60 <__sinit>
 8010da0:	4b0c      	ldr	r3, [pc, #48]	; (8010dd4 <_fflush_r+0x48>)
 8010da2:	429c      	cmp	r4, r3
 8010da4:	d109      	bne.n	8010dba <_fflush_r+0x2e>
 8010da6:	686c      	ldr	r4, [r5, #4]
 8010da8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dac:	b17b      	cbz	r3, 8010dce <_fflush_r+0x42>
 8010dae:	4621      	mov	r1, r4
 8010db0:	4628      	mov	r0, r5
 8010db2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010db6:	f7ff bf63 	b.w	8010c80 <__sflush_r>
 8010dba:	4b07      	ldr	r3, [pc, #28]	; (8010dd8 <_fflush_r+0x4c>)
 8010dbc:	429c      	cmp	r4, r3
 8010dbe:	d101      	bne.n	8010dc4 <_fflush_r+0x38>
 8010dc0:	68ac      	ldr	r4, [r5, #8]
 8010dc2:	e7f1      	b.n	8010da8 <_fflush_r+0x1c>
 8010dc4:	4b05      	ldr	r3, [pc, #20]	; (8010ddc <_fflush_r+0x50>)
 8010dc6:	429c      	cmp	r4, r3
 8010dc8:	bf08      	it	eq
 8010dca:	68ec      	ldreq	r4, [r5, #12]
 8010dcc:	e7ec      	b.n	8010da8 <_fflush_r+0x1c>
 8010dce:	2000      	movs	r0, #0
 8010dd0:	bd38      	pop	{r3, r4, r5, pc}
 8010dd2:	bf00      	nop
 8010dd4:	08013ec4 	.word	0x08013ec4
 8010dd8:	08013ee4 	.word	0x08013ee4
 8010ddc:	08013ea4 	.word	0x08013ea4

08010de0 <std>:
 8010de0:	2300      	movs	r3, #0
 8010de2:	b510      	push	{r4, lr}
 8010de4:	4604      	mov	r4, r0
 8010de6:	e9c0 3300 	strd	r3, r3, [r0]
 8010dea:	6083      	str	r3, [r0, #8]
 8010dec:	8181      	strh	r1, [r0, #12]
 8010dee:	6643      	str	r3, [r0, #100]	; 0x64
 8010df0:	81c2      	strh	r2, [r0, #14]
 8010df2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010df6:	6183      	str	r3, [r0, #24]
 8010df8:	4619      	mov	r1, r3
 8010dfa:	2208      	movs	r2, #8
 8010dfc:	305c      	adds	r0, #92	; 0x5c
 8010dfe:	f7fe f940 	bl	800f082 <memset>
 8010e02:	4b05      	ldr	r3, [pc, #20]	; (8010e18 <std+0x38>)
 8010e04:	6263      	str	r3, [r4, #36]	; 0x24
 8010e06:	4b05      	ldr	r3, [pc, #20]	; (8010e1c <std+0x3c>)
 8010e08:	62a3      	str	r3, [r4, #40]	; 0x28
 8010e0a:	4b05      	ldr	r3, [pc, #20]	; (8010e20 <std+0x40>)
 8010e0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010e0e:	4b05      	ldr	r3, [pc, #20]	; (8010e24 <std+0x44>)
 8010e10:	6224      	str	r4, [r4, #32]
 8010e12:	6323      	str	r3, [r4, #48]	; 0x30
 8010e14:	bd10      	pop	{r4, pc}
 8010e16:	bf00      	nop
 8010e18:	0800fd9d 	.word	0x0800fd9d
 8010e1c:	0800fdbf 	.word	0x0800fdbf
 8010e20:	0800fdf7 	.word	0x0800fdf7
 8010e24:	0800fe1b 	.word	0x0800fe1b

08010e28 <_cleanup_r>:
 8010e28:	4901      	ldr	r1, [pc, #4]	; (8010e30 <_cleanup_r+0x8>)
 8010e2a:	f000 b885 	b.w	8010f38 <_fwalk_reent>
 8010e2e:	bf00      	nop
 8010e30:	08010d8d 	.word	0x08010d8d

08010e34 <__sfmoreglue>:
 8010e34:	b570      	push	{r4, r5, r6, lr}
 8010e36:	1e4a      	subs	r2, r1, #1
 8010e38:	2568      	movs	r5, #104	; 0x68
 8010e3a:	4355      	muls	r5, r2
 8010e3c:	460e      	mov	r6, r1
 8010e3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010e42:	f7fe f975 	bl	800f130 <_malloc_r>
 8010e46:	4604      	mov	r4, r0
 8010e48:	b140      	cbz	r0, 8010e5c <__sfmoreglue+0x28>
 8010e4a:	2100      	movs	r1, #0
 8010e4c:	e9c0 1600 	strd	r1, r6, [r0]
 8010e50:	300c      	adds	r0, #12
 8010e52:	60a0      	str	r0, [r4, #8]
 8010e54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010e58:	f7fe f913 	bl	800f082 <memset>
 8010e5c:	4620      	mov	r0, r4
 8010e5e:	bd70      	pop	{r4, r5, r6, pc}

08010e60 <__sinit>:
 8010e60:	6983      	ldr	r3, [r0, #24]
 8010e62:	b510      	push	{r4, lr}
 8010e64:	4604      	mov	r4, r0
 8010e66:	bb33      	cbnz	r3, 8010eb6 <__sinit+0x56>
 8010e68:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8010e6c:	6503      	str	r3, [r0, #80]	; 0x50
 8010e6e:	4b12      	ldr	r3, [pc, #72]	; (8010eb8 <__sinit+0x58>)
 8010e70:	4a12      	ldr	r2, [pc, #72]	; (8010ebc <__sinit+0x5c>)
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	6282      	str	r2, [r0, #40]	; 0x28
 8010e76:	4298      	cmp	r0, r3
 8010e78:	bf04      	itt	eq
 8010e7a:	2301      	moveq	r3, #1
 8010e7c:	6183      	streq	r3, [r0, #24]
 8010e7e:	f000 f81f 	bl	8010ec0 <__sfp>
 8010e82:	6060      	str	r0, [r4, #4]
 8010e84:	4620      	mov	r0, r4
 8010e86:	f000 f81b 	bl	8010ec0 <__sfp>
 8010e8a:	60a0      	str	r0, [r4, #8]
 8010e8c:	4620      	mov	r0, r4
 8010e8e:	f000 f817 	bl	8010ec0 <__sfp>
 8010e92:	2200      	movs	r2, #0
 8010e94:	60e0      	str	r0, [r4, #12]
 8010e96:	2104      	movs	r1, #4
 8010e98:	6860      	ldr	r0, [r4, #4]
 8010e9a:	f7ff ffa1 	bl	8010de0 <std>
 8010e9e:	2201      	movs	r2, #1
 8010ea0:	2109      	movs	r1, #9
 8010ea2:	68a0      	ldr	r0, [r4, #8]
 8010ea4:	f7ff ff9c 	bl	8010de0 <std>
 8010ea8:	2202      	movs	r2, #2
 8010eaa:	2112      	movs	r1, #18
 8010eac:	68e0      	ldr	r0, [r4, #12]
 8010eae:	f7ff ff97 	bl	8010de0 <std>
 8010eb2:	2301      	movs	r3, #1
 8010eb4:	61a3      	str	r3, [r4, #24]
 8010eb6:	bd10      	pop	{r4, pc}
 8010eb8:	08013e4c 	.word	0x08013e4c
 8010ebc:	08010e29 	.word	0x08010e29

08010ec0 <__sfp>:
 8010ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ec2:	4b1b      	ldr	r3, [pc, #108]	; (8010f30 <__sfp+0x70>)
 8010ec4:	681e      	ldr	r6, [r3, #0]
 8010ec6:	69b3      	ldr	r3, [r6, #24]
 8010ec8:	4607      	mov	r7, r0
 8010eca:	b913      	cbnz	r3, 8010ed2 <__sfp+0x12>
 8010ecc:	4630      	mov	r0, r6
 8010ece:	f7ff ffc7 	bl	8010e60 <__sinit>
 8010ed2:	3648      	adds	r6, #72	; 0x48
 8010ed4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010ed8:	3b01      	subs	r3, #1
 8010eda:	d503      	bpl.n	8010ee4 <__sfp+0x24>
 8010edc:	6833      	ldr	r3, [r6, #0]
 8010ede:	b133      	cbz	r3, 8010eee <__sfp+0x2e>
 8010ee0:	6836      	ldr	r6, [r6, #0]
 8010ee2:	e7f7      	b.n	8010ed4 <__sfp+0x14>
 8010ee4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010ee8:	b16d      	cbz	r5, 8010f06 <__sfp+0x46>
 8010eea:	3468      	adds	r4, #104	; 0x68
 8010eec:	e7f4      	b.n	8010ed8 <__sfp+0x18>
 8010eee:	2104      	movs	r1, #4
 8010ef0:	4638      	mov	r0, r7
 8010ef2:	f7ff ff9f 	bl	8010e34 <__sfmoreglue>
 8010ef6:	6030      	str	r0, [r6, #0]
 8010ef8:	2800      	cmp	r0, #0
 8010efa:	d1f1      	bne.n	8010ee0 <__sfp+0x20>
 8010efc:	230c      	movs	r3, #12
 8010efe:	603b      	str	r3, [r7, #0]
 8010f00:	4604      	mov	r4, r0
 8010f02:	4620      	mov	r0, r4
 8010f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f06:	4b0b      	ldr	r3, [pc, #44]	; (8010f34 <__sfp+0x74>)
 8010f08:	6665      	str	r5, [r4, #100]	; 0x64
 8010f0a:	e9c4 5500 	strd	r5, r5, [r4]
 8010f0e:	60a5      	str	r5, [r4, #8]
 8010f10:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010f14:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010f18:	2208      	movs	r2, #8
 8010f1a:	4629      	mov	r1, r5
 8010f1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010f20:	f7fe f8af 	bl	800f082 <memset>
 8010f24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010f28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010f2c:	e7e9      	b.n	8010f02 <__sfp+0x42>
 8010f2e:	bf00      	nop
 8010f30:	08013e4c 	.word	0x08013e4c
 8010f34:	ffff0001 	.word	0xffff0001

08010f38 <_fwalk_reent>:
 8010f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f3c:	4680      	mov	r8, r0
 8010f3e:	4689      	mov	r9, r1
 8010f40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010f44:	2600      	movs	r6, #0
 8010f46:	b914      	cbnz	r4, 8010f4e <_fwalk_reent+0x16>
 8010f48:	4630      	mov	r0, r6
 8010f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f4e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010f52:	3f01      	subs	r7, #1
 8010f54:	d501      	bpl.n	8010f5a <_fwalk_reent+0x22>
 8010f56:	6824      	ldr	r4, [r4, #0]
 8010f58:	e7f5      	b.n	8010f46 <_fwalk_reent+0xe>
 8010f5a:	89ab      	ldrh	r3, [r5, #12]
 8010f5c:	2b01      	cmp	r3, #1
 8010f5e:	d907      	bls.n	8010f70 <_fwalk_reent+0x38>
 8010f60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010f64:	3301      	adds	r3, #1
 8010f66:	d003      	beq.n	8010f70 <_fwalk_reent+0x38>
 8010f68:	4629      	mov	r1, r5
 8010f6a:	4640      	mov	r0, r8
 8010f6c:	47c8      	blx	r9
 8010f6e:	4306      	orrs	r6, r0
 8010f70:	3568      	adds	r5, #104	; 0x68
 8010f72:	e7ee      	b.n	8010f52 <_fwalk_reent+0x1a>

08010f74 <_localeconv_r>:
 8010f74:	4b04      	ldr	r3, [pc, #16]	; (8010f88 <_localeconv_r+0x14>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	6a18      	ldr	r0, [r3, #32]
 8010f7a:	4b04      	ldr	r3, [pc, #16]	; (8010f8c <_localeconv_r+0x18>)
 8010f7c:	2800      	cmp	r0, #0
 8010f7e:	bf08      	it	eq
 8010f80:	4618      	moveq	r0, r3
 8010f82:	30f0      	adds	r0, #240	; 0xf0
 8010f84:	4770      	bx	lr
 8010f86:	bf00      	nop
 8010f88:	200001b4 	.word	0x200001b4
 8010f8c:	20000218 	.word	0x20000218

08010f90 <_lseek_r>:
 8010f90:	b538      	push	{r3, r4, r5, lr}
 8010f92:	4c07      	ldr	r4, [pc, #28]	; (8010fb0 <_lseek_r+0x20>)
 8010f94:	4605      	mov	r5, r0
 8010f96:	4608      	mov	r0, r1
 8010f98:	4611      	mov	r1, r2
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	6022      	str	r2, [r4, #0]
 8010f9e:	461a      	mov	r2, r3
 8010fa0:	f7f3 f848 	bl	8004034 <_lseek>
 8010fa4:	1c43      	adds	r3, r0, #1
 8010fa6:	d102      	bne.n	8010fae <_lseek_r+0x1e>
 8010fa8:	6823      	ldr	r3, [r4, #0]
 8010faa:	b103      	cbz	r3, 8010fae <_lseek_r+0x1e>
 8010fac:	602b      	str	r3, [r5, #0]
 8010fae:	bd38      	pop	{r3, r4, r5, pc}
 8010fb0:	20006324 	.word	0x20006324

08010fb4 <__swhatbuf_r>:
 8010fb4:	b570      	push	{r4, r5, r6, lr}
 8010fb6:	460e      	mov	r6, r1
 8010fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fbc:	2900      	cmp	r1, #0
 8010fbe:	b096      	sub	sp, #88	; 0x58
 8010fc0:	4614      	mov	r4, r2
 8010fc2:	461d      	mov	r5, r3
 8010fc4:	da07      	bge.n	8010fd6 <__swhatbuf_r+0x22>
 8010fc6:	2300      	movs	r3, #0
 8010fc8:	602b      	str	r3, [r5, #0]
 8010fca:	89b3      	ldrh	r3, [r6, #12]
 8010fcc:	061a      	lsls	r2, r3, #24
 8010fce:	d410      	bmi.n	8010ff2 <__swhatbuf_r+0x3e>
 8010fd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010fd4:	e00e      	b.n	8010ff4 <__swhatbuf_r+0x40>
 8010fd6:	466a      	mov	r2, sp
 8010fd8:	f000 fd22 	bl	8011a20 <_fstat_r>
 8010fdc:	2800      	cmp	r0, #0
 8010fde:	dbf2      	blt.n	8010fc6 <__swhatbuf_r+0x12>
 8010fe0:	9a01      	ldr	r2, [sp, #4]
 8010fe2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010fe6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010fea:	425a      	negs	r2, r3
 8010fec:	415a      	adcs	r2, r3
 8010fee:	602a      	str	r2, [r5, #0]
 8010ff0:	e7ee      	b.n	8010fd0 <__swhatbuf_r+0x1c>
 8010ff2:	2340      	movs	r3, #64	; 0x40
 8010ff4:	2000      	movs	r0, #0
 8010ff6:	6023      	str	r3, [r4, #0]
 8010ff8:	b016      	add	sp, #88	; 0x58
 8010ffa:	bd70      	pop	{r4, r5, r6, pc}

08010ffc <__smakebuf_r>:
 8010ffc:	898b      	ldrh	r3, [r1, #12]
 8010ffe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011000:	079d      	lsls	r5, r3, #30
 8011002:	4606      	mov	r6, r0
 8011004:	460c      	mov	r4, r1
 8011006:	d507      	bpl.n	8011018 <__smakebuf_r+0x1c>
 8011008:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801100c:	6023      	str	r3, [r4, #0]
 801100e:	6123      	str	r3, [r4, #16]
 8011010:	2301      	movs	r3, #1
 8011012:	6163      	str	r3, [r4, #20]
 8011014:	b002      	add	sp, #8
 8011016:	bd70      	pop	{r4, r5, r6, pc}
 8011018:	ab01      	add	r3, sp, #4
 801101a:	466a      	mov	r2, sp
 801101c:	f7ff ffca 	bl	8010fb4 <__swhatbuf_r>
 8011020:	9900      	ldr	r1, [sp, #0]
 8011022:	4605      	mov	r5, r0
 8011024:	4630      	mov	r0, r6
 8011026:	f7fe f883 	bl	800f130 <_malloc_r>
 801102a:	b948      	cbnz	r0, 8011040 <__smakebuf_r+0x44>
 801102c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011030:	059a      	lsls	r2, r3, #22
 8011032:	d4ef      	bmi.n	8011014 <__smakebuf_r+0x18>
 8011034:	f023 0303 	bic.w	r3, r3, #3
 8011038:	f043 0302 	orr.w	r3, r3, #2
 801103c:	81a3      	strh	r3, [r4, #12]
 801103e:	e7e3      	b.n	8011008 <__smakebuf_r+0xc>
 8011040:	4b0d      	ldr	r3, [pc, #52]	; (8011078 <__smakebuf_r+0x7c>)
 8011042:	62b3      	str	r3, [r6, #40]	; 0x28
 8011044:	89a3      	ldrh	r3, [r4, #12]
 8011046:	6020      	str	r0, [r4, #0]
 8011048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801104c:	81a3      	strh	r3, [r4, #12]
 801104e:	9b00      	ldr	r3, [sp, #0]
 8011050:	6163      	str	r3, [r4, #20]
 8011052:	9b01      	ldr	r3, [sp, #4]
 8011054:	6120      	str	r0, [r4, #16]
 8011056:	b15b      	cbz	r3, 8011070 <__smakebuf_r+0x74>
 8011058:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801105c:	4630      	mov	r0, r6
 801105e:	f000 fcf1 	bl	8011a44 <_isatty_r>
 8011062:	b128      	cbz	r0, 8011070 <__smakebuf_r+0x74>
 8011064:	89a3      	ldrh	r3, [r4, #12]
 8011066:	f023 0303 	bic.w	r3, r3, #3
 801106a:	f043 0301 	orr.w	r3, r3, #1
 801106e:	81a3      	strh	r3, [r4, #12]
 8011070:	89a3      	ldrh	r3, [r4, #12]
 8011072:	431d      	orrs	r5, r3
 8011074:	81a5      	strh	r5, [r4, #12]
 8011076:	e7cd      	b.n	8011014 <__smakebuf_r+0x18>
 8011078:	08010e29 	.word	0x08010e29

0801107c <memmove>:
 801107c:	4288      	cmp	r0, r1
 801107e:	b510      	push	{r4, lr}
 8011080:	eb01 0302 	add.w	r3, r1, r2
 8011084:	d807      	bhi.n	8011096 <memmove+0x1a>
 8011086:	1e42      	subs	r2, r0, #1
 8011088:	4299      	cmp	r1, r3
 801108a:	d00a      	beq.n	80110a2 <memmove+0x26>
 801108c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011090:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011094:	e7f8      	b.n	8011088 <memmove+0xc>
 8011096:	4283      	cmp	r3, r0
 8011098:	d9f5      	bls.n	8011086 <memmove+0xa>
 801109a:	1881      	adds	r1, r0, r2
 801109c:	1ad2      	subs	r2, r2, r3
 801109e:	42d3      	cmn	r3, r2
 80110a0:	d100      	bne.n	80110a4 <memmove+0x28>
 80110a2:	bd10      	pop	{r4, pc}
 80110a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80110a8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80110ac:	e7f7      	b.n	801109e <memmove+0x22>

080110ae <__malloc_lock>:
 80110ae:	4770      	bx	lr

080110b0 <__malloc_unlock>:
 80110b0:	4770      	bx	lr

080110b2 <_Balloc>:
 80110b2:	b570      	push	{r4, r5, r6, lr}
 80110b4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80110b6:	4604      	mov	r4, r0
 80110b8:	460e      	mov	r6, r1
 80110ba:	b93d      	cbnz	r5, 80110cc <_Balloc+0x1a>
 80110bc:	2010      	movs	r0, #16
 80110be:	f7fd ffc5 	bl	800f04c <malloc>
 80110c2:	6260      	str	r0, [r4, #36]	; 0x24
 80110c4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80110c8:	6005      	str	r5, [r0, #0]
 80110ca:	60c5      	str	r5, [r0, #12]
 80110cc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80110ce:	68eb      	ldr	r3, [r5, #12]
 80110d0:	b183      	cbz	r3, 80110f4 <_Balloc+0x42>
 80110d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80110d4:	68db      	ldr	r3, [r3, #12]
 80110d6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80110da:	b9b8      	cbnz	r0, 801110c <_Balloc+0x5a>
 80110dc:	2101      	movs	r1, #1
 80110de:	fa01 f506 	lsl.w	r5, r1, r6
 80110e2:	1d6a      	adds	r2, r5, #5
 80110e4:	0092      	lsls	r2, r2, #2
 80110e6:	4620      	mov	r0, r4
 80110e8:	f000 fabe 	bl	8011668 <_calloc_r>
 80110ec:	b160      	cbz	r0, 8011108 <_Balloc+0x56>
 80110ee:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80110f2:	e00e      	b.n	8011112 <_Balloc+0x60>
 80110f4:	2221      	movs	r2, #33	; 0x21
 80110f6:	2104      	movs	r1, #4
 80110f8:	4620      	mov	r0, r4
 80110fa:	f000 fab5 	bl	8011668 <_calloc_r>
 80110fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011100:	60e8      	str	r0, [r5, #12]
 8011102:	68db      	ldr	r3, [r3, #12]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d1e4      	bne.n	80110d2 <_Balloc+0x20>
 8011108:	2000      	movs	r0, #0
 801110a:	bd70      	pop	{r4, r5, r6, pc}
 801110c:	6802      	ldr	r2, [r0, #0]
 801110e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8011112:	2300      	movs	r3, #0
 8011114:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011118:	e7f7      	b.n	801110a <_Balloc+0x58>

0801111a <_Bfree>:
 801111a:	b570      	push	{r4, r5, r6, lr}
 801111c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801111e:	4606      	mov	r6, r0
 8011120:	460d      	mov	r5, r1
 8011122:	b93c      	cbnz	r4, 8011134 <_Bfree+0x1a>
 8011124:	2010      	movs	r0, #16
 8011126:	f7fd ff91 	bl	800f04c <malloc>
 801112a:	6270      	str	r0, [r6, #36]	; 0x24
 801112c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011130:	6004      	str	r4, [r0, #0]
 8011132:	60c4      	str	r4, [r0, #12]
 8011134:	b13d      	cbz	r5, 8011146 <_Bfree+0x2c>
 8011136:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011138:	686a      	ldr	r2, [r5, #4]
 801113a:	68db      	ldr	r3, [r3, #12]
 801113c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011140:	6029      	str	r1, [r5, #0]
 8011142:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011146:	bd70      	pop	{r4, r5, r6, pc}

08011148 <__multadd>:
 8011148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801114c:	690d      	ldr	r5, [r1, #16]
 801114e:	461f      	mov	r7, r3
 8011150:	4606      	mov	r6, r0
 8011152:	460c      	mov	r4, r1
 8011154:	f101 0c14 	add.w	ip, r1, #20
 8011158:	2300      	movs	r3, #0
 801115a:	f8dc 0000 	ldr.w	r0, [ip]
 801115e:	b281      	uxth	r1, r0
 8011160:	fb02 7101 	mla	r1, r2, r1, r7
 8011164:	0c0f      	lsrs	r7, r1, #16
 8011166:	0c00      	lsrs	r0, r0, #16
 8011168:	fb02 7000 	mla	r0, r2, r0, r7
 801116c:	b289      	uxth	r1, r1
 801116e:	3301      	adds	r3, #1
 8011170:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011174:	429d      	cmp	r5, r3
 8011176:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801117a:	f84c 1b04 	str.w	r1, [ip], #4
 801117e:	dcec      	bgt.n	801115a <__multadd+0x12>
 8011180:	b1d7      	cbz	r7, 80111b8 <__multadd+0x70>
 8011182:	68a3      	ldr	r3, [r4, #8]
 8011184:	42ab      	cmp	r3, r5
 8011186:	dc12      	bgt.n	80111ae <__multadd+0x66>
 8011188:	6861      	ldr	r1, [r4, #4]
 801118a:	4630      	mov	r0, r6
 801118c:	3101      	adds	r1, #1
 801118e:	f7ff ff90 	bl	80110b2 <_Balloc>
 8011192:	6922      	ldr	r2, [r4, #16]
 8011194:	3202      	adds	r2, #2
 8011196:	f104 010c 	add.w	r1, r4, #12
 801119a:	4680      	mov	r8, r0
 801119c:	0092      	lsls	r2, r2, #2
 801119e:	300c      	adds	r0, #12
 80111a0:	f7fd ff64 	bl	800f06c <memcpy>
 80111a4:	4621      	mov	r1, r4
 80111a6:	4630      	mov	r0, r6
 80111a8:	f7ff ffb7 	bl	801111a <_Bfree>
 80111ac:	4644      	mov	r4, r8
 80111ae:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80111b2:	3501      	adds	r5, #1
 80111b4:	615f      	str	r7, [r3, #20]
 80111b6:	6125      	str	r5, [r4, #16]
 80111b8:	4620      	mov	r0, r4
 80111ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080111be <__hi0bits>:
 80111be:	0c02      	lsrs	r2, r0, #16
 80111c0:	0412      	lsls	r2, r2, #16
 80111c2:	4603      	mov	r3, r0
 80111c4:	b9b2      	cbnz	r2, 80111f4 <__hi0bits+0x36>
 80111c6:	0403      	lsls	r3, r0, #16
 80111c8:	2010      	movs	r0, #16
 80111ca:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80111ce:	bf04      	itt	eq
 80111d0:	021b      	lsleq	r3, r3, #8
 80111d2:	3008      	addeq	r0, #8
 80111d4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80111d8:	bf04      	itt	eq
 80111da:	011b      	lsleq	r3, r3, #4
 80111dc:	3004      	addeq	r0, #4
 80111de:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80111e2:	bf04      	itt	eq
 80111e4:	009b      	lsleq	r3, r3, #2
 80111e6:	3002      	addeq	r0, #2
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	db06      	blt.n	80111fa <__hi0bits+0x3c>
 80111ec:	005b      	lsls	r3, r3, #1
 80111ee:	d503      	bpl.n	80111f8 <__hi0bits+0x3a>
 80111f0:	3001      	adds	r0, #1
 80111f2:	4770      	bx	lr
 80111f4:	2000      	movs	r0, #0
 80111f6:	e7e8      	b.n	80111ca <__hi0bits+0xc>
 80111f8:	2020      	movs	r0, #32
 80111fa:	4770      	bx	lr

080111fc <__lo0bits>:
 80111fc:	6803      	ldr	r3, [r0, #0]
 80111fe:	f013 0207 	ands.w	r2, r3, #7
 8011202:	4601      	mov	r1, r0
 8011204:	d00b      	beq.n	801121e <__lo0bits+0x22>
 8011206:	07da      	lsls	r2, r3, #31
 8011208:	d423      	bmi.n	8011252 <__lo0bits+0x56>
 801120a:	0798      	lsls	r0, r3, #30
 801120c:	bf49      	itett	mi
 801120e:	085b      	lsrmi	r3, r3, #1
 8011210:	089b      	lsrpl	r3, r3, #2
 8011212:	2001      	movmi	r0, #1
 8011214:	600b      	strmi	r3, [r1, #0]
 8011216:	bf5c      	itt	pl
 8011218:	600b      	strpl	r3, [r1, #0]
 801121a:	2002      	movpl	r0, #2
 801121c:	4770      	bx	lr
 801121e:	b298      	uxth	r0, r3
 8011220:	b9a8      	cbnz	r0, 801124e <__lo0bits+0x52>
 8011222:	0c1b      	lsrs	r3, r3, #16
 8011224:	2010      	movs	r0, #16
 8011226:	f013 0fff 	tst.w	r3, #255	; 0xff
 801122a:	bf04      	itt	eq
 801122c:	0a1b      	lsreq	r3, r3, #8
 801122e:	3008      	addeq	r0, #8
 8011230:	071a      	lsls	r2, r3, #28
 8011232:	bf04      	itt	eq
 8011234:	091b      	lsreq	r3, r3, #4
 8011236:	3004      	addeq	r0, #4
 8011238:	079a      	lsls	r2, r3, #30
 801123a:	bf04      	itt	eq
 801123c:	089b      	lsreq	r3, r3, #2
 801123e:	3002      	addeq	r0, #2
 8011240:	07da      	lsls	r2, r3, #31
 8011242:	d402      	bmi.n	801124a <__lo0bits+0x4e>
 8011244:	085b      	lsrs	r3, r3, #1
 8011246:	d006      	beq.n	8011256 <__lo0bits+0x5a>
 8011248:	3001      	adds	r0, #1
 801124a:	600b      	str	r3, [r1, #0]
 801124c:	4770      	bx	lr
 801124e:	4610      	mov	r0, r2
 8011250:	e7e9      	b.n	8011226 <__lo0bits+0x2a>
 8011252:	2000      	movs	r0, #0
 8011254:	4770      	bx	lr
 8011256:	2020      	movs	r0, #32
 8011258:	4770      	bx	lr

0801125a <__i2b>:
 801125a:	b510      	push	{r4, lr}
 801125c:	460c      	mov	r4, r1
 801125e:	2101      	movs	r1, #1
 8011260:	f7ff ff27 	bl	80110b2 <_Balloc>
 8011264:	2201      	movs	r2, #1
 8011266:	6144      	str	r4, [r0, #20]
 8011268:	6102      	str	r2, [r0, #16]
 801126a:	bd10      	pop	{r4, pc}

0801126c <__multiply>:
 801126c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011270:	4614      	mov	r4, r2
 8011272:	690a      	ldr	r2, [r1, #16]
 8011274:	6923      	ldr	r3, [r4, #16]
 8011276:	429a      	cmp	r2, r3
 8011278:	bfb8      	it	lt
 801127a:	460b      	movlt	r3, r1
 801127c:	4688      	mov	r8, r1
 801127e:	bfbc      	itt	lt
 8011280:	46a0      	movlt	r8, r4
 8011282:	461c      	movlt	r4, r3
 8011284:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011288:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801128c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011290:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011294:	eb07 0609 	add.w	r6, r7, r9
 8011298:	42b3      	cmp	r3, r6
 801129a:	bfb8      	it	lt
 801129c:	3101      	addlt	r1, #1
 801129e:	f7ff ff08 	bl	80110b2 <_Balloc>
 80112a2:	f100 0514 	add.w	r5, r0, #20
 80112a6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80112aa:	462b      	mov	r3, r5
 80112ac:	2200      	movs	r2, #0
 80112ae:	4573      	cmp	r3, lr
 80112b0:	d316      	bcc.n	80112e0 <__multiply+0x74>
 80112b2:	f104 0214 	add.w	r2, r4, #20
 80112b6:	f108 0114 	add.w	r1, r8, #20
 80112ba:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80112be:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80112c2:	9300      	str	r3, [sp, #0]
 80112c4:	9b00      	ldr	r3, [sp, #0]
 80112c6:	9201      	str	r2, [sp, #4]
 80112c8:	4293      	cmp	r3, r2
 80112ca:	d80c      	bhi.n	80112e6 <__multiply+0x7a>
 80112cc:	2e00      	cmp	r6, #0
 80112ce:	dd03      	ble.n	80112d8 <__multiply+0x6c>
 80112d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d05d      	beq.n	8011394 <__multiply+0x128>
 80112d8:	6106      	str	r6, [r0, #16]
 80112da:	b003      	add	sp, #12
 80112dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112e0:	f843 2b04 	str.w	r2, [r3], #4
 80112e4:	e7e3      	b.n	80112ae <__multiply+0x42>
 80112e6:	f8b2 b000 	ldrh.w	fp, [r2]
 80112ea:	f1bb 0f00 	cmp.w	fp, #0
 80112ee:	d023      	beq.n	8011338 <__multiply+0xcc>
 80112f0:	4689      	mov	r9, r1
 80112f2:	46ac      	mov	ip, r5
 80112f4:	f04f 0800 	mov.w	r8, #0
 80112f8:	f859 4b04 	ldr.w	r4, [r9], #4
 80112fc:	f8dc a000 	ldr.w	sl, [ip]
 8011300:	b2a3      	uxth	r3, r4
 8011302:	fa1f fa8a 	uxth.w	sl, sl
 8011306:	fb0b a303 	mla	r3, fp, r3, sl
 801130a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801130e:	f8dc 4000 	ldr.w	r4, [ip]
 8011312:	4443      	add	r3, r8
 8011314:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011318:	fb0b 840a 	mla	r4, fp, sl, r8
 801131c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8011320:	46e2      	mov	sl, ip
 8011322:	b29b      	uxth	r3, r3
 8011324:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011328:	454f      	cmp	r7, r9
 801132a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801132e:	f84a 3b04 	str.w	r3, [sl], #4
 8011332:	d82b      	bhi.n	801138c <__multiply+0x120>
 8011334:	f8cc 8004 	str.w	r8, [ip, #4]
 8011338:	9b01      	ldr	r3, [sp, #4]
 801133a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801133e:	3204      	adds	r2, #4
 8011340:	f1ba 0f00 	cmp.w	sl, #0
 8011344:	d020      	beq.n	8011388 <__multiply+0x11c>
 8011346:	682b      	ldr	r3, [r5, #0]
 8011348:	4689      	mov	r9, r1
 801134a:	46a8      	mov	r8, r5
 801134c:	f04f 0b00 	mov.w	fp, #0
 8011350:	f8b9 c000 	ldrh.w	ip, [r9]
 8011354:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8011358:	fb0a 440c 	mla	r4, sl, ip, r4
 801135c:	445c      	add	r4, fp
 801135e:	46c4      	mov	ip, r8
 8011360:	b29b      	uxth	r3, r3
 8011362:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011366:	f84c 3b04 	str.w	r3, [ip], #4
 801136a:	f859 3b04 	ldr.w	r3, [r9], #4
 801136e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8011372:	0c1b      	lsrs	r3, r3, #16
 8011374:	fb0a b303 	mla	r3, sl, r3, fp
 8011378:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801137c:	454f      	cmp	r7, r9
 801137e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8011382:	d805      	bhi.n	8011390 <__multiply+0x124>
 8011384:	f8c8 3004 	str.w	r3, [r8, #4]
 8011388:	3504      	adds	r5, #4
 801138a:	e79b      	b.n	80112c4 <__multiply+0x58>
 801138c:	46d4      	mov	ip, sl
 801138e:	e7b3      	b.n	80112f8 <__multiply+0x8c>
 8011390:	46e0      	mov	r8, ip
 8011392:	e7dd      	b.n	8011350 <__multiply+0xe4>
 8011394:	3e01      	subs	r6, #1
 8011396:	e799      	b.n	80112cc <__multiply+0x60>

08011398 <__pow5mult>:
 8011398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801139c:	4615      	mov	r5, r2
 801139e:	f012 0203 	ands.w	r2, r2, #3
 80113a2:	4606      	mov	r6, r0
 80113a4:	460f      	mov	r7, r1
 80113a6:	d007      	beq.n	80113b8 <__pow5mult+0x20>
 80113a8:	3a01      	subs	r2, #1
 80113aa:	4c21      	ldr	r4, [pc, #132]	; (8011430 <__pow5mult+0x98>)
 80113ac:	2300      	movs	r3, #0
 80113ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80113b2:	f7ff fec9 	bl	8011148 <__multadd>
 80113b6:	4607      	mov	r7, r0
 80113b8:	10ad      	asrs	r5, r5, #2
 80113ba:	d035      	beq.n	8011428 <__pow5mult+0x90>
 80113bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80113be:	b93c      	cbnz	r4, 80113d0 <__pow5mult+0x38>
 80113c0:	2010      	movs	r0, #16
 80113c2:	f7fd fe43 	bl	800f04c <malloc>
 80113c6:	6270      	str	r0, [r6, #36]	; 0x24
 80113c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80113cc:	6004      	str	r4, [r0, #0]
 80113ce:	60c4      	str	r4, [r0, #12]
 80113d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80113d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80113d8:	b94c      	cbnz	r4, 80113ee <__pow5mult+0x56>
 80113da:	f240 2171 	movw	r1, #625	; 0x271
 80113de:	4630      	mov	r0, r6
 80113e0:	f7ff ff3b 	bl	801125a <__i2b>
 80113e4:	2300      	movs	r3, #0
 80113e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80113ea:	4604      	mov	r4, r0
 80113ec:	6003      	str	r3, [r0, #0]
 80113ee:	f04f 0800 	mov.w	r8, #0
 80113f2:	07eb      	lsls	r3, r5, #31
 80113f4:	d50a      	bpl.n	801140c <__pow5mult+0x74>
 80113f6:	4639      	mov	r1, r7
 80113f8:	4622      	mov	r2, r4
 80113fa:	4630      	mov	r0, r6
 80113fc:	f7ff ff36 	bl	801126c <__multiply>
 8011400:	4639      	mov	r1, r7
 8011402:	4681      	mov	r9, r0
 8011404:	4630      	mov	r0, r6
 8011406:	f7ff fe88 	bl	801111a <_Bfree>
 801140a:	464f      	mov	r7, r9
 801140c:	106d      	asrs	r5, r5, #1
 801140e:	d00b      	beq.n	8011428 <__pow5mult+0x90>
 8011410:	6820      	ldr	r0, [r4, #0]
 8011412:	b938      	cbnz	r0, 8011424 <__pow5mult+0x8c>
 8011414:	4622      	mov	r2, r4
 8011416:	4621      	mov	r1, r4
 8011418:	4630      	mov	r0, r6
 801141a:	f7ff ff27 	bl	801126c <__multiply>
 801141e:	6020      	str	r0, [r4, #0]
 8011420:	f8c0 8000 	str.w	r8, [r0]
 8011424:	4604      	mov	r4, r0
 8011426:	e7e4      	b.n	80113f2 <__pow5mult+0x5a>
 8011428:	4638      	mov	r0, r7
 801142a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801142e:	bf00      	nop
 8011430:	08013ff8 	.word	0x08013ff8

08011434 <__lshift>:
 8011434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011438:	460c      	mov	r4, r1
 801143a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801143e:	6923      	ldr	r3, [r4, #16]
 8011440:	6849      	ldr	r1, [r1, #4]
 8011442:	eb0a 0903 	add.w	r9, sl, r3
 8011446:	68a3      	ldr	r3, [r4, #8]
 8011448:	4607      	mov	r7, r0
 801144a:	4616      	mov	r6, r2
 801144c:	f109 0501 	add.w	r5, r9, #1
 8011450:	42ab      	cmp	r3, r5
 8011452:	db32      	blt.n	80114ba <__lshift+0x86>
 8011454:	4638      	mov	r0, r7
 8011456:	f7ff fe2c 	bl	80110b2 <_Balloc>
 801145a:	2300      	movs	r3, #0
 801145c:	4680      	mov	r8, r0
 801145e:	f100 0114 	add.w	r1, r0, #20
 8011462:	461a      	mov	r2, r3
 8011464:	4553      	cmp	r3, sl
 8011466:	db2b      	blt.n	80114c0 <__lshift+0x8c>
 8011468:	6920      	ldr	r0, [r4, #16]
 801146a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801146e:	f104 0314 	add.w	r3, r4, #20
 8011472:	f016 021f 	ands.w	r2, r6, #31
 8011476:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801147a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801147e:	d025      	beq.n	80114cc <__lshift+0x98>
 8011480:	f1c2 0e20 	rsb	lr, r2, #32
 8011484:	2000      	movs	r0, #0
 8011486:	681e      	ldr	r6, [r3, #0]
 8011488:	468a      	mov	sl, r1
 801148a:	4096      	lsls	r6, r2
 801148c:	4330      	orrs	r0, r6
 801148e:	f84a 0b04 	str.w	r0, [sl], #4
 8011492:	f853 0b04 	ldr.w	r0, [r3], #4
 8011496:	459c      	cmp	ip, r3
 8011498:	fa20 f00e 	lsr.w	r0, r0, lr
 801149c:	d814      	bhi.n	80114c8 <__lshift+0x94>
 801149e:	6048      	str	r0, [r1, #4]
 80114a0:	b108      	cbz	r0, 80114a6 <__lshift+0x72>
 80114a2:	f109 0502 	add.w	r5, r9, #2
 80114a6:	3d01      	subs	r5, #1
 80114a8:	4638      	mov	r0, r7
 80114aa:	f8c8 5010 	str.w	r5, [r8, #16]
 80114ae:	4621      	mov	r1, r4
 80114b0:	f7ff fe33 	bl	801111a <_Bfree>
 80114b4:	4640      	mov	r0, r8
 80114b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114ba:	3101      	adds	r1, #1
 80114bc:	005b      	lsls	r3, r3, #1
 80114be:	e7c7      	b.n	8011450 <__lshift+0x1c>
 80114c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80114c4:	3301      	adds	r3, #1
 80114c6:	e7cd      	b.n	8011464 <__lshift+0x30>
 80114c8:	4651      	mov	r1, sl
 80114ca:	e7dc      	b.n	8011486 <__lshift+0x52>
 80114cc:	3904      	subs	r1, #4
 80114ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80114d2:	f841 2f04 	str.w	r2, [r1, #4]!
 80114d6:	459c      	cmp	ip, r3
 80114d8:	d8f9      	bhi.n	80114ce <__lshift+0x9a>
 80114da:	e7e4      	b.n	80114a6 <__lshift+0x72>

080114dc <__mcmp>:
 80114dc:	6903      	ldr	r3, [r0, #16]
 80114de:	690a      	ldr	r2, [r1, #16]
 80114e0:	1a9b      	subs	r3, r3, r2
 80114e2:	b530      	push	{r4, r5, lr}
 80114e4:	d10c      	bne.n	8011500 <__mcmp+0x24>
 80114e6:	0092      	lsls	r2, r2, #2
 80114e8:	3014      	adds	r0, #20
 80114ea:	3114      	adds	r1, #20
 80114ec:	1884      	adds	r4, r0, r2
 80114ee:	4411      	add	r1, r2
 80114f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80114f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80114f8:	4295      	cmp	r5, r2
 80114fa:	d003      	beq.n	8011504 <__mcmp+0x28>
 80114fc:	d305      	bcc.n	801150a <__mcmp+0x2e>
 80114fe:	2301      	movs	r3, #1
 8011500:	4618      	mov	r0, r3
 8011502:	bd30      	pop	{r4, r5, pc}
 8011504:	42a0      	cmp	r0, r4
 8011506:	d3f3      	bcc.n	80114f0 <__mcmp+0x14>
 8011508:	e7fa      	b.n	8011500 <__mcmp+0x24>
 801150a:	f04f 33ff 	mov.w	r3, #4294967295
 801150e:	e7f7      	b.n	8011500 <__mcmp+0x24>

08011510 <__mdiff>:
 8011510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011514:	460d      	mov	r5, r1
 8011516:	4607      	mov	r7, r0
 8011518:	4611      	mov	r1, r2
 801151a:	4628      	mov	r0, r5
 801151c:	4614      	mov	r4, r2
 801151e:	f7ff ffdd 	bl	80114dc <__mcmp>
 8011522:	1e06      	subs	r6, r0, #0
 8011524:	d108      	bne.n	8011538 <__mdiff+0x28>
 8011526:	4631      	mov	r1, r6
 8011528:	4638      	mov	r0, r7
 801152a:	f7ff fdc2 	bl	80110b2 <_Balloc>
 801152e:	2301      	movs	r3, #1
 8011530:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8011534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011538:	bfa4      	itt	ge
 801153a:	4623      	movge	r3, r4
 801153c:	462c      	movge	r4, r5
 801153e:	4638      	mov	r0, r7
 8011540:	6861      	ldr	r1, [r4, #4]
 8011542:	bfa6      	itte	ge
 8011544:	461d      	movge	r5, r3
 8011546:	2600      	movge	r6, #0
 8011548:	2601      	movlt	r6, #1
 801154a:	f7ff fdb2 	bl	80110b2 <_Balloc>
 801154e:	692b      	ldr	r3, [r5, #16]
 8011550:	60c6      	str	r6, [r0, #12]
 8011552:	6926      	ldr	r6, [r4, #16]
 8011554:	f105 0914 	add.w	r9, r5, #20
 8011558:	f104 0214 	add.w	r2, r4, #20
 801155c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8011560:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011564:	f100 0514 	add.w	r5, r0, #20
 8011568:	f04f 0e00 	mov.w	lr, #0
 801156c:	f852 ab04 	ldr.w	sl, [r2], #4
 8011570:	f859 4b04 	ldr.w	r4, [r9], #4
 8011574:	fa1e f18a 	uxtah	r1, lr, sl
 8011578:	b2a3      	uxth	r3, r4
 801157a:	1ac9      	subs	r1, r1, r3
 801157c:	0c23      	lsrs	r3, r4, #16
 801157e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8011582:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8011586:	b289      	uxth	r1, r1
 8011588:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801158c:	45c8      	cmp	r8, r9
 801158e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8011592:	4694      	mov	ip, r2
 8011594:	f845 3b04 	str.w	r3, [r5], #4
 8011598:	d8e8      	bhi.n	801156c <__mdiff+0x5c>
 801159a:	45bc      	cmp	ip, r7
 801159c:	d304      	bcc.n	80115a8 <__mdiff+0x98>
 801159e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80115a2:	b183      	cbz	r3, 80115c6 <__mdiff+0xb6>
 80115a4:	6106      	str	r6, [r0, #16]
 80115a6:	e7c5      	b.n	8011534 <__mdiff+0x24>
 80115a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80115ac:	fa1e f381 	uxtah	r3, lr, r1
 80115b0:	141a      	asrs	r2, r3, #16
 80115b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80115b6:	b29b      	uxth	r3, r3
 80115b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80115bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80115c0:	f845 3b04 	str.w	r3, [r5], #4
 80115c4:	e7e9      	b.n	801159a <__mdiff+0x8a>
 80115c6:	3e01      	subs	r6, #1
 80115c8:	e7e9      	b.n	801159e <__mdiff+0x8e>

080115ca <__d2b>:
 80115ca:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80115ce:	460e      	mov	r6, r1
 80115d0:	2101      	movs	r1, #1
 80115d2:	ec59 8b10 	vmov	r8, r9, d0
 80115d6:	4615      	mov	r5, r2
 80115d8:	f7ff fd6b 	bl	80110b2 <_Balloc>
 80115dc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80115e0:	4607      	mov	r7, r0
 80115e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80115e6:	bb34      	cbnz	r4, 8011636 <__d2b+0x6c>
 80115e8:	9301      	str	r3, [sp, #4]
 80115ea:	f1b8 0300 	subs.w	r3, r8, #0
 80115ee:	d027      	beq.n	8011640 <__d2b+0x76>
 80115f0:	a802      	add	r0, sp, #8
 80115f2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80115f6:	f7ff fe01 	bl	80111fc <__lo0bits>
 80115fa:	9900      	ldr	r1, [sp, #0]
 80115fc:	b1f0      	cbz	r0, 801163c <__d2b+0x72>
 80115fe:	9a01      	ldr	r2, [sp, #4]
 8011600:	f1c0 0320 	rsb	r3, r0, #32
 8011604:	fa02 f303 	lsl.w	r3, r2, r3
 8011608:	430b      	orrs	r3, r1
 801160a:	40c2      	lsrs	r2, r0
 801160c:	617b      	str	r3, [r7, #20]
 801160e:	9201      	str	r2, [sp, #4]
 8011610:	9b01      	ldr	r3, [sp, #4]
 8011612:	61bb      	str	r3, [r7, #24]
 8011614:	2b00      	cmp	r3, #0
 8011616:	bf14      	ite	ne
 8011618:	2102      	movne	r1, #2
 801161a:	2101      	moveq	r1, #1
 801161c:	6139      	str	r1, [r7, #16]
 801161e:	b1c4      	cbz	r4, 8011652 <__d2b+0x88>
 8011620:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8011624:	4404      	add	r4, r0
 8011626:	6034      	str	r4, [r6, #0]
 8011628:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801162c:	6028      	str	r0, [r5, #0]
 801162e:	4638      	mov	r0, r7
 8011630:	b003      	add	sp, #12
 8011632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011636:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801163a:	e7d5      	b.n	80115e8 <__d2b+0x1e>
 801163c:	6179      	str	r1, [r7, #20]
 801163e:	e7e7      	b.n	8011610 <__d2b+0x46>
 8011640:	a801      	add	r0, sp, #4
 8011642:	f7ff fddb 	bl	80111fc <__lo0bits>
 8011646:	9b01      	ldr	r3, [sp, #4]
 8011648:	617b      	str	r3, [r7, #20]
 801164a:	2101      	movs	r1, #1
 801164c:	6139      	str	r1, [r7, #16]
 801164e:	3020      	adds	r0, #32
 8011650:	e7e5      	b.n	801161e <__d2b+0x54>
 8011652:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011656:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801165a:	6030      	str	r0, [r6, #0]
 801165c:	6918      	ldr	r0, [r3, #16]
 801165e:	f7ff fdae 	bl	80111be <__hi0bits>
 8011662:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011666:	e7e1      	b.n	801162c <__d2b+0x62>

08011668 <_calloc_r>:
 8011668:	b538      	push	{r3, r4, r5, lr}
 801166a:	fb02 f401 	mul.w	r4, r2, r1
 801166e:	4621      	mov	r1, r4
 8011670:	f7fd fd5e 	bl	800f130 <_malloc_r>
 8011674:	4605      	mov	r5, r0
 8011676:	b118      	cbz	r0, 8011680 <_calloc_r+0x18>
 8011678:	4622      	mov	r2, r4
 801167a:	2100      	movs	r1, #0
 801167c:	f7fd fd01 	bl	800f082 <memset>
 8011680:	4628      	mov	r0, r5
 8011682:	bd38      	pop	{r3, r4, r5, pc}

08011684 <_realloc_r>:
 8011684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011686:	4607      	mov	r7, r0
 8011688:	4614      	mov	r4, r2
 801168a:	460e      	mov	r6, r1
 801168c:	b921      	cbnz	r1, 8011698 <_realloc_r+0x14>
 801168e:	4611      	mov	r1, r2
 8011690:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011694:	f7fd bd4c 	b.w	800f130 <_malloc_r>
 8011698:	b922      	cbnz	r2, 80116a4 <_realloc_r+0x20>
 801169a:	f7fd fcfb 	bl	800f094 <_free_r>
 801169e:	4625      	mov	r5, r4
 80116a0:	4628      	mov	r0, r5
 80116a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80116a4:	f000 f9f0 	bl	8011a88 <_malloc_usable_size_r>
 80116a8:	42a0      	cmp	r0, r4
 80116aa:	d20f      	bcs.n	80116cc <_realloc_r+0x48>
 80116ac:	4621      	mov	r1, r4
 80116ae:	4638      	mov	r0, r7
 80116b0:	f7fd fd3e 	bl	800f130 <_malloc_r>
 80116b4:	4605      	mov	r5, r0
 80116b6:	2800      	cmp	r0, #0
 80116b8:	d0f2      	beq.n	80116a0 <_realloc_r+0x1c>
 80116ba:	4631      	mov	r1, r6
 80116bc:	4622      	mov	r2, r4
 80116be:	f7fd fcd5 	bl	800f06c <memcpy>
 80116c2:	4631      	mov	r1, r6
 80116c4:	4638      	mov	r0, r7
 80116c6:	f7fd fce5 	bl	800f094 <_free_r>
 80116ca:	e7e9      	b.n	80116a0 <_realloc_r+0x1c>
 80116cc:	4635      	mov	r5, r6
 80116ce:	e7e7      	b.n	80116a0 <_realloc_r+0x1c>

080116d0 <__ssputs_r>:
 80116d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116d4:	688e      	ldr	r6, [r1, #8]
 80116d6:	429e      	cmp	r6, r3
 80116d8:	4682      	mov	sl, r0
 80116da:	460c      	mov	r4, r1
 80116dc:	4690      	mov	r8, r2
 80116de:	4699      	mov	r9, r3
 80116e0:	d837      	bhi.n	8011752 <__ssputs_r+0x82>
 80116e2:	898a      	ldrh	r2, [r1, #12]
 80116e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80116e8:	d031      	beq.n	801174e <__ssputs_r+0x7e>
 80116ea:	6825      	ldr	r5, [r4, #0]
 80116ec:	6909      	ldr	r1, [r1, #16]
 80116ee:	1a6f      	subs	r7, r5, r1
 80116f0:	6965      	ldr	r5, [r4, #20]
 80116f2:	2302      	movs	r3, #2
 80116f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80116f8:	fb95 f5f3 	sdiv	r5, r5, r3
 80116fc:	f109 0301 	add.w	r3, r9, #1
 8011700:	443b      	add	r3, r7
 8011702:	429d      	cmp	r5, r3
 8011704:	bf38      	it	cc
 8011706:	461d      	movcc	r5, r3
 8011708:	0553      	lsls	r3, r2, #21
 801170a:	d530      	bpl.n	801176e <__ssputs_r+0x9e>
 801170c:	4629      	mov	r1, r5
 801170e:	f7fd fd0f 	bl	800f130 <_malloc_r>
 8011712:	4606      	mov	r6, r0
 8011714:	b950      	cbnz	r0, 801172c <__ssputs_r+0x5c>
 8011716:	230c      	movs	r3, #12
 8011718:	f8ca 3000 	str.w	r3, [sl]
 801171c:	89a3      	ldrh	r3, [r4, #12]
 801171e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011722:	81a3      	strh	r3, [r4, #12]
 8011724:	f04f 30ff 	mov.w	r0, #4294967295
 8011728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801172c:	463a      	mov	r2, r7
 801172e:	6921      	ldr	r1, [r4, #16]
 8011730:	f7fd fc9c 	bl	800f06c <memcpy>
 8011734:	89a3      	ldrh	r3, [r4, #12]
 8011736:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801173a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801173e:	81a3      	strh	r3, [r4, #12]
 8011740:	6126      	str	r6, [r4, #16]
 8011742:	6165      	str	r5, [r4, #20]
 8011744:	443e      	add	r6, r7
 8011746:	1bed      	subs	r5, r5, r7
 8011748:	6026      	str	r6, [r4, #0]
 801174a:	60a5      	str	r5, [r4, #8]
 801174c:	464e      	mov	r6, r9
 801174e:	454e      	cmp	r6, r9
 8011750:	d900      	bls.n	8011754 <__ssputs_r+0x84>
 8011752:	464e      	mov	r6, r9
 8011754:	4632      	mov	r2, r6
 8011756:	4641      	mov	r1, r8
 8011758:	6820      	ldr	r0, [r4, #0]
 801175a:	f7ff fc8f 	bl	801107c <memmove>
 801175e:	68a3      	ldr	r3, [r4, #8]
 8011760:	1b9b      	subs	r3, r3, r6
 8011762:	60a3      	str	r3, [r4, #8]
 8011764:	6823      	ldr	r3, [r4, #0]
 8011766:	441e      	add	r6, r3
 8011768:	6026      	str	r6, [r4, #0]
 801176a:	2000      	movs	r0, #0
 801176c:	e7dc      	b.n	8011728 <__ssputs_r+0x58>
 801176e:	462a      	mov	r2, r5
 8011770:	f7ff ff88 	bl	8011684 <_realloc_r>
 8011774:	4606      	mov	r6, r0
 8011776:	2800      	cmp	r0, #0
 8011778:	d1e2      	bne.n	8011740 <__ssputs_r+0x70>
 801177a:	6921      	ldr	r1, [r4, #16]
 801177c:	4650      	mov	r0, sl
 801177e:	f7fd fc89 	bl	800f094 <_free_r>
 8011782:	e7c8      	b.n	8011716 <__ssputs_r+0x46>

08011784 <_svfiprintf_r>:
 8011784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011788:	461d      	mov	r5, r3
 801178a:	898b      	ldrh	r3, [r1, #12]
 801178c:	061f      	lsls	r7, r3, #24
 801178e:	b09d      	sub	sp, #116	; 0x74
 8011790:	4680      	mov	r8, r0
 8011792:	460c      	mov	r4, r1
 8011794:	4616      	mov	r6, r2
 8011796:	d50f      	bpl.n	80117b8 <_svfiprintf_r+0x34>
 8011798:	690b      	ldr	r3, [r1, #16]
 801179a:	b96b      	cbnz	r3, 80117b8 <_svfiprintf_r+0x34>
 801179c:	2140      	movs	r1, #64	; 0x40
 801179e:	f7fd fcc7 	bl	800f130 <_malloc_r>
 80117a2:	6020      	str	r0, [r4, #0]
 80117a4:	6120      	str	r0, [r4, #16]
 80117a6:	b928      	cbnz	r0, 80117b4 <_svfiprintf_r+0x30>
 80117a8:	230c      	movs	r3, #12
 80117aa:	f8c8 3000 	str.w	r3, [r8]
 80117ae:	f04f 30ff 	mov.w	r0, #4294967295
 80117b2:	e0c8      	b.n	8011946 <_svfiprintf_r+0x1c2>
 80117b4:	2340      	movs	r3, #64	; 0x40
 80117b6:	6163      	str	r3, [r4, #20]
 80117b8:	2300      	movs	r3, #0
 80117ba:	9309      	str	r3, [sp, #36]	; 0x24
 80117bc:	2320      	movs	r3, #32
 80117be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80117c2:	2330      	movs	r3, #48	; 0x30
 80117c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80117c8:	9503      	str	r5, [sp, #12]
 80117ca:	f04f 0b01 	mov.w	fp, #1
 80117ce:	4637      	mov	r7, r6
 80117d0:	463d      	mov	r5, r7
 80117d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80117d6:	b10b      	cbz	r3, 80117dc <_svfiprintf_r+0x58>
 80117d8:	2b25      	cmp	r3, #37	; 0x25
 80117da:	d13e      	bne.n	801185a <_svfiprintf_r+0xd6>
 80117dc:	ebb7 0a06 	subs.w	sl, r7, r6
 80117e0:	d00b      	beq.n	80117fa <_svfiprintf_r+0x76>
 80117e2:	4653      	mov	r3, sl
 80117e4:	4632      	mov	r2, r6
 80117e6:	4621      	mov	r1, r4
 80117e8:	4640      	mov	r0, r8
 80117ea:	f7ff ff71 	bl	80116d0 <__ssputs_r>
 80117ee:	3001      	adds	r0, #1
 80117f0:	f000 80a4 	beq.w	801193c <_svfiprintf_r+0x1b8>
 80117f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117f6:	4453      	add	r3, sl
 80117f8:	9309      	str	r3, [sp, #36]	; 0x24
 80117fa:	783b      	ldrb	r3, [r7, #0]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	f000 809d 	beq.w	801193c <_svfiprintf_r+0x1b8>
 8011802:	2300      	movs	r3, #0
 8011804:	f04f 32ff 	mov.w	r2, #4294967295
 8011808:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801180c:	9304      	str	r3, [sp, #16]
 801180e:	9307      	str	r3, [sp, #28]
 8011810:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011814:	931a      	str	r3, [sp, #104]	; 0x68
 8011816:	462f      	mov	r7, r5
 8011818:	2205      	movs	r2, #5
 801181a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801181e:	4850      	ldr	r0, [pc, #320]	; (8011960 <_svfiprintf_r+0x1dc>)
 8011820:	f7ee fcfe 	bl	8000220 <memchr>
 8011824:	9b04      	ldr	r3, [sp, #16]
 8011826:	b9d0      	cbnz	r0, 801185e <_svfiprintf_r+0xda>
 8011828:	06d9      	lsls	r1, r3, #27
 801182a:	bf44      	itt	mi
 801182c:	2220      	movmi	r2, #32
 801182e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011832:	071a      	lsls	r2, r3, #28
 8011834:	bf44      	itt	mi
 8011836:	222b      	movmi	r2, #43	; 0x2b
 8011838:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801183c:	782a      	ldrb	r2, [r5, #0]
 801183e:	2a2a      	cmp	r2, #42	; 0x2a
 8011840:	d015      	beq.n	801186e <_svfiprintf_r+0xea>
 8011842:	9a07      	ldr	r2, [sp, #28]
 8011844:	462f      	mov	r7, r5
 8011846:	2000      	movs	r0, #0
 8011848:	250a      	movs	r5, #10
 801184a:	4639      	mov	r1, r7
 801184c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011850:	3b30      	subs	r3, #48	; 0x30
 8011852:	2b09      	cmp	r3, #9
 8011854:	d94d      	bls.n	80118f2 <_svfiprintf_r+0x16e>
 8011856:	b1b8      	cbz	r0, 8011888 <_svfiprintf_r+0x104>
 8011858:	e00f      	b.n	801187a <_svfiprintf_r+0xf6>
 801185a:	462f      	mov	r7, r5
 801185c:	e7b8      	b.n	80117d0 <_svfiprintf_r+0x4c>
 801185e:	4a40      	ldr	r2, [pc, #256]	; (8011960 <_svfiprintf_r+0x1dc>)
 8011860:	1a80      	subs	r0, r0, r2
 8011862:	fa0b f000 	lsl.w	r0, fp, r0
 8011866:	4318      	orrs	r0, r3
 8011868:	9004      	str	r0, [sp, #16]
 801186a:	463d      	mov	r5, r7
 801186c:	e7d3      	b.n	8011816 <_svfiprintf_r+0x92>
 801186e:	9a03      	ldr	r2, [sp, #12]
 8011870:	1d11      	adds	r1, r2, #4
 8011872:	6812      	ldr	r2, [r2, #0]
 8011874:	9103      	str	r1, [sp, #12]
 8011876:	2a00      	cmp	r2, #0
 8011878:	db01      	blt.n	801187e <_svfiprintf_r+0xfa>
 801187a:	9207      	str	r2, [sp, #28]
 801187c:	e004      	b.n	8011888 <_svfiprintf_r+0x104>
 801187e:	4252      	negs	r2, r2
 8011880:	f043 0302 	orr.w	r3, r3, #2
 8011884:	9207      	str	r2, [sp, #28]
 8011886:	9304      	str	r3, [sp, #16]
 8011888:	783b      	ldrb	r3, [r7, #0]
 801188a:	2b2e      	cmp	r3, #46	; 0x2e
 801188c:	d10c      	bne.n	80118a8 <_svfiprintf_r+0x124>
 801188e:	787b      	ldrb	r3, [r7, #1]
 8011890:	2b2a      	cmp	r3, #42	; 0x2a
 8011892:	d133      	bne.n	80118fc <_svfiprintf_r+0x178>
 8011894:	9b03      	ldr	r3, [sp, #12]
 8011896:	1d1a      	adds	r2, r3, #4
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	9203      	str	r2, [sp, #12]
 801189c:	2b00      	cmp	r3, #0
 801189e:	bfb8      	it	lt
 80118a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80118a4:	3702      	adds	r7, #2
 80118a6:	9305      	str	r3, [sp, #20]
 80118a8:	4d2e      	ldr	r5, [pc, #184]	; (8011964 <_svfiprintf_r+0x1e0>)
 80118aa:	7839      	ldrb	r1, [r7, #0]
 80118ac:	2203      	movs	r2, #3
 80118ae:	4628      	mov	r0, r5
 80118b0:	f7ee fcb6 	bl	8000220 <memchr>
 80118b4:	b138      	cbz	r0, 80118c6 <_svfiprintf_r+0x142>
 80118b6:	2340      	movs	r3, #64	; 0x40
 80118b8:	1b40      	subs	r0, r0, r5
 80118ba:	fa03 f000 	lsl.w	r0, r3, r0
 80118be:	9b04      	ldr	r3, [sp, #16]
 80118c0:	4303      	orrs	r3, r0
 80118c2:	3701      	adds	r7, #1
 80118c4:	9304      	str	r3, [sp, #16]
 80118c6:	7839      	ldrb	r1, [r7, #0]
 80118c8:	4827      	ldr	r0, [pc, #156]	; (8011968 <_svfiprintf_r+0x1e4>)
 80118ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80118ce:	2206      	movs	r2, #6
 80118d0:	1c7e      	adds	r6, r7, #1
 80118d2:	f7ee fca5 	bl	8000220 <memchr>
 80118d6:	2800      	cmp	r0, #0
 80118d8:	d038      	beq.n	801194c <_svfiprintf_r+0x1c8>
 80118da:	4b24      	ldr	r3, [pc, #144]	; (801196c <_svfiprintf_r+0x1e8>)
 80118dc:	bb13      	cbnz	r3, 8011924 <_svfiprintf_r+0x1a0>
 80118de:	9b03      	ldr	r3, [sp, #12]
 80118e0:	3307      	adds	r3, #7
 80118e2:	f023 0307 	bic.w	r3, r3, #7
 80118e6:	3308      	adds	r3, #8
 80118e8:	9303      	str	r3, [sp, #12]
 80118ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118ec:	444b      	add	r3, r9
 80118ee:	9309      	str	r3, [sp, #36]	; 0x24
 80118f0:	e76d      	b.n	80117ce <_svfiprintf_r+0x4a>
 80118f2:	fb05 3202 	mla	r2, r5, r2, r3
 80118f6:	2001      	movs	r0, #1
 80118f8:	460f      	mov	r7, r1
 80118fa:	e7a6      	b.n	801184a <_svfiprintf_r+0xc6>
 80118fc:	2300      	movs	r3, #0
 80118fe:	3701      	adds	r7, #1
 8011900:	9305      	str	r3, [sp, #20]
 8011902:	4619      	mov	r1, r3
 8011904:	250a      	movs	r5, #10
 8011906:	4638      	mov	r0, r7
 8011908:	f810 2b01 	ldrb.w	r2, [r0], #1
 801190c:	3a30      	subs	r2, #48	; 0x30
 801190e:	2a09      	cmp	r2, #9
 8011910:	d903      	bls.n	801191a <_svfiprintf_r+0x196>
 8011912:	2b00      	cmp	r3, #0
 8011914:	d0c8      	beq.n	80118a8 <_svfiprintf_r+0x124>
 8011916:	9105      	str	r1, [sp, #20]
 8011918:	e7c6      	b.n	80118a8 <_svfiprintf_r+0x124>
 801191a:	fb05 2101 	mla	r1, r5, r1, r2
 801191e:	2301      	movs	r3, #1
 8011920:	4607      	mov	r7, r0
 8011922:	e7f0      	b.n	8011906 <_svfiprintf_r+0x182>
 8011924:	ab03      	add	r3, sp, #12
 8011926:	9300      	str	r3, [sp, #0]
 8011928:	4622      	mov	r2, r4
 801192a:	4b11      	ldr	r3, [pc, #68]	; (8011970 <_svfiprintf_r+0x1ec>)
 801192c:	a904      	add	r1, sp, #16
 801192e:	4640      	mov	r0, r8
 8011930:	f7fd fe2c 	bl	800f58c <_printf_float>
 8011934:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011938:	4681      	mov	r9, r0
 801193a:	d1d6      	bne.n	80118ea <_svfiprintf_r+0x166>
 801193c:	89a3      	ldrh	r3, [r4, #12]
 801193e:	065b      	lsls	r3, r3, #25
 8011940:	f53f af35 	bmi.w	80117ae <_svfiprintf_r+0x2a>
 8011944:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011946:	b01d      	add	sp, #116	; 0x74
 8011948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801194c:	ab03      	add	r3, sp, #12
 801194e:	9300      	str	r3, [sp, #0]
 8011950:	4622      	mov	r2, r4
 8011952:	4b07      	ldr	r3, [pc, #28]	; (8011970 <_svfiprintf_r+0x1ec>)
 8011954:	a904      	add	r1, sp, #16
 8011956:	4640      	mov	r0, r8
 8011958:	f7fe f8ce 	bl	800faf8 <_printf_i>
 801195c:	e7ea      	b.n	8011934 <_svfiprintf_r+0x1b0>
 801195e:	bf00      	nop
 8011960:	08013e50 	.word	0x08013e50
 8011964:	08013e56 	.word	0x08013e56
 8011968:	08013e5a 	.word	0x08013e5a
 801196c:	0800f58d 	.word	0x0800f58d
 8011970:	080116d1 	.word	0x080116d1

08011974 <_read_r>:
 8011974:	b538      	push	{r3, r4, r5, lr}
 8011976:	4c07      	ldr	r4, [pc, #28]	; (8011994 <_read_r+0x20>)
 8011978:	4605      	mov	r5, r0
 801197a:	4608      	mov	r0, r1
 801197c:	4611      	mov	r1, r2
 801197e:	2200      	movs	r2, #0
 8011980:	6022      	str	r2, [r4, #0]
 8011982:	461a      	mov	r2, r3
 8011984:	f7f2 faf6 	bl	8003f74 <_read>
 8011988:	1c43      	adds	r3, r0, #1
 801198a:	d102      	bne.n	8011992 <_read_r+0x1e>
 801198c:	6823      	ldr	r3, [r4, #0]
 801198e:	b103      	cbz	r3, 8011992 <_read_r+0x1e>
 8011990:	602b      	str	r3, [r5, #0]
 8011992:	bd38      	pop	{r3, r4, r5, pc}
 8011994:	20006324 	.word	0x20006324

08011998 <_raise_r>:
 8011998:	291f      	cmp	r1, #31
 801199a:	b538      	push	{r3, r4, r5, lr}
 801199c:	4604      	mov	r4, r0
 801199e:	460d      	mov	r5, r1
 80119a0:	d904      	bls.n	80119ac <_raise_r+0x14>
 80119a2:	2316      	movs	r3, #22
 80119a4:	6003      	str	r3, [r0, #0]
 80119a6:	f04f 30ff 	mov.w	r0, #4294967295
 80119aa:	bd38      	pop	{r3, r4, r5, pc}
 80119ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80119ae:	b112      	cbz	r2, 80119b6 <_raise_r+0x1e>
 80119b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80119b4:	b94b      	cbnz	r3, 80119ca <_raise_r+0x32>
 80119b6:	4620      	mov	r0, r4
 80119b8:	f000 f830 	bl	8011a1c <_getpid_r>
 80119bc:	462a      	mov	r2, r5
 80119be:	4601      	mov	r1, r0
 80119c0:	4620      	mov	r0, r4
 80119c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80119c6:	f000 b817 	b.w	80119f8 <_kill_r>
 80119ca:	2b01      	cmp	r3, #1
 80119cc:	d00a      	beq.n	80119e4 <_raise_r+0x4c>
 80119ce:	1c59      	adds	r1, r3, #1
 80119d0:	d103      	bne.n	80119da <_raise_r+0x42>
 80119d2:	2316      	movs	r3, #22
 80119d4:	6003      	str	r3, [r0, #0]
 80119d6:	2001      	movs	r0, #1
 80119d8:	e7e7      	b.n	80119aa <_raise_r+0x12>
 80119da:	2400      	movs	r4, #0
 80119dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80119e0:	4628      	mov	r0, r5
 80119e2:	4798      	blx	r3
 80119e4:	2000      	movs	r0, #0
 80119e6:	e7e0      	b.n	80119aa <_raise_r+0x12>

080119e8 <raise>:
 80119e8:	4b02      	ldr	r3, [pc, #8]	; (80119f4 <raise+0xc>)
 80119ea:	4601      	mov	r1, r0
 80119ec:	6818      	ldr	r0, [r3, #0]
 80119ee:	f7ff bfd3 	b.w	8011998 <_raise_r>
 80119f2:	bf00      	nop
 80119f4:	200001b4 	.word	0x200001b4

080119f8 <_kill_r>:
 80119f8:	b538      	push	{r3, r4, r5, lr}
 80119fa:	4c07      	ldr	r4, [pc, #28]	; (8011a18 <_kill_r+0x20>)
 80119fc:	2300      	movs	r3, #0
 80119fe:	4605      	mov	r5, r0
 8011a00:	4608      	mov	r0, r1
 8011a02:	4611      	mov	r1, r2
 8011a04:	6023      	str	r3, [r4, #0]
 8011a06:	f7f2 fa9b 	bl	8003f40 <_kill>
 8011a0a:	1c43      	adds	r3, r0, #1
 8011a0c:	d102      	bne.n	8011a14 <_kill_r+0x1c>
 8011a0e:	6823      	ldr	r3, [r4, #0]
 8011a10:	b103      	cbz	r3, 8011a14 <_kill_r+0x1c>
 8011a12:	602b      	str	r3, [r5, #0]
 8011a14:	bd38      	pop	{r3, r4, r5, pc}
 8011a16:	bf00      	nop
 8011a18:	20006324 	.word	0x20006324

08011a1c <_getpid_r>:
 8011a1c:	f7f2 ba88 	b.w	8003f30 <_getpid>

08011a20 <_fstat_r>:
 8011a20:	b538      	push	{r3, r4, r5, lr}
 8011a22:	4c07      	ldr	r4, [pc, #28]	; (8011a40 <_fstat_r+0x20>)
 8011a24:	2300      	movs	r3, #0
 8011a26:	4605      	mov	r5, r0
 8011a28:	4608      	mov	r0, r1
 8011a2a:	4611      	mov	r1, r2
 8011a2c:	6023      	str	r3, [r4, #0]
 8011a2e:	f7f2 fae6 	bl	8003ffe <_fstat>
 8011a32:	1c43      	adds	r3, r0, #1
 8011a34:	d102      	bne.n	8011a3c <_fstat_r+0x1c>
 8011a36:	6823      	ldr	r3, [r4, #0]
 8011a38:	b103      	cbz	r3, 8011a3c <_fstat_r+0x1c>
 8011a3a:	602b      	str	r3, [r5, #0]
 8011a3c:	bd38      	pop	{r3, r4, r5, pc}
 8011a3e:	bf00      	nop
 8011a40:	20006324 	.word	0x20006324

08011a44 <_isatty_r>:
 8011a44:	b538      	push	{r3, r4, r5, lr}
 8011a46:	4c06      	ldr	r4, [pc, #24]	; (8011a60 <_isatty_r+0x1c>)
 8011a48:	2300      	movs	r3, #0
 8011a4a:	4605      	mov	r5, r0
 8011a4c:	4608      	mov	r0, r1
 8011a4e:	6023      	str	r3, [r4, #0]
 8011a50:	f7f2 fae5 	bl	800401e <_isatty>
 8011a54:	1c43      	adds	r3, r0, #1
 8011a56:	d102      	bne.n	8011a5e <_isatty_r+0x1a>
 8011a58:	6823      	ldr	r3, [r4, #0]
 8011a5a:	b103      	cbz	r3, 8011a5e <_isatty_r+0x1a>
 8011a5c:	602b      	str	r3, [r5, #0]
 8011a5e:	bd38      	pop	{r3, r4, r5, pc}
 8011a60:	20006324 	.word	0x20006324

08011a64 <__ascii_mbtowc>:
 8011a64:	b082      	sub	sp, #8
 8011a66:	b901      	cbnz	r1, 8011a6a <__ascii_mbtowc+0x6>
 8011a68:	a901      	add	r1, sp, #4
 8011a6a:	b142      	cbz	r2, 8011a7e <__ascii_mbtowc+0x1a>
 8011a6c:	b14b      	cbz	r3, 8011a82 <__ascii_mbtowc+0x1e>
 8011a6e:	7813      	ldrb	r3, [r2, #0]
 8011a70:	600b      	str	r3, [r1, #0]
 8011a72:	7812      	ldrb	r2, [r2, #0]
 8011a74:	1c10      	adds	r0, r2, #0
 8011a76:	bf18      	it	ne
 8011a78:	2001      	movne	r0, #1
 8011a7a:	b002      	add	sp, #8
 8011a7c:	4770      	bx	lr
 8011a7e:	4610      	mov	r0, r2
 8011a80:	e7fb      	b.n	8011a7a <__ascii_mbtowc+0x16>
 8011a82:	f06f 0001 	mvn.w	r0, #1
 8011a86:	e7f8      	b.n	8011a7a <__ascii_mbtowc+0x16>

08011a88 <_malloc_usable_size_r>:
 8011a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a8c:	1f18      	subs	r0, r3, #4
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	bfbc      	itt	lt
 8011a92:	580b      	ldrlt	r3, [r1, r0]
 8011a94:	18c0      	addlt	r0, r0, r3
 8011a96:	4770      	bx	lr

08011a98 <__ascii_wctomb>:
 8011a98:	b149      	cbz	r1, 8011aae <__ascii_wctomb+0x16>
 8011a9a:	2aff      	cmp	r2, #255	; 0xff
 8011a9c:	bf85      	ittet	hi
 8011a9e:	238a      	movhi	r3, #138	; 0x8a
 8011aa0:	6003      	strhi	r3, [r0, #0]
 8011aa2:	700a      	strbls	r2, [r1, #0]
 8011aa4:	f04f 30ff 	movhi.w	r0, #4294967295
 8011aa8:	bf98      	it	ls
 8011aaa:	2001      	movls	r0, #1
 8011aac:	4770      	bx	lr
 8011aae:	4608      	mov	r0, r1
 8011ab0:	4770      	bx	lr
 8011ab2:	0000      	movs	r0, r0
 8011ab4:	0000      	movs	r0, r0
	...

08011ab8 <cos>:
 8011ab8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011aba:	ec51 0b10 	vmov	r0, r1, d0
 8011abe:	4a1e      	ldr	r2, [pc, #120]	; (8011b38 <cos+0x80>)
 8011ac0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011ac4:	4293      	cmp	r3, r2
 8011ac6:	dc06      	bgt.n	8011ad6 <cos+0x1e>
 8011ac8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8011b30 <cos+0x78>
 8011acc:	f000 fec8 	bl	8012860 <__kernel_cos>
 8011ad0:	ec51 0b10 	vmov	r0, r1, d0
 8011ad4:	e007      	b.n	8011ae6 <cos+0x2e>
 8011ad6:	4a19      	ldr	r2, [pc, #100]	; (8011b3c <cos+0x84>)
 8011ad8:	4293      	cmp	r3, r2
 8011ada:	dd09      	ble.n	8011af0 <cos+0x38>
 8011adc:	ee10 2a10 	vmov	r2, s0
 8011ae0:	460b      	mov	r3, r1
 8011ae2:	f7ee fbf1 	bl	80002c8 <__aeabi_dsub>
 8011ae6:	ec41 0b10 	vmov	d0, r0, r1
 8011aea:	b005      	add	sp, #20
 8011aec:	f85d fb04 	ldr.w	pc, [sp], #4
 8011af0:	4668      	mov	r0, sp
 8011af2:	f000 fc11 	bl	8012318 <__ieee754_rem_pio2>
 8011af6:	f000 0003 	and.w	r0, r0, #3
 8011afa:	2801      	cmp	r0, #1
 8011afc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011b00:	ed9d 0b00 	vldr	d0, [sp]
 8011b04:	d007      	beq.n	8011b16 <cos+0x5e>
 8011b06:	2802      	cmp	r0, #2
 8011b08:	d00e      	beq.n	8011b28 <cos+0x70>
 8011b0a:	2800      	cmp	r0, #0
 8011b0c:	d0de      	beq.n	8011acc <cos+0x14>
 8011b0e:	2001      	movs	r0, #1
 8011b10:	f001 faae 	bl	8013070 <__kernel_sin>
 8011b14:	e7dc      	b.n	8011ad0 <cos+0x18>
 8011b16:	f001 faab 	bl	8013070 <__kernel_sin>
 8011b1a:	ec53 2b10 	vmov	r2, r3, d0
 8011b1e:	ee10 0a10 	vmov	r0, s0
 8011b22:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011b26:	e7de      	b.n	8011ae6 <cos+0x2e>
 8011b28:	f000 fe9a 	bl	8012860 <__kernel_cos>
 8011b2c:	e7f5      	b.n	8011b1a <cos+0x62>
 8011b2e:	bf00      	nop
	...
 8011b38:	3fe921fb 	.word	0x3fe921fb
 8011b3c:	7fefffff 	.word	0x7fefffff

08011b40 <sin>:
 8011b40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b42:	ec51 0b10 	vmov	r0, r1, d0
 8011b46:	4a20      	ldr	r2, [pc, #128]	; (8011bc8 <sin+0x88>)
 8011b48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011b4c:	4293      	cmp	r3, r2
 8011b4e:	dc07      	bgt.n	8011b60 <sin+0x20>
 8011b50:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8011bc0 <sin+0x80>
 8011b54:	2000      	movs	r0, #0
 8011b56:	f001 fa8b 	bl	8013070 <__kernel_sin>
 8011b5a:	ec51 0b10 	vmov	r0, r1, d0
 8011b5e:	e007      	b.n	8011b70 <sin+0x30>
 8011b60:	4a1a      	ldr	r2, [pc, #104]	; (8011bcc <sin+0x8c>)
 8011b62:	4293      	cmp	r3, r2
 8011b64:	dd09      	ble.n	8011b7a <sin+0x3a>
 8011b66:	ee10 2a10 	vmov	r2, s0
 8011b6a:	460b      	mov	r3, r1
 8011b6c:	f7ee fbac 	bl	80002c8 <__aeabi_dsub>
 8011b70:	ec41 0b10 	vmov	d0, r0, r1
 8011b74:	b005      	add	sp, #20
 8011b76:	f85d fb04 	ldr.w	pc, [sp], #4
 8011b7a:	4668      	mov	r0, sp
 8011b7c:	f000 fbcc 	bl	8012318 <__ieee754_rem_pio2>
 8011b80:	f000 0003 	and.w	r0, r0, #3
 8011b84:	2801      	cmp	r0, #1
 8011b86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011b8a:	ed9d 0b00 	vldr	d0, [sp]
 8011b8e:	d004      	beq.n	8011b9a <sin+0x5a>
 8011b90:	2802      	cmp	r0, #2
 8011b92:	d005      	beq.n	8011ba0 <sin+0x60>
 8011b94:	b970      	cbnz	r0, 8011bb4 <sin+0x74>
 8011b96:	2001      	movs	r0, #1
 8011b98:	e7dd      	b.n	8011b56 <sin+0x16>
 8011b9a:	f000 fe61 	bl	8012860 <__kernel_cos>
 8011b9e:	e7dc      	b.n	8011b5a <sin+0x1a>
 8011ba0:	2001      	movs	r0, #1
 8011ba2:	f001 fa65 	bl	8013070 <__kernel_sin>
 8011ba6:	ec53 2b10 	vmov	r2, r3, d0
 8011baa:	ee10 0a10 	vmov	r0, s0
 8011bae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011bb2:	e7dd      	b.n	8011b70 <sin+0x30>
 8011bb4:	f000 fe54 	bl	8012860 <__kernel_cos>
 8011bb8:	e7f5      	b.n	8011ba6 <sin+0x66>
 8011bba:	bf00      	nop
 8011bbc:	f3af 8000 	nop.w
	...
 8011bc8:	3fe921fb 	.word	0x3fe921fb
 8011bcc:	7fefffff 	.word	0x7fefffff

08011bd0 <asin>:
 8011bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011bd2:	ed2d 8b02 	vpush	{d8}
 8011bd6:	4e26      	ldr	r6, [pc, #152]	; (8011c70 <asin+0xa0>)
 8011bd8:	b08b      	sub	sp, #44	; 0x2c
 8011bda:	ec55 4b10 	vmov	r4, r5, d0
 8011bde:	f000 f8ab 	bl	8011d38 <__ieee754_asin>
 8011be2:	f996 3000 	ldrsb.w	r3, [r6]
 8011be6:	eeb0 8a40 	vmov.f32	s16, s0
 8011bea:	eef0 8a60 	vmov.f32	s17, s1
 8011bee:	3301      	adds	r3, #1
 8011bf0:	d036      	beq.n	8011c60 <asin+0x90>
 8011bf2:	4622      	mov	r2, r4
 8011bf4:	462b      	mov	r3, r5
 8011bf6:	4620      	mov	r0, r4
 8011bf8:	4629      	mov	r1, r5
 8011bfa:	f7ee ffb7 	bl	8000b6c <__aeabi_dcmpun>
 8011bfe:	4607      	mov	r7, r0
 8011c00:	bb70      	cbnz	r0, 8011c60 <asin+0x90>
 8011c02:	ec45 4b10 	vmov	d0, r4, r5
 8011c06:	f001 fc8f 	bl	8013528 <fabs>
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	4b19      	ldr	r3, [pc, #100]	; (8011c74 <asin+0xa4>)
 8011c0e:	ec51 0b10 	vmov	r0, r1, d0
 8011c12:	f7ee ffa1 	bl	8000b58 <__aeabi_dcmpgt>
 8011c16:	b318      	cbz	r0, 8011c60 <asin+0x90>
 8011c18:	2301      	movs	r3, #1
 8011c1a:	9300      	str	r3, [sp, #0]
 8011c1c:	4816      	ldr	r0, [pc, #88]	; (8011c78 <asin+0xa8>)
 8011c1e:	4b17      	ldr	r3, [pc, #92]	; (8011c7c <asin+0xac>)
 8011c20:	9301      	str	r3, [sp, #4]
 8011c22:	9708      	str	r7, [sp, #32]
 8011c24:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011c28:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011c2c:	f001 fd10 	bl	8013650 <nan>
 8011c30:	f996 3000 	ldrsb.w	r3, [r6]
 8011c34:	2b02      	cmp	r3, #2
 8011c36:	ed8d 0b06 	vstr	d0, [sp, #24]
 8011c3a:	d104      	bne.n	8011c46 <asin+0x76>
 8011c3c:	f7fd f9ca 	bl	800efd4 <__errno>
 8011c40:	2321      	movs	r3, #33	; 0x21
 8011c42:	6003      	str	r3, [r0, #0]
 8011c44:	e004      	b.n	8011c50 <asin+0x80>
 8011c46:	4668      	mov	r0, sp
 8011c48:	f001 fcfe 	bl	8013648 <matherr>
 8011c4c:	2800      	cmp	r0, #0
 8011c4e:	d0f5      	beq.n	8011c3c <asin+0x6c>
 8011c50:	9b08      	ldr	r3, [sp, #32]
 8011c52:	b11b      	cbz	r3, 8011c5c <asin+0x8c>
 8011c54:	f7fd f9be 	bl	800efd4 <__errno>
 8011c58:	9b08      	ldr	r3, [sp, #32]
 8011c5a:	6003      	str	r3, [r0, #0]
 8011c5c:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011c60:	eeb0 0a48 	vmov.f32	s0, s16
 8011c64:	eef0 0a68 	vmov.f32	s1, s17
 8011c68:	b00b      	add	sp, #44	; 0x2c
 8011c6a:	ecbd 8b02 	vpop	{d8}
 8011c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c70:	20000384 	.word	0x20000384
 8011c74:	3ff00000 	.word	0x3ff00000
 8011c78:	08013e4b 	.word	0x08013e4b
 8011c7c:	0801410f 	.word	0x0801410f

08011c80 <atan2>:
 8011c80:	f000 ba6a 	b.w	8012158 <__ieee754_atan2>

08011c84 <sqrt>:
 8011c84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011c88:	ed2d 8b02 	vpush	{d8}
 8011c8c:	b08b      	sub	sp, #44	; 0x2c
 8011c8e:	ec55 4b10 	vmov	r4, r5, d0
 8011c92:	f000 fd33 	bl	80126fc <__ieee754_sqrt>
 8011c96:	4b26      	ldr	r3, [pc, #152]	; (8011d30 <sqrt+0xac>)
 8011c98:	eeb0 8a40 	vmov.f32	s16, s0
 8011c9c:	eef0 8a60 	vmov.f32	s17, s1
 8011ca0:	f993 6000 	ldrsb.w	r6, [r3]
 8011ca4:	1c73      	adds	r3, r6, #1
 8011ca6:	d02a      	beq.n	8011cfe <sqrt+0x7a>
 8011ca8:	4622      	mov	r2, r4
 8011caa:	462b      	mov	r3, r5
 8011cac:	4620      	mov	r0, r4
 8011cae:	4629      	mov	r1, r5
 8011cb0:	f7ee ff5c 	bl	8000b6c <__aeabi_dcmpun>
 8011cb4:	4607      	mov	r7, r0
 8011cb6:	bb10      	cbnz	r0, 8011cfe <sqrt+0x7a>
 8011cb8:	f04f 0800 	mov.w	r8, #0
 8011cbc:	f04f 0900 	mov.w	r9, #0
 8011cc0:	4642      	mov	r2, r8
 8011cc2:	464b      	mov	r3, r9
 8011cc4:	4620      	mov	r0, r4
 8011cc6:	4629      	mov	r1, r5
 8011cc8:	f7ee ff28 	bl	8000b1c <__aeabi_dcmplt>
 8011ccc:	b1b8      	cbz	r0, 8011cfe <sqrt+0x7a>
 8011cce:	2301      	movs	r3, #1
 8011cd0:	9300      	str	r3, [sp, #0]
 8011cd2:	4b18      	ldr	r3, [pc, #96]	; (8011d34 <sqrt+0xb0>)
 8011cd4:	9301      	str	r3, [sp, #4]
 8011cd6:	9708      	str	r7, [sp, #32]
 8011cd8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011cdc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011ce0:	b9b6      	cbnz	r6, 8011d10 <sqrt+0x8c>
 8011ce2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8011ce6:	4668      	mov	r0, sp
 8011ce8:	f001 fcae 	bl	8013648 <matherr>
 8011cec:	b1d0      	cbz	r0, 8011d24 <sqrt+0xa0>
 8011cee:	9b08      	ldr	r3, [sp, #32]
 8011cf0:	b11b      	cbz	r3, 8011cfa <sqrt+0x76>
 8011cf2:	f7fd f96f 	bl	800efd4 <__errno>
 8011cf6:	9b08      	ldr	r3, [sp, #32]
 8011cf8:	6003      	str	r3, [r0, #0]
 8011cfa:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011cfe:	eeb0 0a48 	vmov.f32	s0, s16
 8011d02:	eef0 0a68 	vmov.f32	s1, s17
 8011d06:	b00b      	add	sp, #44	; 0x2c
 8011d08:	ecbd 8b02 	vpop	{d8}
 8011d0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d10:	4642      	mov	r2, r8
 8011d12:	464b      	mov	r3, r9
 8011d14:	4640      	mov	r0, r8
 8011d16:	4649      	mov	r1, r9
 8011d18:	f7ee fdb8 	bl	800088c <__aeabi_ddiv>
 8011d1c:	2e02      	cmp	r6, #2
 8011d1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011d22:	d1e0      	bne.n	8011ce6 <sqrt+0x62>
 8011d24:	f7fd f956 	bl	800efd4 <__errno>
 8011d28:	2321      	movs	r3, #33	; 0x21
 8011d2a:	6003      	str	r3, [r0, #0]
 8011d2c:	e7df      	b.n	8011cee <sqrt+0x6a>
 8011d2e:	bf00      	nop
 8011d30:	20000384 	.word	0x20000384
 8011d34:	08014114 	.word	0x08014114

08011d38 <__ieee754_asin>:
 8011d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d3c:	ec55 4b10 	vmov	r4, r5, d0
 8011d40:	4bcb      	ldr	r3, [pc, #812]	; (8012070 <__ieee754_asin+0x338>)
 8011d42:	b087      	sub	sp, #28
 8011d44:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8011d48:	429f      	cmp	r7, r3
 8011d4a:	9501      	str	r5, [sp, #4]
 8011d4c:	dd31      	ble.n	8011db2 <__ieee754_asin+0x7a>
 8011d4e:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 8011d52:	ee10 3a10 	vmov	r3, s0
 8011d56:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 8011d5a:	433b      	orrs	r3, r7
 8011d5c:	d117      	bne.n	8011d8e <__ieee754_asin+0x56>
 8011d5e:	a3aa      	add	r3, pc, #680	; (adr r3, 8012008 <__ieee754_asin+0x2d0>)
 8011d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d64:	ee10 0a10 	vmov	r0, s0
 8011d68:	4629      	mov	r1, r5
 8011d6a:	f7ee fc65 	bl	8000638 <__aeabi_dmul>
 8011d6e:	a3a8      	add	r3, pc, #672	; (adr r3, 8012010 <__ieee754_asin+0x2d8>)
 8011d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d74:	4606      	mov	r6, r0
 8011d76:	460f      	mov	r7, r1
 8011d78:	4620      	mov	r0, r4
 8011d7a:	4629      	mov	r1, r5
 8011d7c:	f7ee fc5c 	bl	8000638 <__aeabi_dmul>
 8011d80:	4602      	mov	r2, r0
 8011d82:	460b      	mov	r3, r1
 8011d84:	4630      	mov	r0, r6
 8011d86:	4639      	mov	r1, r7
 8011d88:	f7ee faa0 	bl	80002cc <__adddf3>
 8011d8c:	e00a      	b.n	8011da4 <__ieee754_asin+0x6c>
 8011d8e:	ee10 2a10 	vmov	r2, s0
 8011d92:	462b      	mov	r3, r5
 8011d94:	4620      	mov	r0, r4
 8011d96:	4629      	mov	r1, r5
 8011d98:	f7ee fa96 	bl	80002c8 <__aeabi_dsub>
 8011d9c:	4602      	mov	r2, r0
 8011d9e:	460b      	mov	r3, r1
 8011da0:	f7ee fd74 	bl	800088c <__aeabi_ddiv>
 8011da4:	4604      	mov	r4, r0
 8011da6:	460d      	mov	r5, r1
 8011da8:	ec45 4b10 	vmov	d0, r4, r5
 8011dac:	b007      	add	sp, #28
 8011dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db2:	4bb0      	ldr	r3, [pc, #704]	; (8012074 <__ieee754_asin+0x33c>)
 8011db4:	429f      	cmp	r7, r3
 8011db6:	dc11      	bgt.n	8011ddc <__ieee754_asin+0xa4>
 8011db8:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8011dbc:	f280 80ae 	bge.w	8011f1c <__ieee754_asin+0x1e4>
 8011dc0:	a395      	add	r3, pc, #596	; (adr r3, 8012018 <__ieee754_asin+0x2e0>)
 8011dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dc6:	ee10 0a10 	vmov	r0, s0
 8011dca:	4629      	mov	r1, r5
 8011dcc:	f7ee fa7e 	bl	80002cc <__adddf3>
 8011dd0:	2200      	movs	r2, #0
 8011dd2:	4ba9      	ldr	r3, [pc, #676]	; (8012078 <__ieee754_asin+0x340>)
 8011dd4:	f7ee fec0 	bl	8000b58 <__aeabi_dcmpgt>
 8011dd8:	2800      	cmp	r0, #0
 8011dda:	d1e5      	bne.n	8011da8 <__ieee754_asin+0x70>
 8011ddc:	ec45 4b10 	vmov	d0, r4, r5
 8011de0:	f001 fba2 	bl	8013528 <fabs>
 8011de4:	2000      	movs	r0, #0
 8011de6:	ec53 2b10 	vmov	r2, r3, d0
 8011dea:	49a3      	ldr	r1, [pc, #652]	; (8012078 <__ieee754_asin+0x340>)
 8011dec:	f7ee fa6c 	bl	80002c8 <__aeabi_dsub>
 8011df0:	2200      	movs	r2, #0
 8011df2:	4ba2      	ldr	r3, [pc, #648]	; (801207c <__ieee754_asin+0x344>)
 8011df4:	f7ee fc20 	bl	8000638 <__aeabi_dmul>
 8011df8:	a389      	add	r3, pc, #548	; (adr r3, 8012020 <__ieee754_asin+0x2e8>)
 8011dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dfe:	4604      	mov	r4, r0
 8011e00:	460d      	mov	r5, r1
 8011e02:	f7ee fc19 	bl	8000638 <__aeabi_dmul>
 8011e06:	a388      	add	r3, pc, #544	; (adr r3, 8012028 <__ieee754_asin+0x2f0>)
 8011e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e0c:	f7ee fa5e 	bl	80002cc <__adddf3>
 8011e10:	4622      	mov	r2, r4
 8011e12:	462b      	mov	r3, r5
 8011e14:	f7ee fc10 	bl	8000638 <__aeabi_dmul>
 8011e18:	a385      	add	r3, pc, #532	; (adr r3, 8012030 <__ieee754_asin+0x2f8>)
 8011e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e1e:	f7ee fa53 	bl	80002c8 <__aeabi_dsub>
 8011e22:	4622      	mov	r2, r4
 8011e24:	462b      	mov	r3, r5
 8011e26:	f7ee fc07 	bl	8000638 <__aeabi_dmul>
 8011e2a:	a383      	add	r3, pc, #524	; (adr r3, 8012038 <__ieee754_asin+0x300>)
 8011e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e30:	f7ee fa4c 	bl	80002cc <__adddf3>
 8011e34:	4622      	mov	r2, r4
 8011e36:	462b      	mov	r3, r5
 8011e38:	f7ee fbfe 	bl	8000638 <__aeabi_dmul>
 8011e3c:	a380      	add	r3, pc, #512	; (adr r3, 8012040 <__ieee754_asin+0x308>)
 8011e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e42:	f7ee fa41 	bl	80002c8 <__aeabi_dsub>
 8011e46:	4622      	mov	r2, r4
 8011e48:	462b      	mov	r3, r5
 8011e4a:	f7ee fbf5 	bl	8000638 <__aeabi_dmul>
 8011e4e:	a37e      	add	r3, pc, #504	; (adr r3, 8012048 <__ieee754_asin+0x310>)
 8011e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e54:	f7ee fa3a 	bl	80002cc <__adddf3>
 8011e58:	4622      	mov	r2, r4
 8011e5a:	462b      	mov	r3, r5
 8011e5c:	f7ee fbec 	bl	8000638 <__aeabi_dmul>
 8011e60:	a37b      	add	r3, pc, #492	; (adr r3, 8012050 <__ieee754_asin+0x318>)
 8011e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e66:	4680      	mov	r8, r0
 8011e68:	4689      	mov	r9, r1
 8011e6a:	4620      	mov	r0, r4
 8011e6c:	4629      	mov	r1, r5
 8011e6e:	f7ee fbe3 	bl	8000638 <__aeabi_dmul>
 8011e72:	a379      	add	r3, pc, #484	; (adr r3, 8012058 <__ieee754_asin+0x320>)
 8011e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e78:	f7ee fa26 	bl	80002c8 <__aeabi_dsub>
 8011e7c:	4622      	mov	r2, r4
 8011e7e:	462b      	mov	r3, r5
 8011e80:	f7ee fbda 	bl	8000638 <__aeabi_dmul>
 8011e84:	a376      	add	r3, pc, #472	; (adr r3, 8012060 <__ieee754_asin+0x328>)
 8011e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e8a:	f7ee fa1f 	bl	80002cc <__adddf3>
 8011e8e:	4622      	mov	r2, r4
 8011e90:	462b      	mov	r3, r5
 8011e92:	f7ee fbd1 	bl	8000638 <__aeabi_dmul>
 8011e96:	a374      	add	r3, pc, #464	; (adr r3, 8012068 <__ieee754_asin+0x330>)
 8011e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e9c:	f7ee fa14 	bl	80002c8 <__aeabi_dsub>
 8011ea0:	4622      	mov	r2, r4
 8011ea2:	462b      	mov	r3, r5
 8011ea4:	f7ee fbc8 	bl	8000638 <__aeabi_dmul>
 8011ea8:	4b73      	ldr	r3, [pc, #460]	; (8012078 <__ieee754_asin+0x340>)
 8011eaa:	2200      	movs	r2, #0
 8011eac:	f7ee fa0e 	bl	80002cc <__adddf3>
 8011eb0:	ec45 4b10 	vmov	d0, r4, r5
 8011eb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011eb8:	f000 fc20 	bl	80126fc <__ieee754_sqrt>
 8011ebc:	4b70      	ldr	r3, [pc, #448]	; (8012080 <__ieee754_asin+0x348>)
 8011ebe:	429f      	cmp	r7, r3
 8011ec0:	ec5b ab10 	vmov	sl, fp, d0
 8011ec4:	f340 80de 	ble.w	8012084 <__ieee754_asin+0x34c>
 8011ec8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011ecc:	4640      	mov	r0, r8
 8011ece:	4649      	mov	r1, r9
 8011ed0:	f7ee fcdc 	bl	800088c <__aeabi_ddiv>
 8011ed4:	4652      	mov	r2, sl
 8011ed6:	465b      	mov	r3, fp
 8011ed8:	f7ee fbae 	bl	8000638 <__aeabi_dmul>
 8011edc:	4652      	mov	r2, sl
 8011ede:	465b      	mov	r3, fp
 8011ee0:	f7ee f9f4 	bl	80002cc <__adddf3>
 8011ee4:	4602      	mov	r2, r0
 8011ee6:	460b      	mov	r3, r1
 8011ee8:	f7ee f9f0 	bl	80002cc <__adddf3>
 8011eec:	a348      	add	r3, pc, #288	; (adr r3, 8012010 <__ieee754_asin+0x2d8>)
 8011eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef2:	f7ee f9e9 	bl	80002c8 <__aeabi_dsub>
 8011ef6:	4602      	mov	r2, r0
 8011ef8:	460b      	mov	r3, r1
 8011efa:	a143      	add	r1, pc, #268	; (adr r1, 8012008 <__ieee754_asin+0x2d0>)
 8011efc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f00:	f7ee f9e2 	bl	80002c8 <__aeabi_dsub>
 8011f04:	9b01      	ldr	r3, [sp, #4]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	bfdc      	itt	le
 8011f0a:	4602      	movle	r2, r0
 8011f0c:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8011f10:	4604      	mov	r4, r0
 8011f12:	460d      	mov	r5, r1
 8011f14:	bfdc      	itt	le
 8011f16:	4614      	movle	r4, r2
 8011f18:	461d      	movle	r5, r3
 8011f1a:	e745      	b.n	8011da8 <__ieee754_asin+0x70>
 8011f1c:	ee10 2a10 	vmov	r2, s0
 8011f20:	ee10 0a10 	vmov	r0, s0
 8011f24:	462b      	mov	r3, r5
 8011f26:	4629      	mov	r1, r5
 8011f28:	f7ee fb86 	bl	8000638 <__aeabi_dmul>
 8011f2c:	a33c      	add	r3, pc, #240	; (adr r3, 8012020 <__ieee754_asin+0x2e8>)
 8011f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f32:	4606      	mov	r6, r0
 8011f34:	460f      	mov	r7, r1
 8011f36:	f7ee fb7f 	bl	8000638 <__aeabi_dmul>
 8011f3a:	a33b      	add	r3, pc, #236	; (adr r3, 8012028 <__ieee754_asin+0x2f0>)
 8011f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f40:	f7ee f9c4 	bl	80002cc <__adddf3>
 8011f44:	4632      	mov	r2, r6
 8011f46:	463b      	mov	r3, r7
 8011f48:	f7ee fb76 	bl	8000638 <__aeabi_dmul>
 8011f4c:	a338      	add	r3, pc, #224	; (adr r3, 8012030 <__ieee754_asin+0x2f8>)
 8011f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f52:	f7ee f9b9 	bl	80002c8 <__aeabi_dsub>
 8011f56:	4632      	mov	r2, r6
 8011f58:	463b      	mov	r3, r7
 8011f5a:	f7ee fb6d 	bl	8000638 <__aeabi_dmul>
 8011f5e:	a336      	add	r3, pc, #216	; (adr r3, 8012038 <__ieee754_asin+0x300>)
 8011f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f64:	f7ee f9b2 	bl	80002cc <__adddf3>
 8011f68:	4632      	mov	r2, r6
 8011f6a:	463b      	mov	r3, r7
 8011f6c:	f7ee fb64 	bl	8000638 <__aeabi_dmul>
 8011f70:	a333      	add	r3, pc, #204	; (adr r3, 8012040 <__ieee754_asin+0x308>)
 8011f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f76:	f7ee f9a7 	bl	80002c8 <__aeabi_dsub>
 8011f7a:	4632      	mov	r2, r6
 8011f7c:	463b      	mov	r3, r7
 8011f7e:	f7ee fb5b 	bl	8000638 <__aeabi_dmul>
 8011f82:	a331      	add	r3, pc, #196	; (adr r3, 8012048 <__ieee754_asin+0x310>)
 8011f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f88:	f7ee f9a0 	bl	80002cc <__adddf3>
 8011f8c:	4632      	mov	r2, r6
 8011f8e:	463b      	mov	r3, r7
 8011f90:	f7ee fb52 	bl	8000638 <__aeabi_dmul>
 8011f94:	a32e      	add	r3, pc, #184	; (adr r3, 8012050 <__ieee754_asin+0x318>)
 8011f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f9a:	4680      	mov	r8, r0
 8011f9c:	4689      	mov	r9, r1
 8011f9e:	4630      	mov	r0, r6
 8011fa0:	4639      	mov	r1, r7
 8011fa2:	f7ee fb49 	bl	8000638 <__aeabi_dmul>
 8011fa6:	a32c      	add	r3, pc, #176	; (adr r3, 8012058 <__ieee754_asin+0x320>)
 8011fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fac:	f7ee f98c 	bl	80002c8 <__aeabi_dsub>
 8011fb0:	4632      	mov	r2, r6
 8011fb2:	463b      	mov	r3, r7
 8011fb4:	f7ee fb40 	bl	8000638 <__aeabi_dmul>
 8011fb8:	a329      	add	r3, pc, #164	; (adr r3, 8012060 <__ieee754_asin+0x328>)
 8011fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fbe:	f7ee f985 	bl	80002cc <__adddf3>
 8011fc2:	4632      	mov	r2, r6
 8011fc4:	463b      	mov	r3, r7
 8011fc6:	f7ee fb37 	bl	8000638 <__aeabi_dmul>
 8011fca:	a327      	add	r3, pc, #156	; (adr r3, 8012068 <__ieee754_asin+0x330>)
 8011fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fd0:	f7ee f97a 	bl	80002c8 <__aeabi_dsub>
 8011fd4:	4632      	mov	r2, r6
 8011fd6:	463b      	mov	r3, r7
 8011fd8:	f7ee fb2e 	bl	8000638 <__aeabi_dmul>
 8011fdc:	2200      	movs	r2, #0
 8011fde:	4b26      	ldr	r3, [pc, #152]	; (8012078 <__ieee754_asin+0x340>)
 8011fe0:	f7ee f974 	bl	80002cc <__adddf3>
 8011fe4:	4602      	mov	r2, r0
 8011fe6:	460b      	mov	r3, r1
 8011fe8:	4640      	mov	r0, r8
 8011fea:	4649      	mov	r1, r9
 8011fec:	f7ee fc4e 	bl	800088c <__aeabi_ddiv>
 8011ff0:	4622      	mov	r2, r4
 8011ff2:	462b      	mov	r3, r5
 8011ff4:	f7ee fb20 	bl	8000638 <__aeabi_dmul>
 8011ff8:	4602      	mov	r2, r0
 8011ffa:	460b      	mov	r3, r1
 8011ffc:	4620      	mov	r0, r4
 8011ffe:	4629      	mov	r1, r5
 8012000:	e6c2      	b.n	8011d88 <__ieee754_asin+0x50>
 8012002:	bf00      	nop
 8012004:	f3af 8000 	nop.w
 8012008:	54442d18 	.word	0x54442d18
 801200c:	3ff921fb 	.word	0x3ff921fb
 8012010:	33145c07 	.word	0x33145c07
 8012014:	3c91a626 	.word	0x3c91a626
 8012018:	8800759c 	.word	0x8800759c
 801201c:	7e37e43c 	.word	0x7e37e43c
 8012020:	0dfdf709 	.word	0x0dfdf709
 8012024:	3f023de1 	.word	0x3f023de1
 8012028:	7501b288 	.word	0x7501b288
 801202c:	3f49efe0 	.word	0x3f49efe0
 8012030:	b5688f3b 	.word	0xb5688f3b
 8012034:	3fa48228 	.word	0x3fa48228
 8012038:	0e884455 	.word	0x0e884455
 801203c:	3fc9c155 	.word	0x3fc9c155
 8012040:	03eb6f7d 	.word	0x03eb6f7d
 8012044:	3fd4d612 	.word	0x3fd4d612
 8012048:	55555555 	.word	0x55555555
 801204c:	3fc55555 	.word	0x3fc55555
 8012050:	b12e9282 	.word	0xb12e9282
 8012054:	3fb3b8c5 	.word	0x3fb3b8c5
 8012058:	1b8d0159 	.word	0x1b8d0159
 801205c:	3fe6066c 	.word	0x3fe6066c
 8012060:	9c598ac8 	.word	0x9c598ac8
 8012064:	40002ae5 	.word	0x40002ae5
 8012068:	1c8a2d4b 	.word	0x1c8a2d4b
 801206c:	40033a27 	.word	0x40033a27
 8012070:	3fefffff 	.word	0x3fefffff
 8012074:	3fdfffff 	.word	0x3fdfffff
 8012078:	3ff00000 	.word	0x3ff00000
 801207c:	3fe00000 	.word	0x3fe00000
 8012080:	3fef3332 	.word	0x3fef3332
 8012084:	ee10 2a10 	vmov	r2, s0
 8012088:	ee10 0a10 	vmov	r0, s0
 801208c:	465b      	mov	r3, fp
 801208e:	4659      	mov	r1, fp
 8012090:	f7ee f91c 	bl	80002cc <__adddf3>
 8012094:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012098:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801209c:	4640      	mov	r0, r8
 801209e:	4649      	mov	r1, r9
 80120a0:	f7ee fbf4 	bl	800088c <__aeabi_ddiv>
 80120a4:	4602      	mov	r2, r0
 80120a6:	460b      	mov	r3, r1
 80120a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80120ac:	f7ee fac4 	bl	8000638 <__aeabi_dmul>
 80120b0:	2600      	movs	r6, #0
 80120b2:	4680      	mov	r8, r0
 80120b4:	4689      	mov	r9, r1
 80120b6:	4632      	mov	r2, r6
 80120b8:	465b      	mov	r3, fp
 80120ba:	4630      	mov	r0, r6
 80120bc:	4659      	mov	r1, fp
 80120be:	f7ee fabb 	bl	8000638 <__aeabi_dmul>
 80120c2:	4602      	mov	r2, r0
 80120c4:	460b      	mov	r3, r1
 80120c6:	4620      	mov	r0, r4
 80120c8:	4629      	mov	r1, r5
 80120ca:	f7ee f8fd 	bl	80002c8 <__aeabi_dsub>
 80120ce:	4632      	mov	r2, r6
 80120d0:	4604      	mov	r4, r0
 80120d2:	460d      	mov	r5, r1
 80120d4:	465b      	mov	r3, fp
 80120d6:	4650      	mov	r0, sl
 80120d8:	4659      	mov	r1, fp
 80120da:	f7ee f8f7 	bl	80002cc <__adddf3>
 80120de:	4602      	mov	r2, r0
 80120e0:	460b      	mov	r3, r1
 80120e2:	4620      	mov	r0, r4
 80120e4:	4629      	mov	r1, r5
 80120e6:	f7ee fbd1 	bl	800088c <__aeabi_ddiv>
 80120ea:	4602      	mov	r2, r0
 80120ec:	460b      	mov	r3, r1
 80120ee:	f7ee f8ed 	bl	80002cc <__adddf3>
 80120f2:	4602      	mov	r2, r0
 80120f4:	460b      	mov	r3, r1
 80120f6:	a114      	add	r1, pc, #80	; (adr r1, 8012148 <__ieee754_asin+0x410>)
 80120f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120fc:	f7ee f8e4 	bl	80002c8 <__aeabi_dsub>
 8012100:	4602      	mov	r2, r0
 8012102:	460b      	mov	r3, r1
 8012104:	4640      	mov	r0, r8
 8012106:	4649      	mov	r1, r9
 8012108:	f7ee f8de 	bl	80002c8 <__aeabi_dsub>
 801210c:	465f      	mov	r7, fp
 801210e:	4604      	mov	r4, r0
 8012110:	460d      	mov	r5, r1
 8012112:	4632      	mov	r2, r6
 8012114:	465b      	mov	r3, fp
 8012116:	4630      	mov	r0, r6
 8012118:	4639      	mov	r1, r7
 801211a:	f7ee f8d7 	bl	80002cc <__adddf3>
 801211e:	4602      	mov	r2, r0
 8012120:	460b      	mov	r3, r1
 8012122:	a10b      	add	r1, pc, #44	; (adr r1, 8012150 <__ieee754_asin+0x418>)
 8012124:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012128:	f7ee f8ce 	bl	80002c8 <__aeabi_dsub>
 801212c:	4602      	mov	r2, r0
 801212e:	460b      	mov	r3, r1
 8012130:	4620      	mov	r0, r4
 8012132:	4629      	mov	r1, r5
 8012134:	f7ee f8c8 	bl	80002c8 <__aeabi_dsub>
 8012138:	4602      	mov	r2, r0
 801213a:	460b      	mov	r3, r1
 801213c:	a104      	add	r1, pc, #16	; (adr r1, 8012150 <__ieee754_asin+0x418>)
 801213e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012142:	e6dd      	b.n	8011f00 <__ieee754_asin+0x1c8>
 8012144:	f3af 8000 	nop.w
 8012148:	33145c07 	.word	0x33145c07
 801214c:	3c91a626 	.word	0x3c91a626
 8012150:	54442d18 	.word	0x54442d18
 8012154:	3fe921fb 	.word	0x3fe921fb

08012158 <__ieee754_atan2>:
 8012158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801215c:	ec57 6b11 	vmov	r6, r7, d1
 8012160:	4273      	negs	r3, r6
 8012162:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8012166:	4333      	orrs	r3, r6
 8012168:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8012310 <__ieee754_atan2+0x1b8>
 801216c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8012170:	4573      	cmp	r3, lr
 8012172:	ec51 0b10 	vmov	r0, r1, d0
 8012176:	ee11 8a10 	vmov	r8, s2
 801217a:	d80a      	bhi.n	8012192 <__ieee754_atan2+0x3a>
 801217c:	4244      	negs	r4, r0
 801217e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012182:	4304      	orrs	r4, r0
 8012184:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8012188:	4574      	cmp	r4, lr
 801218a:	468c      	mov	ip, r1
 801218c:	ee10 9a10 	vmov	r9, s0
 8012190:	d907      	bls.n	80121a2 <__ieee754_atan2+0x4a>
 8012192:	4632      	mov	r2, r6
 8012194:	463b      	mov	r3, r7
 8012196:	f7ee f899 	bl	80002cc <__adddf3>
 801219a:	ec41 0b10 	vmov	d0, r0, r1
 801219e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121a2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80121a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80121aa:	4334      	orrs	r4, r6
 80121ac:	d103      	bne.n	80121b6 <__ieee754_atan2+0x5e>
 80121ae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80121b2:	f001 b819 	b.w	80131e8 <atan>
 80121b6:	17bc      	asrs	r4, r7, #30
 80121b8:	f004 0402 	and.w	r4, r4, #2
 80121bc:	ea53 0909 	orrs.w	r9, r3, r9
 80121c0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80121c4:	d107      	bne.n	80121d6 <__ieee754_atan2+0x7e>
 80121c6:	2c02      	cmp	r4, #2
 80121c8:	d073      	beq.n	80122b2 <__ieee754_atan2+0x15a>
 80121ca:	2c03      	cmp	r4, #3
 80121cc:	d1e5      	bne.n	801219a <__ieee754_atan2+0x42>
 80121ce:	a13e      	add	r1, pc, #248	; (adr r1, 80122c8 <__ieee754_atan2+0x170>)
 80121d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121d4:	e7e1      	b.n	801219a <__ieee754_atan2+0x42>
 80121d6:	ea52 0808 	orrs.w	r8, r2, r8
 80121da:	d106      	bne.n	80121ea <__ieee754_atan2+0x92>
 80121dc:	f1bc 0f00 	cmp.w	ip, #0
 80121e0:	da6b      	bge.n	80122ba <__ieee754_atan2+0x162>
 80121e2:	a13b      	add	r1, pc, #236	; (adr r1, 80122d0 <__ieee754_atan2+0x178>)
 80121e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121e8:	e7d7      	b.n	801219a <__ieee754_atan2+0x42>
 80121ea:	4572      	cmp	r2, lr
 80121ec:	d120      	bne.n	8012230 <__ieee754_atan2+0xd8>
 80121ee:	4293      	cmp	r3, r2
 80121f0:	d111      	bne.n	8012216 <__ieee754_atan2+0xbe>
 80121f2:	2c02      	cmp	r4, #2
 80121f4:	d007      	beq.n	8012206 <__ieee754_atan2+0xae>
 80121f6:	2c03      	cmp	r4, #3
 80121f8:	d009      	beq.n	801220e <__ieee754_atan2+0xb6>
 80121fa:	2c01      	cmp	r4, #1
 80121fc:	d155      	bne.n	80122aa <__ieee754_atan2+0x152>
 80121fe:	a136      	add	r1, pc, #216	; (adr r1, 80122d8 <__ieee754_atan2+0x180>)
 8012200:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012204:	e7c9      	b.n	801219a <__ieee754_atan2+0x42>
 8012206:	a136      	add	r1, pc, #216	; (adr r1, 80122e0 <__ieee754_atan2+0x188>)
 8012208:	e9d1 0100 	ldrd	r0, r1, [r1]
 801220c:	e7c5      	b.n	801219a <__ieee754_atan2+0x42>
 801220e:	a136      	add	r1, pc, #216	; (adr r1, 80122e8 <__ieee754_atan2+0x190>)
 8012210:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012214:	e7c1      	b.n	801219a <__ieee754_atan2+0x42>
 8012216:	2c02      	cmp	r4, #2
 8012218:	d04b      	beq.n	80122b2 <__ieee754_atan2+0x15a>
 801221a:	2c03      	cmp	r4, #3
 801221c:	d0d7      	beq.n	80121ce <__ieee754_atan2+0x76>
 801221e:	2c01      	cmp	r4, #1
 8012220:	f04f 0000 	mov.w	r0, #0
 8012224:	d102      	bne.n	801222c <__ieee754_atan2+0xd4>
 8012226:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801222a:	e7b6      	b.n	801219a <__ieee754_atan2+0x42>
 801222c:	2100      	movs	r1, #0
 801222e:	e7b4      	b.n	801219a <__ieee754_atan2+0x42>
 8012230:	4573      	cmp	r3, lr
 8012232:	d0d3      	beq.n	80121dc <__ieee754_atan2+0x84>
 8012234:	1a9b      	subs	r3, r3, r2
 8012236:	151b      	asrs	r3, r3, #20
 8012238:	2b3c      	cmp	r3, #60	; 0x3c
 801223a:	dc1e      	bgt.n	801227a <__ieee754_atan2+0x122>
 801223c:	2f00      	cmp	r7, #0
 801223e:	da01      	bge.n	8012244 <__ieee754_atan2+0xec>
 8012240:	333c      	adds	r3, #60	; 0x3c
 8012242:	db1e      	blt.n	8012282 <__ieee754_atan2+0x12a>
 8012244:	4632      	mov	r2, r6
 8012246:	463b      	mov	r3, r7
 8012248:	f7ee fb20 	bl	800088c <__aeabi_ddiv>
 801224c:	ec41 0b10 	vmov	d0, r0, r1
 8012250:	f001 f96a 	bl	8013528 <fabs>
 8012254:	f000 ffc8 	bl	80131e8 <atan>
 8012258:	ec51 0b10 	vmov	r0, r1, d0
 801225c:	2c01      	cmp	r4, #1
 801225e:	d013      	beq.n	8012288 <__ieee754_atan2+0x130>
 8012260:	2c02      	cmp	r4, #2
 8012262:	d015      	beq.n	8012290 <__ieee754_atan2+0x138>
 8012264:	2c00      	cmp	r4, #0
 8012266:	d098      	beq.n	801219a <__ieee754_atan2+0x42>
 8012268:	a321      	add	r3, pc, #132	; (adr r3, 80122f0 <__ieee754_atan2+0x198>)
 801226a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801226e:	f7ee f82b 	bl	80002c8 <__aeabi_dsub>
 8012272:	a321      	add	r3, pc, #132	; (adr r3, 80122f8 <__ieee754_atan2+0x1a0>)
 8012274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012278:	e014      	b.n	80122a4 <__ieee754_atan2+0x14c>
 801227a:	a121      	add	r1, pc, #132	; (adr r1, 8012300 <__ieee754_atan2+0x1a8>)
 801227c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012280:	e7ec      	b.n	801225c <__ieee754_atan2+0x104>
 8012282:	2000      	movs	r0, #0
 8012284:	2100      	movs	r1, #0
 8012286:	e7e9      	b.n	801225c <__ieee754_atan2+0x104>
 8012288:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801228c:	4619      	mov	r1, r3
 801228e:	e784      	b.n	801219a <__ieee754_atan2+0x42>
 8012290:	a317      	add	r3, pc, #92	; (adr r3, 80122f0 <__ieee754_atan2+0x198>)
 8012292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012296:	f7ee f817 	bl	80002c8 <__aeabi_dsub>
 801229a:	4602      	mov	r2, r0
 801229c:	460b      	mov	r3, r1
 801229e:	a116      	add	r1, pc, #88	; (adr r1, 80122f8 <__ieee754_atan2+0x1a0>)
 80122a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80122a4:	f7ee f810 	bl	80002c8 <__aeabi_dsub>
 80122a8:	e777      	b.n	801219a <__ieee754_atan2+0x42>
 80122aa:	a117      	add	r1, pc, #92	; (adr r1, 8012308 <__ieee754_atan2+0x1b0>)
 80122ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80122b0:	e773      	b.n	801219a <__ieee754_atan2+0x42>
 80122b2:	a111      	add	r1, pc, #68	; (adr r1, 80122f8 <__ieee754_atan2+0x1a0>)
 80122b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80122b8:	e76f      	b.n	801219a <__ieee754_atan2+0x42>
 80122ba:	a111      	add	r1, pc, #68	; (adr r1, 8012300 <__ieee754_atan2+0x1a8>)
 80122bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80122c0:	e76b      	b.n	801219a <__ieee754_atan2+0x42>
 80122c2:	bf00      	nop
 80122c4:	f3af 8000 	nop.w
 80122c8:	54442d18 	.word	0x54442d18
 80122cc:	c00921fb 	.word	0xc00921fb
 80122d0:	54442d18 	.word	0x54442d18
 80122d4:	bff921fb 	.word	0xbff921fb
 80122d8:	54442d18 	.word	0x54442d18
 80122dc:	bfe921fb 	.word	0xbfe921fb
 80122e0:	7f3321d2 	.word	0x7f3321d2
 80122e4:	4002d97c 	.word	0x4002d97c
 80122e8:	7f3321d2 	.word	0x7f3321d2
 80122ec:	c002d97c 	.word	0xc002d97c
 80122f0:	33145c07 	.word	0x33145c07
 80122f4:	3ca1a626 	.word	0x3ca1a626
 80122f8:	54442d18 	.word	0x54442d18
 80122fc:	400921fb 	.word	0x400921fb
 8012300:	54442d18 	.word	0x54442d18
 8012304:	3ff921fb 	.word	0x3ff921fb
 8012308:	54442d18 	.word	0x54442d18
 801230c:	3fe921fb 	.word	0x3fe921fb
 8012310:	7ff00000 	.word	0x7ff00000
 8012314:	00000000 	.word	0x00000000

08012318 <__ieee754_rem_pio2>:
 8012318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801231c:	ec57 6b10 	vmov	r6, r7, d0
 8012320:	4bc3      	ldr	r3, [pc, #780]	; (8012630 <__ieee754_rem_pio2+0x318>)
 8012322:	b08d      	sub	sp, #52	; 0x34
 8012324:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012328:	4598      	cmp	r8, r3
 801232a:	4604      	mov	r4, r0
 801232c:	9704      	str	r7, [sp, #16]
 801232e:	dc07      	bgt.n	8012340 <__ieee754_rem_pio2+0x28>
 8012330:	2200      	movs	r2, #0
 8012332:	2300      	movs	r3, #0
 8012334:	ed84 0b00 	vstr	d0, [r4]
 8012338:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801233c:	2500      	movs	r5, #0
 801233e:	e027      	b.n	8012390 <__ieee754_rem_pio2+0x78>
 8012340:	4bbc      	ldr	r3, [pc, #752]	; (8012634 <__ieee754_rem_pio2+0x31c>)
 8012342:	4598      	cmp	r8, r3
 8012344:	dc75      	bgt.n	8012432 <__ieee754_rem_pio2+0x11a>
 8012346:	9b04      	ldr	r3, [sp, #16]
 8012348:	4dbb      	ldr	r5, [pc, #748]	; (8012638 <__ieee754_rem_pio2+0x320>)
 801234a:	2b00      	cmp	r3, #0
 801234c:	ee10 0a10 	vmov	r0, s0
 8012350:	a3a9      	add	r3, pc, #676	; (adr r3, 80125f8 <__ieee754_rem_pio2+0x2e0>)
 8012352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012356:	4639      	mov	r1, r7
 8012358:	dd36      	ble.n	80123c8 <__ieee754_rem_pio2+0xb0>
 801235a:	f7ed ffb5 	bl	80002c8 <__aeabi_dsub>
 801235e:	45a8      	cmp	r8, r5
 8012360:	4606      	mov	r6, r0
 8012362:	460f      	mov	r7, r1
 8012364:	d018      	beq.n	8012398 <__ieee754_rem_pio2+0x80>
 8012366:	a3a6      	add	r3, pc, #664	; (adr r3, 8012600 <__ieee754_rem_pio2+0x2e8>)
 8012368:	e9d3 2300 	ldrd	r2, r3, [r3]
 801236c:	f7ed ffac 	bl	80002c8 <__aeabi_dsub>
 8012370:	4602      	mov	r2, r0
 8012372:	460b      	mov	r3, r1
 8012374:	e9c4 2300 	strd	r2, r3, [r4]
 8012378:	4630      	mov	r0, r6
 801237a:	4639      	mov	r1, r7
 801237c:	f7ed ffa4 	bl	80002c8 <__aeabi_dsub>
 8012380:	a39f      	add	r3, pc, #636	; (adr r3, 8012600 <__ieee754_rem_pio2+0x2e8>)
 8012382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012386:	f7ed ff9f 	bl	80002c8 <__aeabi_dsub>
 801238a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801238e:	2501      	movs	r5, #1
 8012390:	4628      	mov	r0, r5
 8012392:	b00d      	add	sp, #52	; 0x34
 8012394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012398:	a39b      	add	r3, pc, #620	; (adr r3, 8012608 <__ieee754_rem_pio2+0x2f0>)
 801239a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801239e:	f7ed ff93 	bl	80002c8 <__aeabi_dsub>
 80123a2:	a39b      	add	r3, pc, #620	; (adr r3, 8012610 <__ieee754_rem_pio2+0x2f8>)
 80123a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123a8:	4606      	mov	r6, r0
 80123aa:	460f      	mov	r7, r1
 80123ac:	f7ed ff8c 	bl	80002c8 <__aeabi_dsub>
 80123b0:	4602      	mov	r2, r0
 80123b2:	460b      	mov	r3, r1
 80123b4:	e9c4 2300 	strd	r2, r3, [r4]
 80123b8:	4630      	mov	r0, r6
 80123ba:	4639      	mov	r1, r7
 80123bc:	f7ed ff84 	bl	80002c8 <__aeabi_dsub>
 80123c0:	a393      	add	r3, pc, #588	; (adr r3, 8012610 <__ieee754_rem_pio2+0x2f8>)
 80123c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123c6:	e7de      	b.n	8012386 <__ieee754_rem_pio2+0x6e>
 80123c8:	f7ed ff80 	bl	80002cc <__adddf3>
 80123cc:	45a8      	cmp	r8, r5
 80123ce:	4606      	mov	r6, r0
 80123d0:	460f      	mov	r7, r1
 80123d2:	d016      	beq.n	8012402 <__ieee754_rem_pio2+0xea>
 80123d4:	a38a      	add	r3, pc, #552	; (adr r3, 8012600 <__ieee754_rem_pio2+0x2e8>)
 80123d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123da:	f7ed ff77 	bl	80002cc <__adddf3>
 80123de:	4602      	mov	r2, r0
 80123e0:	460b      	mov	r3, r1
 80123e2:	e9c4 2300 	strd	r2, r3, [r4]
 80123e6:	4630      	mov	r0, r6
 80123e8:	4639      	mov	r1, r7
 80123ea:	f7ed ff6d 	bl	80002c8 <__aeabi_dsub>
 80123ee:	a384      	add	r3, pc, #528	; (adr r3, 8012600 <__ieee754_rem_pio2+0x2e8>)
 80123f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123f4:	f7ed ff6a 	bl	80002cc <__adddf3>
 80123f8:	f04f 35ff 	mov.w	r5, #4294967295
 80123fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012400:	e7c6      	b.n	8012390 <__ieee754_rem_pio2+0x78>
 8012402:	a381      	add	r3, pc, #516	; (adr r3, 8012608 <__ieee754_rem_pio2+0x2f0>)
 8012404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012408:	f7ed ff60 	bl	80002cc <__adddf3>
 801240c:	a380      	add	r3, pc, #512	; (adr r3, 8012610 <__ieee754_rem_pio2+0x2f8>)
 801240e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012412:	4606      	mov	r6, r0
 8012414:	460f      	mov	r7, r1
 8012416:	f7ed ff59 	bl	80002cc <__adddf3>
 801241a:	4602      	mov	r2, r0
 801241c:	460b      	mov	r3, r1
 801241e:	e9c4 2300 	strd	r2, r3, [r4]
 8012422:	4630      	mov	r0, r6
 8012424:	4639      	mov	r1, r7
 8012426:	f7ed ff4f 	bl	80002c8 <__aeabi_dsub>
 801242a:	a379      	add	r3, pc, #484	; (adr r3, 8012610 <__ieee754_rem_pio2+0x2f8>)
 801242c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012430:	e7e0      	b.n	80123f4 <__ieee754_rem_pio2+0xdc>
 8012432:	4b82      	ldr	r3, [pc, #520]	; (801263c <__ieee754_rem_pio2+0x324>)
 8012434:	4598      	cmp	r8, r3
 8012436:	f300 80d0 	bgt.w	80125da <__ieee754_rem_pio2+0x2c2>
 801243a:	f001 f875 	bl	8013528 <fabs>
 801243e:	ec57 6b10 	vmov	r6, r7, d0
 8012442:	ee10 0a10 	vmov	r0, s0
 8012446:	a374      	add	r3, pc, #464	; (adr r3, 8012618 <__ieee754_rem_pio2+0x300>)
 8012448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801244c:	4639      	mov	r1, r7
 801244e:	f7ee f8f3 	bl	8000638 <__aeabi_dmul>
 8012452:	2200      	movs	r2, #0
 8012454:	4b7a      	ldr	r3, [pc, #488]	; (8012640 <__ieee754_rem_pio2+0x328>)
 8012456:	f7ed ff39 	bl	80002cc <__adddf3>
 801245a:	f7ee fb9d 	bl	8000b98 <__aeabi_d2iz>
 801245e:	4605      	mov	r5, r0
 8012460:	f7ee f880 	bl	8000564 <__aeabi_i2d>
 8012464:	a364      	add	r3, pc, #400	; (adr r3, 80125f8 <__ieee754_rem_pio2+0x2e0>)
 8012466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801246a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801246e:	f7ee f8e3 	bl	8000638 <__aeabi_dmul>
 8012472:	4602      	mov	r2, r0
 8012474:	460b      	mov	r3, r1
 8012476:	4630      	mov	r0, r6
 8012478:	4639      	mov	r1, r7
 801247a:	f7ed ff25 	bl	80002c8 <__aeabi_dsub>
 801247e:	a360      	add	r3, pc, #384	; (adr r3, 8012600 <__ieee754_rem_pio2+0x2e8>)
 8012480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012484:	4682      	mov	sl, r0
 8012486:	468b      	mov	fp, r1
 8012488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801248c:	f7ee f8d4 	bl	8000638 <__aeabi_dmul>
 8012490:	2d1f      	cmp	r5, #31
 8012492:	4606      	mov	r6, r0
 8012494:	460f      	mov	r7, r1
 8012496:	dc0c      	bgt.n	80124b2 <__ieee754_rem_pio2+0x19a>
 8012498:	1e6a      	subs	r2, r5, #1
 801249a:	4b6a      	ldr	r3, [pc, #424]	; (8012644 <__ieee754_rem_pio2+0x32c>)
 801249c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124a0:	4543      	cmp	r3, r8
 80124a2:	d006      	beq.n	80124b2 <__ieee754_rem_pio2+0x19a>
 80124a4:	4632      	mov	r2, r6
 80124a6:	463b      	mov	r3, r7
 80124a8:	4650      	mov	r0, sl
 80124aa:	4659      	mov	r1, fp
 80124ac:	f7ed ff0c 	bl	80002c8 <__aeabi_dsub>
 80124b0:	e00e      	b.n	80124d0 <__ieee754_rem_pio2+0x1b8>
 80124b2:	4632      	mov	r2, r6
 80124b4:	463b      	mov	r3, r7
 80124b6:	4650      	mov	r0, sl
 80124b8:	4659      	mov	r1, fp
 80124ba:	f7ed ff05 	bl	80002c8 <__aeabi_dsub>
 80124be:	ea4f 5328 	mov.w	r3, r8, asr #20
 80124c2:	9305      	str	r3, [sp, #20]
 80124c4:	9a05      	ldr	r2, [sp, #20]
 80124c6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80124ca:	1ad3      	subs	r3, r2, r3
 80124cc:	2b10      	cmp	r3, #16
 80124ce:	dc02      	bgt.n	80124d6 <__ieee754_rem_pio2+0x1be>
 80124d0:	e9c4 0100 	strd	r0, r1, [r4]
 80124d4:	e039      	b.n	801254a <__ieee754_rem_pio2+0x232>
 80124d6:	a34c      	add	r3, pc, #304	; (adr r3, 8012608 <__ieee754_rem_pio2+0x2f0>)
 80124d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80124e0:	f7ee f8aa 	bl	8000638 <__aeabi_dmul>
 80124e4:	4606      	mov	r6, r0
 80124e6:	460f      	mov	r7, r1
 80124e8:	4602      	mov	r2, r0
 80124ea:	460b      	mov	r3, r1
 80124ec:	4650      	mov	r0, sl
 80124ee:	4659      	mov	r1, fp
 80124f0:	f7ed feea 	bl	80002c8 <__aeabi_dsub>
 80124f4:	4602      	mov	r2, r0
 80124f6:	460b      	mov	r3, r1
 80124f8:	4680      	mov	r8, r0
 80124fa:	4689      	mov	r9, r1
 80124fc:	4650      	mov	r0, sl
 80124fe:	4659      	mov	r1, fp
 8012500:	f7ed fee2 	bl	80002c8 <__aeabi_dsub>
 8012504:	4632      	mov	r2, r6
 8012506:	463b      	mov	r3, r7
 8012508:	f7ed fede 	bl	80002c8 <__aeabi_dsub>
 801250c:	a340      	add	r3, pc, #256	; (adr r3, 8012610 <__ieee754_rem_pio2+0x2f8>)
 801250e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012512:	4606      	mov	r6, r0
 8012514:	460f      	mov	r7, r1
 8012516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801251a:	f7ee f88d 	bl	8000638 <__aeabi_dmul>
 801251e:	4632      	mov	r2, r6
 8012520:	463b      	mov	r3, r7
 8012522:	f7ed fed1 	bl	80002c8 <__aeabi_dsub>
 8012526:	4602      	mov	r2, r0
 8012528:	460b      	mov	r3, r1
 801252a:	4606      	mov	r6, r0
 801252c:	460f      	mov	r7, r1
 801252e:	4640      	mov	r0, r8
 8012530:	4649      	mov	r1, r9
 8012532:	f7ed fec9 	bl	80002c8 <__aeabi_dsub>
 8012536:	9a05      	ldr	r2, [sp, #20]
 8012538:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801253c:	1ad3      	subs	r3, r2, r3
 801253e:	2b31      	cmp	r3, #49	; 0x31
 8012540:	dc20      	bgt.n	8012584 <__ieee754_rem_pio2+0x26c>
 8012542:	e9c4 0100 	strd	r0, r1, [r4]
 8012546:	46c2      	mov	sl, r8
 8012548:	46cb      	mov	fp, r9
 801254a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801254e:	4650      	mov	r0, sl
 8012550:	4642      	mov	r2, r8
 8012552:	464b      	mov	r3, r9
 8012554:	4659      	mov	r1, fp
 8012556:	f7ed feb7 	bl	80002c8 <__aeabi_dsub>
 801255a:	463b      	mov	r3, r7
 801255c:	4632      	mov	r2, r6
 801255e:	f7ed feb3 	bl	80002c8 <__aeabi_dsub>
 8012562:	9b04      	ldr	r3, [sp, #16]
 8012564:	2b00      	cmp	r3, #0
 8012566:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801256a:	f6bf af11 	bge.w	8012390 <__ieee754_rem_pio2+0x78>
 801256e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012572:	6063      	str	r3, [r4, #4]
 8012574:	f8c4 8000 	str.w	r8, [r4]
 8012578:	60a0      	str	r0, [r4, #8]
 801257a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801257e:	60e3      	str	r3, [r4, #12]
 8012580:	426d      	negs	r5, r5
 8012582:	e705      	b.n	8012390 <__ieee754_rem_pio2+0x78>
 8012584:	a326      	add	r3, pc, #152	; (adr r3, 8012620 <__ieee754_rem_pio2+0x308>)
 8012586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801258a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801258e:	f7ee f853 	bl	8000638 <__aeabi_dmul>
 8012592:	4606      	mov	r6, r0
 8012594:	460f      	mov	r7, r1
 8012596:	4602      	mov	r2, r0
 8012598:	460b      	mov	r3, r1
 801259a:	4640      	mov	r0, r8
 801259c:	4649      	mov	r1, r9
 801259e:	f7ed fe93 	bl	80002c8 <__aeabi_dsub>
 80125a2:	4602      	mov	r2, r0
 80125a4:	460b      	mov	r3, r1
 80125a6:	4682      	mov	sl, r0
 80125a8:	468b      	mov	fp, r1
 80125aa:	4640      	mov	r0, r8
 80125ac:	4649      	mov	r1, r9
 80125ae:	f7ed fe8b 	bl	80002c8 <__aeabi_dsub>
 80125b2:	4632      	mov	r2, r6
 80125b4:	463b      	mov	r3, r7
 80125b6:	f7ed fe87 	bl	80002c8 <__aeabi_dsub>
 80125ba:	a31b      	add	r3, pc, #108	; (adr r3, 8012628 <__ieee754_rem_pio2+0x310>)
 80125bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125c0:	4606      	mov	r6, r0
 80125c2:	460f      	mov	r7, r1
 80125c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125c8:	f7ee f836 	bl	8000638 <__aeabi_dmul>
 80125cc:	4632      	mov	r2, r6
 80125ce:	463b      	mov	r3, r7
 80125d0:	f7ed fe7a 	bl	80002c8 <__aeabi_dsub>
 80125d4:	4606      	mov	r6, r0
 80125d6:	460f      	mov	r7, r1
 80125d8:	e764      	b.n	80124a4 <__ieee754_rem_pio2+0x18c>
 80125da:	4b1b      	ldr	r3, [pc, #108]	; (8012648 <__ieee754_rem_pio2+0x330>)
 80125dc:	4598      	cmp	r8, r3
 80125de:	dd35      	ble.n	801264c <__ieee754_rem_pio2+0x334>
 80125e0:	ee10 2a10 	vmov	r2, s0
 80125e4:	463b      	mov	r3, r7
 80125e6:	4630      	mov	r0, r6
 80125e8:	4639      	mov	r1, r7
 80125ea:	f7ed fe6d 	bl	80002c8 <__aeabi_dsub>
 80125ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80125f2:	e9c4 0100 	strd	r0, r1, [r4]
 80125f6:	e6a1      	b.n	801233c <__ieee754_rem_pio2+0x24>
 80125f8:	54400000 	.word	0x54400000
 80125fc:	3ff921fb 	.word	0x3ff921fb
 8012600:	1a626331 	.word	0x1a626331
 8012604:	3dd0b461 	.word	0x3dd0b461
 8012608:	1a600000 	.word	0x1a600000
 801260c:	3dd0b461 	.word	0x3dd0b461
 8012610:	2e037073 	.word	0x2e037073
 8012614:	3ba3198a 	.word	0x3ba3198a
 8012618:	6dc9c883 	.word	0x6dc9c883
 801261c:	3fe45f30 	.word	0x3fe45f30
 8012620:	2e000000 	.word	0x2e000000
 8012624:	3ba3198a 	.word	0x3ba3198a
 8012628:	252049c1 	.word	0x252049c1
 801262c:	397b839a 	.word	0x397b839a
 8012630:	3fe921fb 	.word	0x3fe921fb
 8012634:	4002d97b 	.word	0x4002d97b
 8012638:	3ff921fb 	.word	0x3ff921fb
 801263c:	413921fb 	.word	0x413921fb
 8012640:	3fe00000 	.word	0x3fe00000
 8012644:	0801411c 	.word	0x0801411c
 8012648:	7fefffff 	.word	0x7fefffff
 801264c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012650:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8012654:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012658:	4630      	mov	r0, r6
 801265a:	460f      	mov	r7, r1
 801265c:	f7ee fa9c 	bl	8000b98 <__aeabi_d2iz>
 8012660:	f7ed ff80 	bl	8000564 <__aeabi_i2d>
 8012664:	4602      	mov	r2, r0
 8012666:	460b      	mov	r3, r1
 8012668:	4630      	mov	r0, r6
 801266a:	4639      	mov	r1, r7
 801266c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012670:	f7ed fe2a 	bl	80002c8 <__aeabi_dsub>
 8012674:	2200      	movs	r2, #0
 8012676:	4b1f      	ldr	r3, [pc, #124]	; (80126f4 <__ieee754_rem_pio2+0x3dc>)
 8012678:	f7ed ffde 	bl	8000638 <__aeabi_dmul>
 801267c:	460f      	mov	r7, r1
 801267e:	4606      	mov	r6, r0
 8012680:	f7ee fa8a 	bl	8000b98 <__aeabi_d2iz>
 8012684:	f7ed ff6e 	bl	8000564 <__aeabi_i2d>
 8012688:	4602      	mov	r2, r0
 801268a:	460b      	mov	r3, r1
 801268c:	4630      	mov	r0, r6
 801268e:	4639      	mov	r1, r7
 8012690:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012694:	f7ed fe18 	bl	80002c8 <__aeabi_dsub>
 8012698:	2200      	movs	r2, #0
 801269a:	4b16      	ldr	r3, [pc, #88]	; (80126f4 <__ieee754_rem_pio2+0x3dc>)
 801269c:	f7ed ffcc 	bl	8000638 <__aeabi_dmul>
 80126a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80126a4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80126a8:	f04f 0803 	mov.w	r8, #3
 80126ac:	2600      	movs	r6, #0
 80126ae:	2700      	movs	r7, #0
 80126b0:	4632      	mov	r2, r6
 80126b2:	463b      	mov	r3, r7
 80126b4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80126b8:	f108 3aff 	add.w	sl, r8, #4294967295
 80126bc:	f7ee fa24 	bl	8000b08 <__aeabi_dcmpeq>
 80126c0:	b9b0      	cbnz	r0, 80126f0 <__ieee754_rem_pio2+0x3d8>
 80126c2:	4b0d      	ldr	r3, [pc, #52]	; (80126f8 <__ieee754_rem_pio2+0x3e0>)
 80126c4:	9301      	str	r3, [sp, #4]
 80126c6:	2302      	movs	r3, #2
 80126c8:	9300      	str	r3, [sp, #0]
 80126ca:	462a      	mov	r2, r5
 80126cc:	4643      	mov	r3, r8
 80126ce:	4621      	mov	r1, r4
 80126d0:	a806      	add	r0, sp, #24
 80126d2:	f000 f98d 	bl	80129f0 <__kernel_rem_pio2>
 80126d6:	9b04      	ldr	r3, [sp, #16]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	4605      	mov	r5, r0
 80126dc:	f6bf ae58 	bge.w	8012390 <__ieee754_rem_pio2+0x78>
 80126e0:	6863      	ldr	r3, [r4, #4]
 80126e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80126e6:	6063      	str	r3, [r4, #4]
 80126e8:	68e3      	ldr	r3, [r4, #12]
 80126ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80126ee:	e746      	b.n	801257e <__ieee754_rem_pio2+0x266>
 80126f0:	46d0      	mov	r8, sl
 80126f2:	e7dd      	b.n	80126b0 <__ieee754_rem_pio2+0x398>
 80126f4:	41700000 	.word	0x41700000
 80126f8:	0801419c 	.word	0x0801419c

080126fc <__ieee754_sqrt>:
 80126fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012700:	4955      	ldr	r1, [pc, #340]	; (8012858 <__ieee754_sqrt+0x15c>)
 8012702:	ec55 4b10 	vmov	r4, r5, d0
 8012706:	43a9      	bics	r1, r5
 8012708:	462b      	mov	r3, r5
 801270a:	462a      	mov	r2, r5
 801270c:	d112      	bne.n	8012734 <__ieee754_sqrt+0x38>
 801270e:	ee10 2a10 	vmov	r2, s0
 8012712:	ee10 0a10 	vmov	r0, s0
 8012716:	4629      	mov	r1, r5
 8012718:	f7ed ff8e 	bl	8000638 <__aeabi_dmul>
 801271c:	4602      	mov	r2, r0
 801271e:	460b      	mov	r3, r1
 8012720:	4620      	mov	r0, r4
 8012722:	4629      	mov	r1, r5
 8012724:	f7ed fdd2 	bl	80002cc <__adddf3>
 8012728:	4604      	mov	r4, r0
 801272a:	460d      	mov	r5, r1
 801272c:	ec45 4b10 	vmov	d0, r4, r5
 8012730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012734:	2d00      	cmp	r5, #0
 8012736:	ee10 0a10 	vmov	r0, s0
 801273a:	4621      	mov	r1, r4
 801273c:	dc0f      	bgt.n	801275e <__ieee754_sqrt+0x62>
 801273e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012742:	4330      	orrs	r0, r6
 8012744:	d0f2      	beq.n	801272c <__ieee754_sqrt+0x30>
 8012746:	b155      	cbz	r5, 801275e <__ieee754_sqrt+0x62>
 8012748:	ee10 2a10 	vmov	r2, s0
 801274c:	4620      	mov	r0, r4
 801274e:	4629      	mov	r1, r5
 8012750:	f7ed fdba 	bl	80002c8 <__aeabi_dsub>
 8012754:	4602      	mov	r2, r0
 8012756:	460b      	mov	r3, r1
 8012758:	f7ee f898 	bl	800088c <__aeabi_ddiv>
 801275c:	e7e4      	b.n	8012728 <__ieee754_sqrt+0x2c>
 801275e:	151b      	asrs	r3, r3, #20
 8012760:	d073      	beq.n	801284a <__ieee754_sqrt+0x14e>
 8012762:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012766:	07dd      	lsls	r5, r3, #31
 8012768:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801276c:	bf48      	it	mi
 801276e:	0fc8      	lsrmi	r0, r1, #31
 8012770:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8012774:	bf44      	itt	mi
 8012776:	0049      	lslmi	r1, r1, #1
 8012778:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801277c:	2500      	movs	r5, #0
 801277e:	1058      	asrs	r0, r3, #1
 8012780:	0fcb      	lsrs	r3, r1, #31
 8012782:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8012786:	0049      	lsls	r1, r1, #1
 8012788:	2316      	movs	r3, #22
 801278a:	462c      	mov	r4, r5
 801278c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012790:	19a7      	adds	r7, r4, r6
 8012792:	4297      	cmp	r7, r2
 8012794:	bfde      	ittt	le
 8012796:	19bc      	addle	r4, r7, r6
 8012798:	1bd2      	suble	r2, r2, r7
 801279a:	19ad      	addle	r5, r5, r6
 801279c:	0fcf      	lsrs	r7, r1, #31
 801279e:	3b01      	subs	r3, #1
 80127a0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80127a4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80127a8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80127ac:	d1f0      	bne.n	8012790 <__ieee754_sqrt+0x94>
 80127ae:	f04f 0c20 	mov.w	ip, #32
 80127b2:	469e      	mov	lr, r3
 80127b4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80127b8:	42a2      	cmp	r2, r4
 80127ba:	eb06 070e 	add.w	r7, r6, lr
 80127be:	dc02      	bgt.n	80127c6 <__ieee754_sqrt+0xca>
 80127c0:	d112      	bne.n	80127e8 <__ieee754_sqrt+0xec>
 80127c2:	428f      	cmp	r7, r1
 80127c4:	d810      	bhi.n	80127e8 <__ieee754_sqrt+0xec>
 80127c6:	2f00      	cmp	r7, #0
 80127c8:	eb07 0e06 	add.w	lr, r7, r6
 80127cc:	da42      	bge.n	8012854 <__ieee754_sqrt+0x158>
 80127ce:	f1be 0f00 	cmp.w	lr, #0
 80127d2:	db3f      	blt.n	8012854 <__ieee754_sqrt+0x158>
 80127d4:	f104 0801 	add.w	r8, r4, #1
 80127d8:	1b12      	subs	r2, r2, r4
 80127da:	428f      	cmp	r7, r1
 80127dc:	bf88      	it	hi
 80127de:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80127e2:	1bc9      	subs	r1, r1, r7
 80127e4:	4433      	add	r3, r6
 80127e6:	4644      	mov	r4, r8
 80127e8:	0052      	lsls	r2, r2, #1
 80127ea:	f1bc 0c01 	subs.w	ip, ip, #1
 80127ee:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80127f2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80127f6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80127fa:	d1dd      	bne.n	80127b8 <__ieee754_sqrt+0xbc>
 80127fc:	430a      	orrs	r2, r1
 80127fe:	d006      	beq.n	801280e <__ieee754_sqrt+0x112>
 8012800:	1c5c      	adds	r4, r3, #1
 8012802:	bf13      	iteet	ne
 8012804:	3301      	addne	r3, #1
 8012806:	3501      	addeq	r5, #1
 8012808:	4663      	moveq	r3, ip
 801280a:	f023 0301 	bicne.w	r3, r3, #1
 801280e:	106a      	asrs	r2, r5, #1
 8012810:	085b      	lsrs	r3, r3, #1
 8012812:	07e9      	lsls	r1, r5, #31
 8012814:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012818:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801281c:	bf48      	it	mi
 801281e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012822:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8012826:	461c      	mov	r4, r3
 8012828:	e780      	b.n	801272c <__ieee754_sqrt+0x30>
 801282a:	0aca      	lsrs	r2, r1, #11
 801282c:	3815      	subs	r0, #21
 801282e:	0549      	lsls	r1, r1, #21
 8012830:	2a00      	cmp	r2, #0
 8012832:	d0fa      	beq.n	801282a <__ieee754_sqrt+0x12e>
 8012834:	02d6      	lsls	r6, r2, #11
 8012836:	d50a      	bpl.n	801284e <__ieee754_sqrt+0x152>
 8012838:	f1c3 0420 	rsb	r4, r3, #32
 801283c:	fa21 f404 	lsr.w	r4, r1, r4
 8012840:	1e5d      	subs	r5, r3, #1
 8012842:	4099      	lsls	r1, r3
 8012844:	4322      	orrs	r2, r4
 8012846:	1b43      	subs	r3, r0, r5
 8012848:	e78b      	b.n	8012762 <__ieee754_sqrt+0x66>
 801284a:	4618      	mov	r0, r3
 801284c:	e7f0      	b.n	8012830 <__ieee754_sqrt+0x134>
 801284e:	0052      	lsls	r2, r2, #1
 8012850:	3301      	adds	r3, #1
 8012852:	e7ef      	b.n	8012834 <__ieee754_sqrt+0x138>
 8012854:	46a0      	mov	r8, r4
 8012856:	e7bf      	b.n	80127d8 <__ieee754_sqrt+0xdc>
 8012858:	7ff00000 	.word	0x7ff00000
 801285c:	00000000 	.word	0x00000000

08012860 <__kernel_cos>:
 8012860:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012864:	ec59 8b10 	vmov	r8, r9, d0
 8012868:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 801286c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012870:	ed2d 8b02 	vpush	{d8}
 8012874:	eeb0 8a41 	vmov.f32	s16, s2
 8012878:	eef0 8a61 	vmov.f32	s17, s3
 801287c:	da07      	bge.n	801288e <__kernel_cos+0x2e>
 801287e:	ee10 0a10 	vmov	r0, s0
 8012882:	4649      	mov	r1, r9
 8012884:	f7ee f988 	bl	8000b98 <__aeabi_d2iz>
 8012888:	2800      	cmp	r0, #0
 801288a:	f000 8089 	beq.w	80129a0 <__kernel_cos+0x140>
 801288e:	4642      	mov	r2, r8
 8012890:	464b      	mov	r3, r9
 8012892:	4640      	mov	r0, r8
 8012894:	4649      	mov	r1, r9
 8012896:	f7ed fecf 	bl	8000638 <__aeabi_dmul>
 801289a:	2200      	movs	r2, #0
 801289c:	4b4e      	ldr	r3, [pc, #312]	; (80129d8 <__kernel_cos+0x178>)
 801289e:	4604      	mov	r4, r0
 80128a0:	460d      	mov	r5, r1
 80128a2:	f7ed fec9 	bl	8000638 <__aeabi_dmul>
 80128a6:	a340      	add	r3, pc, #256	; (adr r3, 80129a8 <__kernel_cos+0x148>)
 80128a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ac:	4682      	mov	sl, r0
 80128ae:	468b      	mov	fp, r1
 80128b0:	4620      	mov	r0, r4
 80128b2:	4629      	mov	r1, r5
 80128b4:	f7ed fec0 	bl	8000638 <__aeabi_dmul>
 80128b8:	a33d      	add	r3, pc, #244	; (adr r3, 80129b0 <__kernel_cos+0x150>)
 80128ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128be:	f7ed fd05 	bl	80002cc <__adddf3>
 80128c2:	4622      	mov	r2, r4
 80128c4:	462b      	mov	r3, r5
 80128c6:	f7ed feb7 	bl	8000638 <__aeabi_dmul>
 80128ca:	a33b      	add	r3, pc, #236	; (adr r3, 80129b8 <__kernel_cos+0x158>)
 80128cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128d0:	f7ed fcfa 	bl	80002c8 <__aeabi_dsub>
 80128d4:	4622      	mov	r2, r4
 80128d6:	462b      	mov	r3, r5
 80128d8:	f7ed feae 	bl	8000638 <__aeabi_dmul>
 80128dc:	a338      	add	r3, pc, #224	; (adr r3, 80129c0 <__kernel_cos+0x160>)
 80128de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128e2:	f7ed fcf3 	bl	80002cc <__adddf3>
 80128e6:	4622      	mov	r2, r4
 80128e8:	462b      	mov	r3, r5
 80128ea:	f7ed fea5 	bl	8000638 <__aeabi_dmul>
 80128ee:	a336      	add	r3, pc, #216	; (adr r3, 80129c8 <__kernel_cos+0x168>)
 80128f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128f4:	f7ed fce8 	bl	80002c8 <__aeabi_dsub>
 80128f8:	4622      	mov	r2, r4
 80128fa:	462b      	mov	r3, r5
 80128fc:	f7ed fe9c 	bl	8000638 <__aeabi_dmul>
 8012900:	a333      	add	r3, pc, #204	; (adr r3, 80129d0 <__kernel_cos+0x170>)
 8012902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012906:	f7ed fce1 	bl	80002cc <__adddf3>
 801290a:	4622      	mov	r2, r4
 801290c:	462b      	mov	r3, r5
 801290e:	f7ed fe93 	bl	8000638 <__aeabi_dmul>
 8012912:	4622      	mov	r2, r4
 8012914:	462b      	mov	r3, r5
 8012916:	f7ed fe8f 	bl	8000638 <__aeabi_dmul>
 801291a:	ec53 2b18 	vmov	r2, r3, d8
 801291e:	4604      	mov	r4, r0
 8012920:	460d      	mov	r5, r1
 8012922:	4640      	mov	r0, r8
 8012924:	4649      	mov	r1, r9
 8012926:	f7ed fe87 	bl	8000638 <__aeabi_dmul>
 801292a:	460b      	mov	r3, r1
 801292c:	4602      	mov	r2, r0
 801292e:	4629      	mov	r1, r5
 8012930:	4620      	mov	r0, r4
 8012932:	f7ed fcc9 	bl	80002c8 <__aeabi_dsub>
 8012936:	4b29      	ldr	r3, [pc, #164]	; (80129dc <__kernel_cos+0x17c>)
 8012938:	429e      	cmp	r6, r3
 801293a:	4680      	mov	r8, r0
 801293c:	4689      	mov	r9, r1
 801293e:	dc11      	bgt.n	8012964 <__kernel_cos+0x104>
 8012940:	4602      	mov	r2, r0
 8012942:	460b      	mov	r3, r1
 8012944:	4650      	mov	r0, sl
 8012946:	4659      	mov	r1, fp
 8012948:	f7ed fcbe 	bl	80002c8 <__aeabi_dsub>
 801294c:	460b      	mov	r3, r1
 801294e:	4924      	ldr	r1, [pc, #144]	; (80129e0 <__kernel_cos+0x180>)
 8012950:	4602      	mov	r2, r0
 8012952:	2000      	movs	r0, #0
 8012954:	f7ed fcb8 	bl	80002c8 <__aeabi_dsub>
 8012958:	ecbd 8b02 	vpop	{d8}
 801295c:	ec41 0b10 	vmov	d0, r0, r1
 8012960:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012964:	4b1f      	ldr	r3, [pc, #124]	; (80129e4 <__kernel_cos+0x184>)
 8012966:	491e      	ldr	r1, [pc, #120]	; (80129e0 <__kernel_cos+0x180>)
 8012968:	429e      	cmp	r6, r3
 801296a:	bfcc      	ite	gt
 801296c:	4d1e      	ldrgt	r5, [pc, #120]	; (80129e8 <__kernel_cos+0x188>)
 801296e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8012972:	2400      	movs	r4, #0
 8012974:	4622      	mov	r2, r4
 8012976:	462b      	mov	r3, r5
 8012978:	2000      	movs	r0, #0
 801297a:	f7ed fca5 	bl	80002c8 <__aeabi_dsub>
 801297e:	4622      	mov	r2, r4
 8012980:	4606      	mov	r6, r0
 8012982:	460f      	mov	r7, r1
 8012984:	462b      	mov	r3, r5
 8012986:	4650      	mov	r0, sl
 8012988:	4659      	mov	r1, fp
 801298a:	f7ed fc9d 	bl	80002c8 <__aeabi_dsub>
 801298e:	4642      	mov	r2, r8
 8012990:	464b      	mov	r3, r9
 8012992:	f7ed fc99 	bl	80002c8 <__aeabi_dsub>
 8012996:	4602      	mov	r2, r0
 8012998:	460b      	mov	r3, r1
 801299a:	4630      	mov	r0, r6
 801299c:	4639      	mov	r1, r7
 801299e:	e7d9      	b.n	8012954 <__kernel_cos+0xf4>
 80129a0:	2000      	movs	r0, #0
 80129a2:	490f      	ldr	r1, [pc, #60]	; (80129e0 <__kernel_cos+0x180>)
 80129a4:	e7d8      	b.n	8012958 <__kernel_cos+0xf8>
 80129a6:	bf00      	nop
 80129a8:	be8838d4 	.word	0xbe8838d4
 80129ac:	bda8fae9 	.word	0xbda8fae9
 80129b0:	bdb4b1c4 	.word	0xbdb4b1c4
 80129b4:	3e21ee9e 	.word	0x3e21ee9e
 80129b8:	809c52ad 	.word	0x809c52ad
 80129bc:	3e927e4f 	.word	0x3e927e4f
 80129c0:	19cb1590 	.word	0x19cb1590
 80129c4:	3efa01a0 	.word	0x3efa01a0
 80129c8:	16c15177 	.word	0x16c15177
 80129cc:	3f56c16c 	.word	0x3f56c16c
 80129d0:	5555554c 	.word	0x5555554c
 80129d4:	3fa55555 	.word	0x3fa55555
 80129d8:	3fe00000 	.word	0x3fe00000
 80129dc:	3fd33332 	.word	0x3fd33332
 80129e0:	3ff00000 	.word	0x3ff00000
 80129e4:	3fe90000 	.word	0x3fe90000
 80129e8:	3fd20000 	.word	0x3fd20000
 80129ec:	00000000 	.word	0x00000000

080129f0 <__kernel_rem_pio2>:
 80129f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129f4:	ed2d 8b02 	vpush	{d8}
 80129f8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80129fc:	1ed4      	subs	r4, r2, #3
 80129fe:	9308      	str	r3, [sp, #32]
 8012a00:	9101      	str	r1, [sp, #4]
 8012a02:	4bc5      	ldr	r3, [pc, #788]	; (8012d18 <__kernel_rem_pio2+0x328>)
 8012a04:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012a06:	9009      	str	r0, [sp, #36]	; 0x24
 8012a08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012a0c:	9304      	str	r3, [sp, #16]
 8012a0e:	9b08      	ldr	r3, [sp, #32]
 8012a10:	3b01      	subs	r3, #1
 8012a12:	9307      	str	r3, [sp, #28]
 8012a14:	2318      	movs	r3, #24
 8012a16:	fb94 f4f3 	sdiv	r4, r4, r3
 8012a1a:	f06f 0317 	mvn.w	r3, #23
 8012a1e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012a22:	fb04 3303 	mla	r3, r4, r3, r3
 8012a26:	eb03 0a02 	add.w	sl, r3, r2
 8012a2a:	9b04      	ldr	r3, [sp, #16]
 8012a2c:	9a07      	ldr	r2, [sp, #28]
 8012a2e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012d08 <__kernel_rem_pio2+0x318>
 8012a32:	eb03 0802 	add.w	r8, r3, r2
 8012a36:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012a38:	1aa7      	subs	r7, r4, r2
 8012a3a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012a3e:	ae22      	add	r6, sp, #136	; 0x88
 8012a40:	2500      	movs	r5, #0
 8012a42:	4545      	cmp	r5, r8
 8012a44:	dd13      	ble.n	8012a6e <__kernel_rem_pio2+0x7e>
 8012a46:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012d08 <__kernel_rem_pio2+0x318>
 8012a4a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012a4e:	2600      	movs	r6, #0
 8012a50:	9b04      	ldr	r3, [sp, #16]
 8012a52:	429e      	cmp	r6, r3
 8012a54:	dc32      	bgt.n	8012abc <__kernel_rem_pio2+0xcc>
 8012a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a58:	9302      	str	r3, [sp, #8]
 8012a5a:	9b08      	ldr	r3, [sp, #32]
 8012a5c:	199d      	adds	r5, r3, r6
 8012a5e:	ab22      	add	r3, sp, #136	; 0x88
 8012a60:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012a64:	9306      	str	r3, [sp, #24]
 8012a66:	ec59 8b18 	vmov	r8, r9, d8
 8012a6a:	2700      	movs	r7, #0
 8012a6c:	e01f      	b.n	8012aae <__kernel_rem_pio2+0xbe>
 8012a6e:	42ef      	cmn	r7, r5
 8012a70:	d407      	bmi.n	8012a82 <__kernel_rem_pio2+0x92>
 8012a72:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012a76:	f7ed fd75 	bl	8000564 <__aeabi_i2d>
 8012a7a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012a7e:	3501      	adds	r5, #1
 8012a80:	e7df      	b.n	8012a42 <__kernel_rem_pio2+0x52>
 8012a82:	ec51 0b18 	vmov	r0, r1, d8
 8012a86:	e7f8      	b.n	8012a7a <__kernel_rem_pio2+0x8a>
 8012a88:	9906      	ldr	r1, [sp, #24]
 8012a8a:	9d02      	ldr	r5, [sp, #8]
 8012a8c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012a90:	9106      	str	r1, [sp, #24]
 8012a92:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8012a96:	9502      	str	r5, [sp, #8]
 8012a98:	f7ed fdce 	bl	8000638 <__aeabi_dmul>
 8012a9c:	4602      	mov	r2, r0
 8012a9e:	460b      	mov	r3, r1
 8012aa0:	4640      	mov	r0, r8
 8012aa2:	4649      	mov	r1, r9
 8012aa4:	f7ed fc12 	bl	80002cc <__adddf3>
 8012aa8:	3701      	adds	r7, #1
 8012aaa:	4680      	mov	r8, r0
 8012aac:	4689      	mov	r9, r1
 8012aae:	9b07      	ldr	r3, [sp, #28]
 8012ab0:	429f      	cmp	r7, r3
 8012ab2:	dde9      	ble.n	8012a88 <__kernel_rem_pio2+0x98>
 8012ab4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012ab8:	3601      	adds	r6, #1
 8012aba:	e7c9      	b.n	8012a50 <__kernel_rem_pio2+0x60>
 8012abc:	9b04      	ldr	r3, [sp, #16]
 8012abe:	aa0e      	add	r2, sp, #56	; 0x38
 8012ac0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012ac4:	930c      	str	r3, [sp, #48]	; 0x30
 8012ac6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012ac8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012acc:	9c04      	ldr	r4, [sp, #16]
 8012ace:	930b      	str	r3, [sp, #44]	; 0x2c
 8012ad0:	ab9a      	add	r3, sp, #616	; 0x268
 8012ad2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8012ad6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012ada:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012ade:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8012ae2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8012ae6:	ab9a      	add	r3, sp, #616	; 0x268
 8012ae8:	445b      	add	r3, fp
 8012aea:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012aee:	2500      	movs	r5, #0
 8012af0:	1b63      	subs	r3, r4, r5
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	dc78      	bgt.n	8012be8 <__kernel_rem_pio2+0x1f8>
 8012af6:	4650      	mov	r0, sl
 8012af8:	ec49 8b10 	vmov	d0, r8, r9
 8012afc:	f000 fdb0 	bl	8013660 <scalbn>
 8012b00:	ec57 6b10 	vmov	r6, r7, d0
 8012b04:	2200      	movs	r2, #0
 8012b06:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012b0a:	ee10 0a10 	vmov	r0, s0
 8012b0e:	4639      	mov	r1, r7
 8012b10:	f7ed fd92 	bl	8000638 <__aeabi_dmul>
 8012b14:	ec41 0b10 	vmov	d0, r0, r1
 8012b18:	f000 fd12 	bl	8013540 <floor>
 8012b1c:	2200      	movs	r2, #0
 8012b1e:	ec51 0b10 	vmov	r0, r1, d0
 8012b22:	4b7e      	ldr	r3, [pc, #504]	; (8012d1c <__kernel_rem_pio2+0x32c>)
 8012b24:	f7ed fd88 	bl	8000638 <__aeabi_dmul>
 8012b28:	4602      	mov	r2, r0
 8012b2a:	460b      	mov	r3, r1
 8012b2c:	4630      	mov	r0, r6
 8012b2e:	4639      	mov	r1, r7
 8012b30:	f7ed fbca 	bl	80002c8 <__aeabi_dsub>
 8012b34:	460f      	mov	r7, r1
 8012b36:	4606      	mov	r6, r0
 8012b38:	f7ee f82e 	bl	8000b98 <__aeabi_d2iz>
 8012b3c:	9006      	str	r0, [sp, #24]
 8012b3e:	f7ed fd11 	bl	8000564 <__aeabi_i2d>
 8012b42:	4602      	mov	r2, r0
 8012b44:	460b      	mov	r3, r1
 8012b46:	4630      	mov	r0, r6
 8012b48:	4639      	mov	r1, r7
 8012b4a:	f7ed fbbd 	bl	80002c8 <__aeabi_dsub>
 8012b4e:	f1ba 0f00 	cmp.w	sl, #0
 8012b52:	4606      	mov	r6, r0
 8012b54:	460f      	mov	r7, r1
 8012b56:	dd6c      	ble.n	8012c32 <__kernel_rem_pio2+0x242>
 8012b58:	1e62      	subs	r2, r4, #1
 8012b5a:	ab0e      	add	r3, sp, #56	; 0x38
 8012b5c:	f1ca 0118 	rsb	r1, sl, #24
 8012b60:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012b64:	9d06      	ldr	r5, [sp, #24]
 8012b66:	fa40 f301 	asr.w	r3, r0, r1
 8012b6a:	441d      	add	r5, r3
 8012b6c:	408b      	lsls	r3, r1
 8012b6e:	1ac0      	subs	r0, r0, r3
 8012b70:	ab0e      	add	r3, sp, #56	; 0x38
 8012b72:	9506      	str	r5, [sp, #24]
 8012b74:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012b78:	f1ca 0317 	rsb	r3, sl, #23
 8012b7c:	fa40 f303 	asr.w	r3, r0, r3
 8012b80:	9302      	str	r3, [sp, #8]
 8012b82:	9b02      	ldr	r3, [sp, #8]
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	dd62      	ble.n	8012c4e <__kernel_rem_pio2+0x25e>
 8012b88:	9b06      	ldr	r3, [sp, #24]
 8012b8a:	2200      	movs	r2, #0
 8012b8c:	3301      	adds	r3, #1
 8012b8e:	9306      	str	r3, [sp, #24]
 8012b90:	4615      	mov	r5, r2
 8012b92:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012b96:	4294      	cmp	r4, r2
 8012b98:	f300 8095 	bgt.w	8012cc6 <__kernel_rem_pio2+0x2d6>
 8012b9c:	f1ba 0f00 	cmp.w	sl, #0
 8012ba0:	dd07      	ble.n	8012bb2 <__kernel_rem_pio2+0x1c2>
 8012ba2:	f1ba 0f01 	cmp.w	sl, #1
 8012ba6:	f000 80a2 	beq.w	8012cee <__kernel_rem_pio2+0x2fe>
 8012baa:	f1ba 0f02 	cmp.w	sl, #2
 8012bae:	f000 80c1 	beq.w	8012d34 <__kernel_rem_pio2+0x344>
 8012bb2:	9b02      	ldr	r3, [sp, #8]
 8012bb4:	2b02      	cmp	r3, #2
 8012bb6:	d14a      	bne.n	8012c4e <__kernel_rem_pio2+0x25e>
 8012bb8:	4632      	mov	r2, r6
 8012bba:	463b      	mov	r3, r7
 8012bbc:	2000      	movs	r0, #0
 8012bbe:	4958      	ldr	r1, [pc, #352]	; (8012d20 <__kernel_rem_pio2+0x330>)
 8012bc0:	f7ed fb82 	bl	80002c8 <__aeabi_dsub>
 8012bc4:	4606      	mov	r6, r0
 8012bc6:	460f      	mov	r7, r1
 8012bc8:	2d00      	cmp	r5, #0
 8012bca:	d040      	beq.n	8012c4e <__kernel_rem_pio2+0x25e>
 8012bcc:	4650      	mov	r0, sl
 8012bce:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012d10 <__kernel_rem_pio2+0x320>
 8012bd2:	f000 fd45 	bl	8013660 <scalbn>
 8012bd6:	4630      	mov	r0, r6
 8012bd8:	4639      	mov	r1, r7
 8012bda:	ec53 2b10 	vmov	r2, r3, d0
 8012bde:	f7ed fb73 	bl	80002c8 <__aeabi_dsub>
 8012be2:	4606      	mov	r6, r0
 8012be4:	460f      	mov	r7, r1
 8012be6:	e032      	b.n	8012c4e <__kernel_rem_pio2+0x25e>
 8012be8:	2200      	movs	r2, #0
 8012bea:	4b4e      	ldr	r3, [pc, #312]	; (8012d24 <__kernel_rem_pio2+0x334>)
 8012bec:	4640      	mov	r0, r8
 8012bee:	4649      	mov	r1, r9
 8012bf0:	f7ed fd22 	bl	8000638 <__aeabi_dmul>
 8012bf4:	f7ed ffd0 	bl	8000b98 <__aeabi_d2iz>
 8012bf8:	f7ed fcb4 	bl	8000564 <__aeabi_i2d>
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	4b4a      	ldr	r3, [pc, #296]	; (8012d28 <__kernel_rem_pio2+0x338>)
 8012c00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c04:	f7ed fd18 	bl	8000638 <__aeabi_dmul>
 8012c08:	4602      	mov	r2, r0
 8012c0a:	460b      	mov	r3, r1
 8012c0c:	4640      	mov	r0, r8
 8012c0e:	4649      	mov	r1, r9
 8012c10:	f7ed fb5a 	bl	80002c8 <__aeabi_dsub>
 8012c14:	f7ed ffc0 	bl	8000b98 <__aeabi_d2iz>
 8012c18:	ab0e      	add	r3, sp, #56	; 0x38
 8012c1a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012c1e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012c22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c26:	f7ed fb51 	bl	80002cc <__adddf3>
 8012c2a:	3501      	adds	r5, #1
 8012c2c:	4680      	mov	r8, r0
 8012c2e:	4689      	mov	r9, r1
 8012c30:	e75e      	b.n	8012af0 <__kernel_rem_pio2+0x100>
 8012c32:	d105      	bne.n	8012c40 <__kernel_rem_pio2+0x250>
 8012c34:	1e63      	subs	r3, r4, #1
 8012c36:	aa0e      	add	r2, sp, #56	; 0x38
 8012c38:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012c3c:	15c3      	asrs	r3, r0, #23
 8012c3e:	e79f      	b.n	8012b80 <__kernel_rem_pio2+0x190>
 8012c40:	2200      	movs	r2, #0
 8012c42:	4b3a      	ldr	r3, [pc, #232]	; (8012d2c <__kernel_rem_pio2+0x33c>)
 8012c44:	f7ed ff7e 	bl	8000b44 <__aeabi_dcmpge>
 8012c48:	2800      	cmp	r0, #0
 8012c4a:	d139      	bne.n	8012cc0 <__kernel_rem_pio2+0x2d0>
 8012c4c:	9002      	str	r0, [sp, #8]
 8012c4e:	2200      	movs	r2, #0
 8012c50:	2300      	movs	r3, #0
 8012c52:	4630      	mov	r0, r6
 8012c54:	4639      	mov	r1, r7
 8012c56:	f7ed ff57 	bl	8000b08 <__aeabi_dcmpeq>
 8012c5a:	2800      	cmp	r0, #0
 8012c5c:	f000 80c7 	beq.w	8012dee <__kernel_rem_pio2+0x3fe>
 8012c60:	1e65      	subs	r5, r4, #1
 8012c62:	462b      	mov	r3, r5
 8012c64:	2200      	movs	r2, #0
 8012c66:	9904      	ldr	r1, [sp, #16]
 8012c68:	428b      	cmp	r3, r1
 8012c6a:	da6a      	bge.n	8012d42 <__kernel_rem_pio2+0x352>
 8012c6c:	2a00      	cmp	r2, #0
 8012c6e:	f000 8088 	beq.w	8012d82 <__kernel_rem_pio2+0x392>
 8012c72:	ab0e      	add	r3, sp, #56	; 0x38
 8012c74:	f1aa 0a18 	sub.w	sl, sl, #24
 8012c78:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	f000 80b4 	beq.w	8012dea <__kernel_rem_pio2+0x3fa>
 8012c82:	4650      	mov	r0, sl
 8012c84:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012d10 <__kernel_rem_pio2+0x320>
 8012c88:	f000 fcea 	bl	8013660 <scalbn>
 8012c8c:	00ec      	lsls	r4, r5, #3
 8012c8e:	ab72      	add	r3, sp, #456	; 0x1c8
 8012c90:	191e      	adds	r6, r3, r4
 8012c92:	ec59 8b10 	vmov	r8, r9, d0
 8012c96:	f106 0a08 	add.w	sl, r6, #8
 8012c9a:	462f      	mov	r7, r5
 8012c9c:	2f00      	cmp	r7, #0
 8012c9e:	f280 80df 	bge.w	8012e60 <__kernel_rem_pio2+0x470>
 8012ca2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012d08 <__kernel_rem_pio2+0x318>
 8012ca6:	f04f 0a00 	mov.w	sl, #0
 8012caa:	eba5 030a 	sub.w	r3, r5, sl
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	f2c0 810a 	blt.w	8012ec8 <__kernel_rem_pio2+0x4d8>
 8012cb4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012d30 <__kernel_rem_pio2+0x340>
 8012cb8:	ec59 8b18 	vmov	r8, r9, d8
 8012cbc:	2700      	movs	r7, #0
 8012cbe:	e0f5      	b.n	8012eac <__kernel_rem_pio2+0x4bc>
 8012cc0:	2302      	movs	r3, #2
 8012cc2:	9302      	str	r3, [sp, #8]
 8012cc4:	e760      	b.n	8012b88 <__kernel_rem_pio2+0x198>
 8012cc6:	ab0e      	add	r3, sp, #56	; 0x38
 8012cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ccc:	b94d      	cbnz	r5, 8012ce2 <__kernel_rem_pio2+0x2f2>
 8012cce:	b12b      	cbz	r3, 8012cdc <__kernel_rem_pio2+0x2ec>
 8012cd0:	a80e      	add	r0, sp, #56	; 0x38
 8012cd2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012cd6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012cda:	2301      	movs	r3, #1
 8012cdc:	3201      	adds	r2, #1
 8012cde:	461d      	mov	r5, r3
 8012ce0:	e759      	b.n	8012b96 <__kernel_rem_pio2+0x1a6>
 8012ce2:	a80e      	add	r0, sp, #56	; 0x38
 8012ce4:	1acb      	subs	r3, r1, r3
 8012ce6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012cea:	462b      	mov	r3, r5
 8012cec:	e7f6      	b.n	8012cdc <__kernel_rem_pio2+0x2ec>
 8012cee:	1e62      	subs	r2, r4, #1
 8012cf0:	ab0e      	add	r3, sp, #56	; 0x38
 8012cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012cf6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012cfa:	a90e      	add	r1, sp, #56	; 0x38
 8012cfc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012d00:	e757      	b.n	8012bb2 <__kernel_rem_pio2+0x1c2>
 8012d02:	bf00      	nop
 8012d04:	f3af 8000 	nop.w
	...
 8012d14:	3ff00000 	.word	0x3ff00000
 8012d18:	080142e8 	.word	0x080142e8
 8012d1c:	40200000 	.word	0x40200000
 8012d20:	3ff00000 	.word	0x3ff00000
 8012d24:	3e700000 	.word	0x3e700000
 8012d28:	41700000 	.word	0x41700000
 8012d2c:	3fe00000 	.word	0x3fe00000
 8012d30:	080142a8 	.word	0x080142a8
 8012d34:	1e62      	subs	r2, r4, #1
 8012d36:	ab0e      	add	r3, sp, #56	; 0x38
 8012d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d3c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012d40:	e7db      	b.n	8012cfa <__kernel_rem_pio2+0x30a>
 8012d42:	a90e      	add	r1, sp, #56	; 0x38
 8012d44:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012d48:	3b01      	subs	r3, #1
 8012d4a:	430a      	orrs	r2, r1
 8012d4c:	e78b      	b.n	8012c66 <__kernel_rem_pio2+0x276>
 8012d4e:	3301      	adds	r3, #1
 8012d50:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012d54:	2900      	cmp	r1, #0
 8012d56:	d0fa      	beq.n	8012d4e <__kernel_rem_pio2+0x35e>
 8012d58:	9a08      	ldr	r2, [sp, #32]
 8012d5a:	4422      	add	r2, r4
 8012d5c:	00d2      	lsls	r2, r2, #3
 8012d5e:	a922      	add	r1, sp, #136	; 0x88
 8012d60:	18e3      	adds	r3, r4, r3
 8012d62:	9206      	str	r2, [sp, #24]
 8012d64:	440a      	add	r2, r1
 8012d66:	9302      	str	r3, [sp, #8]
 8012d68:	f10b 0108 	add.w	r1, fp, #8
 8012d6c:	f102 0308 	add.w	r3, r2, #8
 8012d70:	1c66      	adds	r6, r4, #1
 8012d72:	910a      	str	r1, [sp, #40]	; 0x28
 8012d74:	2500      	movs	r5, #0
 8012d76:	930d      	str	r3, [sp, #52]	; 0x34
 8012d78:	9b02      	ldr	r3, [sp, #8]
 8012d7a:	42b3      	cmp	r3, r6
 8012d7c:	da04      	bge.n	8012d88 <__kernel_rem_pio2+0x398>
 8012d7e:	461c      	mov	r4, r3
 8012d80:	e6a6      	b.n	8012ad0 <__kernel_rem_pio2+0xe0>
 8012d82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012d84:	2301      	movs	r3, #1
 8012d86:	e7e3      	b.n	8012d50 <__kernel_rem_pio2+0x360>
 8012d88:	9b06      	ldr	r3, [sp, #24]
 8012d8a:	18ef      	adds	r7, r5, r3
 8012d8c:	ab22      	add	r3, sp, #136	; 0x88
 8012d8e:	441f      	add	r7, r3
 8012d90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d92:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012d96:	f7ed fbe5 	bl	8000564 <__aeabi_i2d>
 8012d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d9c:	461c      	mov	r4, r3
 8012d9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012da0:	e9c7 0100 	strd	r0, r1, [r7]
 8012da4:	eb03 0b05 	add.w	fp, r3, r5
 8012da8:	2700      	movs	r7, #0
 8012daa:	f04f 0800 	mov.w	r8, #0
 8012dae:	f04f 0900 	mov.w	r9, #0
 8012db2:	9b07      	ldr	r3, [sp, #28]
 8012db4:	429f      	cmp	r7, r3
 8012db6:	dd08      	ble.n	8012dca <__kernel_rem_pio2+0x3da>
 8012db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012dba:	aa72      	add	r2, sp, #456	; 0x1c8
 8012dbc:	18eb      	adds	r3, r5, r3
 8012dbe:	4413      	add	r3, r2
 8012dc0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012dc4:	3601      	adds	r6, #1
 8012dc6:	3508      	adds	r5, #8
 8012dc8:	e7d6      	b.n	8012d78 <__kernel_rem_pio2+0x388>
 8012dca:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012dce:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012dd2:	f7ed fc31 	bl	8000638 <__aeabi_dmul>
 8012dd6:	4602      	mov	r2, r0
 8012dd8:	460b      	mov	r3, r1
 8012dda:	4640      	mov	r0, r8
 8012ddc:	4649      	mov	r1, r9
 8012dde:	f7ed fa75 	bl	80002cc <__adddf3>
 8012de2:	3701      	adds	r7, #1
 8012de4:	4680      	mov	r8, r0
 8012de6:	4689      	mov	r9, r1
 8012de8:	e7e3      	b.n	8012db2 <__kernel_rem_pio2+0x3c2>
 8012dea:	3d01      	subs	r5, #1
 8012dec:	e741      	b.n	8012c72 <__kernel_rem_pio2+0x282>
 8012dee:	f1ca 0000 	rsb	r0, sl, #0
 8012df2:	ec47 6b10 	vmov	d0, r6, r7
 8012df6:	f000 fc33 	bl	8013660 <scalbn>
 8012dfa:	ec57 6b10 	vmov	r6, r7, d0
 8012dfe:	2200      	movs	r2, #0
 8012e00:	4b99      	ldr	r3, [pc, #612]	; (8013068 <__kernel_rem_pio2+0x678>)
 8012e02:	ee10 0a10 	vmov	r0, s0
 8012e06:	4639      	mov	r1, r7
 8012e08:	f7ed fe9c 	bl	8000b44 <__aeabi_dcmpge>
 8012e0c:	b1f8      	cbz	r0, 8012e4e <__kernel_rem_pio2+0x45e>
 8012e0e:	2200      	movs	r2, #0
 8012e10:	4b96      	ldr	r3, [pc, #600]	; (801306c <__kernel_rem_pio2+0x67c>)
 8012e12:	4630      	mov	r0, r6
 8012e14:	4639      	mov	r1, r7
 8012e16:	f7ed fc0f 	bl	8000638 <__aeabi_dmul>
 8012e1a:	f7ed febd 	bl	8000b98 <__aeabi_d2iz>
 8012e1e:	4680      	mov	r8, r0
 8012e20:	f7ed fba0 	bl	8000564 <__aeabi_i2d>
 8012e24:	2200      	movs	r2, #0
 8012e26:	4b90      	ldr	r3, [pc, #576]	; (8013068 <__kernel_rem_pio2+0x678>)
 8012e28:	f7ed fc06 	bl	8000638 <__aeabi_dmul>
 8012e2c:	460b      	mov	r3, r1
 8012e2e:	4602      	mov	r2, r0
 8012e30:	4639      	mov	r1, r7
 8012e32:	4630      	mov	r0, r6
 8012e34:	f7ed fa48 	bl	80002c8 <__aeabi_dsub>
 8012e38:	f7ed feae 	bl	8000b98 <__aeabi_d2iz>
 8012e3c:	1c65      	adds	r5, r4, #1
 8012e3e:	ab0e      	add	r3, sp, #56	; 0x38
 8012e40:	f10a 0a18 	add.w	sl, sl, #24
 8012e44:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012e48:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012e4c:	e719      	b.n	8012c82 <__kernel_rem_pio2+0x292>
 8012e4e:	4630      	mov	r0, r6
 8012e50:	4639      	mov	r1, r7
 8012e52:	f7ed fea1 	bl	8000b98 <__aeabi_d2iz>
 8012e56:	ab0e      	add	r3, sp, #56	; 0x38
 8012e58:	4625      	mov	r5, r4
 8012e5a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012e5e:	e710      	b.n	8012c82 <__kernel_rem_pio2+0x292>
 8012e60:	ab0e      	add	r3, sp, #56	; 0x38
 8012e62:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012e66:	f7ed fb7d 	bl	8000564 <__aeabi_i2d>
 8012e6a:	4642      	mov	r2, r8
 8012e6c:	464b      	mov	r3, r9
 8012e6e:	f7ed fbe3 	bl	8000638 <__aeabi_dmul>
 8012e72:	2200      	movs	r2, #0
 8012e74:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012e78:	4b7c      	ldr	r3, [pc, #496]	; (801306c <__kernel_rem_pio2+0x67c>)
 8012e7a:	4640      	mov	r0, r8
 8012e7c:	4649      	mov	r1, r9
 8012e7e:	f7ed fbdb 	bl	8000638 <__aeabi_dmul>
 8012e82:	3f01      	subs	r7, #1
 8012e84:	4680      	mov	r8, r0
 8012e86:	4689      	mov	r9, r1
 8012e88:	e708      	b.n	8012c9c <__kernel_rem_pio2+0x2ac>
 8012e8a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e92:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012e96:	f7ed fbcf 	bl	8000638 <__aeabi_dmul>
 8012e9a:	4602      	mov	r2, r0
 8012e9c:	460b      	mov	r3, r1
 8012e9e:	4640      	mov	r0, r8
 8012ea0:	4649      	mov	r1, r9
 8012ea2:	f7ed fa13 	bl	80002cc <__adddf3>
 8012ea6:	3701      	adds	r7, #1
 8012ea8:	4680      	mov	r8, r0
 8012eaa:	4689      	mov	r9, r1
 8012eac:	9b04      	ldr	r3, [sp, #16]
 8012eae:	429f      	cmp	r7, r3
 8012eb0:	dc01      	bgt.n	8012eb6 <__kernel_rem_pio2+0x4c6>
 8012eb2:	45ba      	cmp	sl, r7
 8012eb4:	dae9      	bge.n	8012e8a <__kernel_rem_pio2+0x49a>
 8012eb6:	ab4a      	add	r3, sp, #296	; 0x128
 8012eb8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012ebc:	e9c3 8900 	strd	r8, r9, [r3]
 8012ec0:	f10a 0a01 	add.w	sl, sl, #1
 8012ec4:	3e08      	subs	r6, #8
 8012ec6:	e6f0      	b.n	8012caa <__kernel_rem_pio2+0x2ba>
 8012ec8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012eca:	2b03      	cmp	r3, #3
 8012ecc:	d85b      	bhi.n	8012f86 <__kernel_rem_pio2+0x596>
 8012ece:	e8df f003 	tbb	[pc, r3]
 8012ed2:	264a      	.short	0x264a
 8012ed4:	0226      	.short	0x0226
 8012ed6:	ab9a      	add	r3, sp, #616	; 0x268
 8012ed8:	441c      	add	r4, r3
 8012eda:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012ede:	46a2      	mov	sl, r4
 8012ee0:	46ab      	mov	fp, r5
 8012ee2:	f1bb 0f00 	cmp.w	fp, #0
 8012ee6:	dc6c      	bgt.n	8012fc2 <__kernel_rem_pio2+0x5d2>
 8012ee8:	46a2      	mov	sl, r4
 8012eea:	46ab      	mov	fp, r5
 8012eec:	f1bb 0f01 	cmp.w	fp, #1
 8012ef0:	f300 8086 	bgt.w	8013000 <__kernel_rem_pio2+0x610>
 8012ef4:	2000      	movs	r0, #0
 8012ef6:	2100      	movs	r1, #0
 8012ef8:	2d01      	cmp	r5, #1
 8012efa:	f300 80a0 	bgt.w	801303e <__kernel_rem_pio2+0x64e>
 8012efe:	9b02      	ldr	r3, [sp, #8]
 8012f00:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012f04:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	f040 809e 	bne.w	801304a <__kernel_rem_pio2+0x65a>
 8012f0e:	9b01      	ldr	r3, [sp, #4]
 8012f10:	e9c3 7800 	strd	r7, r8, [r3]
 8012f14:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012f18:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012f1c:	e033      	b.n	8012f86 <__kernel_rem_pio2+0x596>
 8012f1e:	3408      	adds	r4, #8
 8012f20:	ab4a      	add	r3, sp, #296	; 0x128
 8012f22:	441c      	add	r4, r3
 8012f24:	462e      	mov	r6, r5
 8012f26:	2000      	movs	r0, #0
 8012f28:	2100      	movs	r1, #0
 8012f2a:	2e00      	cmp	r6, #0
 8012f2c:	da3a      	bge.n	8012fa4 <__kernel_rem_pio2+0x5b4>
 8012f2e:	9b02      	ldr	r3, [sp, #8]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d03d      	beq.n	8012fb0 <__kernel_rem_pio2+0x5c0>
 8012f34:	4602      	mov	r2, r0
 8012f36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012f3a:	9c01      	ldr	r4, [sp, #4]
 8012f3c:	e9c4 2300 	strd	r2, r3, [r4]
 8012f40:	4602      	mov	r2, r0
 8012f42:	460b      	mov	r3, r1
 8012f44:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012f48:	f7ed f9be 	bl	80002c8 <__aeabi_dsub>
 8012f4c:	ae4c      	add	r6, sp, #304	; 0x130
 8012f4e:	2401      	movs	r4, #1
 8012f50:	42a5      	cmp	r5, r4
 8012f52:	da30      	bge.n	8012fb6 <__kernel_rem_pio2+0x5c6>
 8012f54:	9b02      	ldr	r3, [sp, #8]
 8012f56:	b113      	cbz	r3, 8012f5e <__kernel_rem_pio2+0x56e>
 8012f58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012f5c:	4619      	mov	r1, r3
 8012f5e:	9b01      	ldr	r3, [sp, #4]
 8012f60:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012f64:	e00f      	b.n	8012f86 <__kernel_rem_pio2+0x596>
 8012f66:	ab9a      	add	r3, sp, #616	; 0x268
 8012f68:	441c      	add	r4, r3
 8012f6a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012f6e:	2000      	movs	r0, #0
 8012f70:	2100      	movs	r1, #0
 8012f72:	2d00      	cmp	r5, #0
 8012f74:	da10      	bge.n	8012f98 <__kernel_rem_pio2+0x5a8>
 8012f76:	9b02      	ldr	r3, [sp, #8]
 8012f78:	b113      	cbz	r3, 8012f80 <__kernel_rem_pio2+0x590>
 8012f7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012f7e:	4619      	mov	r1, r3
 8012f80:	9b01      	ldr	r3, [sp, #4]
 8012f82:	e9c3 0100 	strd	r0, r1, [r3]
 8012f86:	9b06      	ldr	r3, [sp, #24]
 8012f88:	f003 0007 	and.w	r0, r3, #7
 8012f8c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012f90:	ecbd 8b02 	vpop	{d8}
 8012f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f98:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012f9c:	f7ed f996 	bl	80002cc <__adddf3>
 8012fa0:	3d01      	subs	r5, #1
 8012fa2:	e7e6      	b.n	8012f72 <__kernel_rem_pio2+0x582>
 8012fa4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012fa8:	f7ed f990 	bl	80002cc <__adddf3>
 8012fac:	3e01      	subs	r6, #1
 8012fae:	e7bc      	b.n	8012f2a <__kernel_rem_pio2+0x53a>
 8012fb0:	4602      	mov	r2, r0
 8012fb2:	460b      	mov	r3, r1
 8012fb4:	e7c1      	b.n	8012f3a <__kernel_rem_pio2+0x54a>
 8012fb6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012fba:	f7ed f987 	bl	80002cc <__adddf3>
 8012fbe:	3401      	adds	r4, #1
 8012fc0:	e7c6      	b.n	8012f50 <__kernel_rem_pio2+0x560>
 8012fc2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8012fc6:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012fca:	4640      	mov	r0, r8
 8012fcc:	ec53 2b17 	vmov	r2, r3, d7
 8012fd0:	4649      	mov	r1, r9
 8012fd2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012fd6:	f7ed f979 	bl	80002cc <__adddf3>
 8012fda:	4602      	mov	r2, r0
 8012fdc:	460b      	mov	r3, r1
 8012fde:	4606      	mov	r6, r0
 8012fe0:	460f      	mov	r7, r1
 8012fe2:	4640      	mov	r0, r8
 8012fe4:	4649      	mov	r1, r9
 8012fe6:	f7ed f96f 	bl	80002c8 <__aeabi_dsub>
 8012fea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012fee:	f7ed f96d 	bl	80002cc <__adddf3>
 8012ff2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012ff6:	e9ca 0100 	strd	r0, r1, [sl]
 8012ffa:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012ffe:	e770      	b.n	8012ee2 <__kernel_rem_pio2+0x4f2>
 8013000:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8013004:	ed3a 7b02 	vldmdb	sl!, {d7}
 8013008:	4630      	mov	r0, r6
 801300a:	ec53 2b17 	vmov	r2, r3, d7
 801300e:	4639      	mov	r1, r7
 8013010:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013014:	f7ed f95a 	bl	80002cc <__adddf3>
 8013018:	4602      	mov	r2, r0
 801301a:	460b      	mov	r3, r1
 801301c:	4680      	mov	r8, r0
 801301e:	4689      	mov	r9, r1
 8013020:	4630      	mov	r0, r6
 8013022:	4639      	mov	r1, r7
 8013024:	f7ed f950 	bl	80002c8 <__aeabi_dsub>
 8013028:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801302c:	f7ed f94e 	bl	80002cc <__adddf3>
 8013030:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013034:	e9ca 0100 	strd	r0, r1, [sl]
 8013038:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801303c:	e756      	b.n	8012eec <__kernel_rem_pio2+0x4fc>
 801303e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013042:	f7ed f943 	bl	80002cc <__adddf3>
 8013046:	3d01      	subs	r5, #1
 8013048:	e756      	b.n	8012ef8 <__kernel_rem_pio2+0x508>
 801304a:	9b01      	ldr	r3, [sp, #4]
 801304c:	9a01      	ldr	r2, [sp, #4]
 801304e:	601f      	str	r7, [r3, #0]
 8013050:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8013054:	605c      	str	r4, [r3, #4]
 8013056:	609d      	str	r5, [r3, #8]
 8013058:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801305c:	60d3      	str	r3, [r2, #12]
 801305e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013062:	6110      	str	r0, [r2, #16]
 8013064:	6153      	str	r3, [r2, #20]
 8013066:	e78e      	b.n	8012f86 <__kernel_rem_pio2+0x596>
 8013068:	41700000 	.word	0x41700000
 801306c:	3e700000 	.word	0x3e700000

08013070 <__kernel_sin>:
 8013070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013074:	ec55 4b10 	vmov	r4, r5, d0
 8013078:	b085      	sub	sp, #20
 801307a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801307e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8013082:	ed8d 1b00 	vstr	d1, [sp]
 8013086:	9002      	str	r0, [sp, #8]
 8013088:	da06      	bge.n	8013098 <__kernel_sin+0x28>
 801308a:	ee10 0a10 	vmov	r0, s0
 801308e:	4629      	mov	r1, r5
 8013090:	f7ed fd82 	bl	8000b98 <__aeabi_d2iz>
 8013094:	2800      	cmp	r0, #0
 8013096:	d051      	beq.n	801313c <__kernel_sin+0xcc>
 8013098:	4622      	mov	r2, r4
 801309a:	462b      	mov	r3, r5
 801309c:	4620      	mov	r0, r4
 801309e:	4629      	mov	r1, r5
 80130a0:	f7ed faca 	bl	8000638 <__aeabi_dmul>
 80130a4:	4682      	mov	sl, r0
 80130a6:	468b      	mov	fp, r1
 80130a8:	4602      	mov	r2, r0
 80130aa:	460b      	mov	r3, r1
 80130ac:	4620      	mov	r0, r4
 80130ae:	4629      	mov	r1, r5
 80130b0:	f7ed fac2 	bl	8000638 <__aeabi_dmul>
 80130b4:	a341      	add	r3, pc, #260	; (adr r3, 80131bc <__kernel_sin+0x14c>)
 80130b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130ba:	4680      	mov	r8, r0
 80130bc:	4689      	mov	r9, r1
 80130be:	4650      	mov	r0, sl
 80130c0:	4659      	mov	r1, fp
 80130c2:	f7ed fab9 	bl	8000638 <__aeabi_dmul>
 80130c6:	a33f      	add	r3, pc, #252	; (adr r3, 80131c4 <__kernel_sin+0x154>)
 80130c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130cc:	f7ed f8fc 	bl	80002c8 <__aeabi_dsub>
 80130d0:	4652      	mov	r2, sl
 80130d2:	465b      	mov	r3, fp
 80130d4:	f7ed fab0 	bl	8000638 <__aeabi_dmul>
 80130d8:	a33c      	add	r3, pc, #240	; (adr r3, 80131cc <__kernel_sin+0x15c>)
 80130da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130de:	f7ed f8f5 	bl	80002cc <__adddf3>
 80130e2:	4652      	mov	r2, sl
 80130e4:	465b      	mov	r3, fp
 80130e6:	f7ed faa7 	bl	8000638 <__aeabi_dmul>
 80130ea:	a33a      	add	r3, pc, #232	; (adr r3, 80131d4 <__kernel_sin+0x164>)
 80130ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130f0:	f7ed f8ea 	bl	80002c8 <__aeabi_dsub>
 80130f4:	4652      	mov	r2, sl
 80130f6:	465b      	mov	r3, fp
 80130f8:	f7ed fa9e 	bl	8000638 <__aeabi_dmul>
 80130fc:	a337      	add	r3, pc, #220	; (adr r3, 80131dc <__kernel_sin+0x16c>)
 80130fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013102:	f7ed f8e3 	bl	80002cc <__adddf3>
 8013106:	9b02      	ldr	r3, [sp, #8]
 8013108:	4606      	mov	r6, r0
 801310a:	460f      	mov	r7, r1
 801310c:	b9db      	cbnz	r3, 8013146 <__kernel_sin+0xd6>
 801310e:	4602      	mov	r2, r0
 8013110:	460b      	mov	r3, r1
 8013112:	4650      	mov	r0, sl
 8013114:	4659      	mov	r1, fp
 8013116:	f7ed fa8f 	bl	8000638 <__aeabi_dmul>
 801311a:	a325      	add	r3, pc, #148	; (adr r3, 80131b0 <__kernel_sin+0x140>)
 801311c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013120:	f7ed f8d2 	bl	80002c8 <__aeabi_dsub>
 8013124:	4642      	mov	r2, r8
 8013126:	464b      	mov	r3, r9
 8013128:	f7ed fa86 	bl	8000638 <__aeabi_dmul>
 801312c:	4602      	mov	r2, r0
 801312e:	460b      	mov	r3, r1
 8013130:	4620      	mov	r0, r4
 8013132:	4629      	mov	r1, r5
 8013134:	f7ed f8ca 	bl	80002cc <__adddf3>
 8013138:	4604      	mov	r4, r0
 801313a:	460d      	mov	r5, r1
 801313c:	ec45 4b10 	vmov	d0, r4, r5
 8013140:	b005      	add	sp, #20
 8013142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013146:	2200      	movs	r2, #0
 8013148:	4b1b      	ldr	r3, [pc, #108]	; (80131b8 <__kernel_sin+0x148>)
 801314a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801314e:	f7ed fa73 	bl	8000638 <__aeabi_dmul>
 8013152:	4632      	mov	r2, r6
 8013154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013158:	463b      	mov	r3, r7
 801315a:	4640      	mov	r0, r8
 801315c:	4649      	mov	r1, r9
 801315e:	f7ed fa6b 	bl	8000638 <__aeabi_dmul>
 8013162:	4602      	mov	r2, r0
 8013164:	460b      	mov	r3, r1
 8013166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801316a:	f7ed f8ad 	bl	80002c8 <__aeabi_dsub>
 801316e:	4652      	mov	r2, sl
 8013170:	465b      	mov	r3, fp
 8013172:	f7ed fa61 	bl	8000638 <__aeabi_dmul>
 8013176:	e9dd 2300 	ldrd	r2, r3, [sp]
 801317a:	f7ed f8a5 	bl	80002c8 <__aeabi_dsub>
 801317e:	a30c      	add	r3, pc, #48	; (adr r3, 80131b0 <__kernel_sin+0x140>)
 8013180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013184:	4606      	mov	r6, r0
 8013186:	460f      	mov	r7, r1
 8013188:	4640      	mov	r0, r8
 801318a:	4649      	mov	r1, r9
 801318c:	f7ed fa54 	bl	8000638 <__aeabi_dmul>
 8013190:	4602      	mov	r2, r0
 8013192:	460b      	mov	r3, r1
 8013194:	4630      	mov	r0, r6
 8013196:	4639      	mov	r1, r7
 8013198:	f7ed f898 	bl	80002cc <__adddf3>
 801319c:	4602      	mov	r2, r0
 801319e:	460b      	mov	r3, r1
 80131a0:	4620      	mov	r0, r4
 80131a2:	4629      	mov	r1, r5
 80131a4:	f7ed f890 	bl	80002c8 <__aeabi_dsub>
 80131a8:	e7c6      	b.n	8013138 <__kernel_sin+0xc8>
 80131aa:	bf00      	nop
 80131ac:	f3af 8000 	nop.w
 80131b0:	55555549 	.word	0x55555549
 80131b4:	3fc55555 	.word	0x3fc55555
 80131b8:	3fe00000 	.word	0x3fe00000
 80131bc:	5acfd57c 	.word	0x5acfd57c
 80131c0:	3de5d93a 	.word	0x3de5d93a
 80131c4:	8a2b9ceb 	.word	0x8a2b9ceb
 80131c8:	3e5ae5e6 	.word	0x3e5ae5e6
 80131cc:	57b1fe7d 	.word	0x57b1fe7d
 80131d0:	3ec71de3 	.word	0x3ec71de3
 80131d4:	19c161d5 	.word	0x19c161d5
 80131d8:	3f2a01a0 	.word	0x3f2a01a0
 80131dc:	1110f8a6 	.word	0x1110f8a6
 80131e0:	3f811111 	.word	0x3f811111
 80131e4:	00000000 	.word	0x00000000

080131e8 <atan>:
 80131e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131ec:	ec55 4b10 	vmov	r4, r5, d0
 80131f0:	4bc3      	ldr	r3, [pc, #780]	; (8013500 <atan+0x318>)
 80131f2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80131f6:	429e      	cmp	r6, r3
 80131f8:	46ab      	mov	fp, r5
 80131fa:	dd18      	ble.n	801322e <atan+0x46>
 80131fc:	4bc1      	ldr	r3, [pc, #772]	; (8013504 <atan+0x31c>)
 80131fe:	429e      	cmp	r6, r3
 8013200:	dc01      	bgt.n	8013206 <atan+0x1e>
 8013202:	d109      	bne.n	8013218 <atan+0x30>
 8013204:	b144      	cbz	r4, 8013218 <atan+0x30>
 8013206:	4622      	mov	r2, r4
 8013208:	462b      	mov	r3, r5
 801320a:	4620      	mov	r0, r4
 801320c:	4629      	mov	r1, r5
 801320e:	f7ed f85d 	bl	80002cc <__adddf3>
 8013212:	4604      	mov	r4, r0
 8013214:	460d      	mov	r5, r1
 8013216:	e006      	b.n	8013226 <atan+0x3e>
 8013218:	f1bb 0f00 	cmp.w	fp, #0
 801321c:	f340 8131 	ble.w	8013482 <atan+0x29a>
 8013220:	a59b      	add	r5, pc, #620	; (adr r5, 8013490 <atan+0x2a8>)
 8013222:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013226:	ec45 4b10 	vmov	d0, r4, r5
 801322a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801322e:	4bb6      	ldr	r3, [pc, #728]	; (8013508 <atan+0x320>)
 8013230:	429e      	cmp	r6, r3
 8013232:	dc14      	bgt.n	801325e <atan+0x76>
 8013234:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8013238:	429e      	cmp	r6, r3
 801323a:	dc0d      	bgt.n	8013258 <atan+0x70>
 801323c:	a396      	add	r3, pc, #600	; (adr r3, 8013498 <atan+0x2b0>)
 801323e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013242:	ee10 0a10 	vmov	r0, s0
 8013246:	4629      	mov	r1, r5
 8013248:	f7ed f840 	bl	80002cc <__adddf3>
 801324c:	2200      	movs	r2, #0
 801324e:	4baf      	ldr	r3, [pc, #700]	; (801350c <atan+0x324>)
 8013250:	f7ed fc82 	bl	8000b58 <__aeabi_dcmpgt>
 8013254:	2800      	cmp	r0, #0
 8013256:	d1e6      	bne.n	8013226 <atan+0x3e>
 8013258:	f04f 3aff 	mov.w	sl, #4294967295
 801325c:	e02b      	b.n	80132b6 <atan+0xce>
 801325e:	f000 f963 	bl	8013528 <fabs>
 8013262:	4bab      	ldr	r3, [pc, #684]	; (8013510 <atan+0x328>)
 8013264:	429e      	cmp	r6, r3
 8013266:	ec55 4b10 	vmov	r4, r5, d0
 801326a:	f300 80bf 	bgt.w	80133ec <atan+0x204>
 801326e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8013272:	429e      	cmp	r6, r3
 8013274:	f300 80a0 	bgt.w	80133b8 <atan+0x1d0>
 8013278:	ee10 2a10 	vmov	r2, s0
 801327c:	ee10 0a10 	vmov	r0, s0
 8013280:	462b      	mov	r3, r5
 8013282:	4629      	mov	r1, r5
 8013284:	f7ed f822 	bl	80002cc <__adddf3>
 8013288:	2200      	movs	r2, #0
 801328a:	4ba0      	ldr	r3, [pc, #640]	; (801350c <atan+0x324>)
 801328c:	f7ed f81c 	bl	80002c8 <__aeabi_dsub>
 8013290:	2200      	movs	r2, #0
 8013292:	4606      	mov	r6, r0
 8013294:	460f      	mov	r7, r1
 8013296:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801329a:	4620      	mov	r0, r4
 801329c:	4629      	mov	r1, r5
 801329e:	f7ed f815 	bl	80002cc <__adddf3>
 80132a2:	4602      	mov	r2, r0
 80132a4:	460b      	mov	r3, r1
 80132a6:	4630      	mov	r0, r6
 80132a8:	4639      	mov	r1, r7
 80132aa:	f7ed faef 	bl	800088c <__aeabi_ddiv>
 80132ae:	f04f 0a00 	mov.w	sl, #0
 80132b2:	4604      	mov	r4, r0
 80132b4:	460d      	mov	r5, r1
 80132b6:	4622      	mov	r2, r4
 80132b8:	462b      	mov	r3, r5
 80132ba:	4620      	mov	r0, r4
 80132bc:	4629      	mov	r1, r5
 80132be:	f7ed f9bb 	bl	8000638 <__aeabi_dmul>
 80132c2:	4602      	mov	r2, r0
 80132c4:	460b      	mov	r3, r1
 80132c6:	4680      	mov	r8, r0
 80132c8:	4689      	mov	r9, r1
 80132ca:	f7ed f9b5 	bl	8000638 <__aeabi_dmul>
 80132ce:	a374      	add	r3, pc, #464	; (adr r3, 80134a0 <atan+0x2b8>)
 80132d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132d4:	4606      	mov	r6, r0
 80132d6:	460f      	mov	r7, r1
 80132d8:	f7ed f9ae 	bl	8000638 <__aeabi_dmul>
 80132dc:	a372      	add	r3, pc, #456	; (adr r3, 80134a8 <atan+0x2c0>)
 80132de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132e2:	f7ec fff3 	bl	80002cc <__adddf3>
 80132e6:	4632      	mov	r2, r6
 80132e8:	463b      	mov	r3, r7
 80132ea:	f7ed f9a5 	bl	8000638 <__aeabi_dmul>
 80132ee:	a370      	add	r3, pc, #448	; (adr r3, 80134b0 <atan+0x2c8>)
 80132f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132f4:	f7ec ffea 	bl	80002cc <__adddf3>
 80132f8:	4632      	mov	r2, r6
 80132fa:	463b      	mov	r3, r7
 80132fc:	f7ed f99c 	bl	8000638 <__aeabi_dmul>
 8013300:	a36d      	add	r3, pc, #436	; (adr r3, 80134b8 <atan+0x2d0>)
 8013302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013306:	f7ec ffe1 	bl	80002cc <__adddf3>
 801330a:	4632      	mov	r2, r6
 801330c:	463b      	mov	r3, r7
 801330e:	f7ed f993 	bl	8000638 <__aeabi_dmul>
 8013312:	a36b      	add	r3, pc, #428	; (adr r3, 80134c0 <atan+0x2d8>)
 8013314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013318:	f7ec ffd8 	bl	80002cc <__adddf3>
 801331c:	4632      	mov	r2, r6
 801331e:	463b      	mov	r3, r7
 8013320:	f7ed f98a 	bl	8000638 <__aeabi_dmul>
 8013324:	a368      	add	r3, pc, #416	; (adr r3, 80134c8 <atan+0x2e0>)
 8013326:	e9d3 2300 	ldrd	r2, r3, [r3]
 801332a:	f7ec ffcf 	bl	80002cc <__adddf3>
 801332e:	4642      	mov	r2, r8
 8013330:	464b      	mov	r3, r9
 8013332:	f7ed f981 	bl	8000638 <__aeabi_dmul>
 8013336:	a366      	add	r3, pc, #408	; (adr r3, 80134d0 <atan+0x2e8>)
 8013338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801333c:	4680      	mov	r8, r0
 801333e:	4689      	mov	r9, r1
 8013340:	4630      	mov	r0, r6
 8013342:	4639      	mov	r1, r7
 8013344:	f7ed f978 	bl	8000638 <__aeabi_dmul>
 8013348:	a363      	add	r3, pc, #396	; (adr r3, 80134d8 <atan+0x2f0>)
 801334a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801334e:	f7ec ffbb 	bl	80002c8 <__aeabi_dsub>
 8013352:	4632      	mov	r2, r6
 8013354:	463b      	mov	r3, r7
 8013356:	f7ed f96f 	bl	8000638 <__aeabi_dmul>
 801335a:	a361      	add	r3, pc, #388	; (adr r3, 80134e0 <atan+0x2f8>)
 801335c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013360:	f7ec ffb2 	bl	80002c8 <__aeabi_dsub>
 8013364:	4632      	mov	r2, r6
 8013366:	463b      	mov	r3, r7
 8013368:	f7ed f966 	bl	8000638 <__aeabi_dmul>
 801336c:	a35e      	add	r3, pc, #376	; (adr r3, 80134e8 <atan+0x300>)
 801336e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013372:	f7ec ffa9 	bl	80002c8 <__aeabi_dsub>
 8013376:	4632      	mov	r2, r6
 8013378:	463b      	mov	r3, r7
 801337a:	f7ed f95d 	bl	8000638 <__aeabi_dmul>
 801337e:	a35c      	add	r3, pc, #368	; (adr r3, 80134f0 <atan+0x308>)
 8013380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013384:	f7ec ffa0 	bl	80002c8 <__aeabi_dsub>
 8013388:	4632      	mov	r2, r6
 801338a:	463b      	mov	r3, r7
 801338c:	f7ed f954 	bl	8000638 <__aeabi_dmul>
 8013390:	4602      	mov	r2, r0
 8013392:	460b      	mov	r3, r1
 8013394:	4640      	mov	r0, r8
 8013396:	4649      	mov	r1, r9
 8013398:	f7ec ff98 	bl	80002cc <__adddf3>
 801339c:	4622      	mov	r2, r4
 801339e:	462b      	mov	r3, r5
 80133a0:	f7ed f94a 	bl	8000638 <__aeabi_dmul>
 80133a4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80133a8:	4602      	mov	r2, r0
 80133aa:	460b      	mov	r3, r1
 80133ac:	d14b      	bne.n	8013446 <atan+0x25e>
 80133ae:	4620      	mov	r0, r4
 80133b0:	4629      	mov	r1, r5
 80133b2:	f7ec ff89 	bl	80002c8 <__aeabi_dsub>
 80133b6:	e72c      	b.n	8013212 <atan+0x2a>
 80133b8:	ee10 0a10 	vmov	r0, s0
 80133bc:	2200      	movs	r2, #0
 80133be:	4b53      	ldr	r3, [pc, #332]	; (801350c <atan+0x324>)
 80133c0:	4629      	mov	r1, r5
 80133c2:	f7ec ff81 	bl	80002c8 <__aeabi_dsub>
 80133c6:	2200      	movs	r2, #0
 80133c8:	4606      	mov	r6, r0
 80133ca:	460f      	mov	r7, r1
 80133cc:	4b4f      	ldr	r3, [pc, #316]	; (801350c <atan+0x324>)
 80133ce:	4620      	mov	r0, r4
 80133d0:	4629      	mov	r1, r5
 80133d2:	f7ec ff7b 	bl	80002cc <__adddf3>
 80133d6:	4602      	mov	r2, r0
 80133d8:	460b      	mov	r3, r1
 80133da:	4630      	mov	r0, r6
 80133dc:	4639      	mov	r1, r7
 80133de:	f7ed fa55 	bl	800088c <__aeabi_ddiv>
 80133e2:	f04f 0a01 	mov.w	sl, #1
 80133e6:	4604      	mov	r4, r0
 80133e8:	460d      	mov	r5, r1
 80133ea:	e764      	b.n	80132b6 <atan+0xce>
 80133ec:	4b49      	ldr	r3, [pc, #292]	; (8013514 <atan+0x32c>)
 80133ee:	429e      	cmp	r6, r3
 80133f0:	dc1d      	bgt.n	801342e <atan+0x246>
 80133f2:	ee10 0a10 	vmov	r0, s0
 80133f6:	2200      	movs	r2, #0
 80133f8:	4b47      	ldr	r3, [pc, #284]	; (8013518 <atan+0x330>)
 80133fa:	4629      	mov	r1, r5
 80133fc:	f7ec ff64 	bl	80002c8 <__aeabi_dsub>
 8013400:	2200      	movs	r2, #0
 8013402:	4606      	mov	r6, r0
 8013404:	460f      	mov	r7, r1
 8013406:	4b44      	ldr	r3, [pc, #272]	; (8013518 <atan+0x330>)
 8013408:	4620      	mov	r0, r4
 801340a:	4629      	mov	r1, r5
 801340c:	f7ed f914 	bl	8000638 <__aeabi_dmul>
 8013410:	2200      	movs	r2, #0
 8013412:	4b3e      	ldr	r3, [pc, #248]	; (801350c <atan+0x324>)
 8013414:	f7ec ff5a 	bl	80002cc <__adddf3>
 8013418:	4602      	mov	r2, r0
 801341a:	460b      	mov	r3, r1
 801341c:	4630      	mov	r0, r6
 801341e:	4639      	mov	r1, r7
 8013420:	f7ed fa34 	bl	800088c <__aeabi_ddiv>
 8013424:	f04f 0a02 	mov.w	sl, #2
 8013428:	4604      	mov	r4, r0
 801342a:	460d      	mov	r5, r1
 801342c:	e743      	b.n	80132b6 <atan+0xce>
 801342e:	462b      	mov	r3, r5
 8013430:	ee10 2a10 	vmov	r2, s0
 8013434:	2000      	movs	r0, #0
 8013436:	4939      	ldr	r1, [pc, #228]	; (801351c <atan+0x334>)
 8013438:	f7ed fa28 	bl	800088c <__aeabi_ddiv>
 801343c:	f04f 0a03 	mov.w	sl, #3
 8013440:	4604      	mov	r4, r0
 8013442:	460d      	mov	r5, r1
 8013444:	e737      	b.n	80132b6 <atan+0xce>
 8013446:	4b36      	ldr	r3, [pc, #216]	; (8013520 <atan+0x338>)
 8013448:	4e36      	ldr	r6, [pc, #216]	; (8013524 <atan+0x33c>)
 801344a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801344e:	4456      	add	r6, sl
 8013450:	449a      	add	sl, r3
 8013452:	e9da 2300 	ldrd	r2, r3, [sl]
 8013456:	f7ec ff37 	bl	80002c8 <__aeabi_dsub>
 801345a:	4622      	mov	r2, r4
 801345c:	462b      	mov	r3, r5
 801345e:	f7ec ff33 	bl	80002c8 <__aeabi_dsub>
 8013462:	4602      	mov	r2, r0
 8013464:	460b      	mov	r3, r1
 8013466:	e9d6 0100 	ldrd	r0, r1, [r6]
 801346a:	f7ec ff2d 	bl	80002c8 <__aeabi_dsub>
 801346e:	f1bb 0f00 	cmp.w	fp, #0
 8013472:	4604      	mov	r4, r0
 8013474:	460d      	mov	r5, r1
 8013476:	f6bf aed6 	bge.w	8013226 <atan+0x3e>
 801347a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801347e:	461d      	mov	r5, r3
 8013480:	e6d1      	b.n	8013226 <atan+0x3e>
 8013482:	a51d      	add	r5, pc, #116	; (adr r5, 80134f8 <atan+0x310>)
 8013484:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013488:	e6cd      	b.n	8013226 <atan+0x3e>
 801348a:	bf00      	nop
 801348c:	f3af 8000 	nop.w
 8013490:	54442d18 	.word	0x54442d18
 8013494:	3ff921fb 	.word	0x3ff921fb
 8013498:	8800759c 	.word	0x8800759c
 801349c:	7e37e43c 	.word	0x7e37e43c
 80134a0:	e322da11 	.word	0xe322da11
 80134a4:	3f90ad3a 	.word	0x3f90ad3a
 80134a8:	24760deb 	.word	0x24760deb
 80134ac:	3fa97b4b 	.word	0x3fa97b4b
 80134b0:	a0d03d51 	.word	0xa0d03d51
 80134b4:	3fb10d66 	.word	0x3fb10d66
 80134b8:	c54c206e 	.word	0xc54c206e
 80134bc:	3fb745cd 	.word	0x3fb745cd
 80134c0:	920083ff 	.word	0x920083ff
 80134c4:	3fc24924 	.word	0x3fc24924
 80134c8:	5555550d 	.word	0x5555550d
 80134cc:	3fd55555 	.word	0x3fd55555
 80134d0:	2c6a6c2f 	.word	0x2c6a6c2f
 80134d4:	bfa2b444 	.word	0xbfa2b444
 80134d8:	52defd9a 	.word	0x52defd9a
 80134dc:	3fadde2d 	.word	0x3fadde2d
 80134e0:	af749a6d 	.word	0xaf749a6d
 80134e4:	3fb3b0f2 	.word	0x3fb3b0f2
 80134e8:	fe231671 	.word	0xfe231671
 80134ec:	3fbc71c6 	.word	0x3fbc71c6
 80134f0:	9998ebc4 	.word	0x9998ebc4
 80134f4:	3fc99999 	.word	0x3fc99999
 80134f8:	54442d18 	.word	0x54442d18
 80134fc:	bff921fb 	.word	0xbff921fb
 8013500:	440fffff 	.word	0x440fffff
 8013504:	7ff00000 	.word	0x7ff00000
 8013508:	3fdbffff 	.word	0x3fdbffff
 801350c:	3ff00000 	.word	0x3ff00000
 8013510:	3ff2ffff 	.word	0x3ff2ffff
 8013514:	40037fff 	.word	0x40037fff
 8013518:	3ff80000 	.word	0x3ff80000
 801351c:	bff00000 	.word	0xbff00000
 8013520:	08014318 	.word	0x08014318
 8013524:	080142f8 	.word	0x080142f8

08013528 <fabs>:
 8013528:	ec51 0b10 	vmov	r0, r1, d0
 801352c:	ee10 2a10 	vmov	r2, s0
 8013530:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013534:	ec43 2b10 	vmov	d0, r2, r3
 8013538:	4770      	bx	lr
 801353a:	0000      	movs	r0, r0
 801353c:	0000      	movs	r0, r0
	...

08013540 <floor>:
 8013540:	ec51 0b10 	vmov	r0, r1, d0
 8013544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013548:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801354c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013550:	2e13      	cmp	r6, #19
 8013552:	460c      	mov	r4, r1
 8013554:	ee10 5a10 	vmov	r5, s0
 8013558:	4680      	mov	r8, r0
 801355a:	dc34      	bgt.n	80135c6 <floor+0x86>
 801355c:	2e00      	cmp	r6, #0
 801355e:	da16      	bge.n	801358e <floor+0x4e>
 8013560:	a335      	add	r3, pc, #212	; (adr r3, 8013638 <floor+0xf8>)
 8013562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013566:	f7ec feb1 	bl	80002cc <__adddf3>
 801356a:	2200      	movs	r2, #0
 801356c:	2300      	movs	r3, #0
 801356e:	f7ed faf3 	bl	8000b58 <__aeabi_dcmpgt>
 8013572:	b148      	cbz	r0, 8013588 <floor+0x48>
 8013574:	2c00      	cmp	r4, #0
 8013576:	da59      	bge.n	801362c <floor+0xec>
 8013578:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801357c:	4a30      	ldr	r2, [pc, #192]	; (8013640 <floor+0x100>)
 801357e:	432b      	orrs	r3, r5
 8013580:	2500      	movs	r5, #0
 8013582:	42ab      	cmp	r3, r5
 8013584:	bf18      	it	ne
 8013586:	4614      	movne	r4, r2
 8013588:	4621      	mov	r1, r4
 801358a:	4628      	mov	r0, r5
 801358c:	e025      	b.n	80135da <floor+0x9a>
 801358e:	4f2d      	ldr	r7, [pc, #180]	; (8013644 <floor+0x104>)
 8013590:	4137      	asrs	r7, r6
 8013592:	ea01 0307 	and.w	r3, r1, r7
 8013596:	4303      	orrs	r3, r0
 8013598:	d01f      	beq.n	80135da <floor+0x9a>
 801359a:	a327      	add	r3, pc, #156	; (adr r3, 8013638 <floor+0xf8>)
 801359c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135a0:	f7ec fe94 	bl	80002cc <__adddf3>
 80135a4:	2200      	movs	r2, #0
 80135a6:	2300      	movs	r3, #0
 80135a8:	f7ed fad6 	bl	8000b58 <__aeabi_dcmpgt>
 80135ac:	2800      	cmp	r0, #0
 80135ae:	d0eb      	beq.n	8013588 <floor+0x48>
 80135b0:	2c00      	cmp	r4, #0
 80135b2:	bfbe      	ittt	lt
 80135b4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80135b8:	fa43 f606 	asrlt.w	r6, r3, r6
 80135bc:	19a4      	addlt	r4, r4, r6
 80135be:	ea24 0407 	bic.w	r4, r4, r7
 80135c2:	2500      	movs	r5, #0
 80135c4:	e7e0      	b.n	8013588 <floor+0x48>
 80135c6:	2e33      	cmp	r6, #51	; 0x33
 80135c8:	dd0b      	ble.n	80135e2 <floor+0xa2>
 80135ca:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80135ce:	d104      	bne.n	80135da <floor+0x9a>
 80135d0:	ee10 2a10 	vmov	r2, s0
 80135d4:	460b      	mov	r3, r1
 80135d6:	f7ec fe79 	bl	80002cc <__adddf3>
 80135da:	ec41 0b10 	vmov	d0, r0, r1
 80135de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135e2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80135e6:	f04f 33ff 	mov.w	r3, #4294967295
 80135ea:	fa23 f707 	lsr.w	r7, r3, r7
 80135ee:	4207      	tst	r7, r0
 80135f0:	d0f3      	beq.n	80135da <floor+0x9a>
 80135f2:	a311      	add	r3, pc, #68	; (adr r3, 8013638 <floor+0xf8>)
 80135f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135f8:	f7ec fe68 	bl	80002cc <__adddf3>
 80135fc:	2200      	movs	r2, #0
 80135fe:	2300      	movs	r3, #0
 8013600:	f7ed faaa 	bl	8000b58 <__aeabi_dcmpgt>
 8013604:	2800      	cmp	r0, #0
 8013606:	d0bf      	beq.n	8013588 <floor+0x48>
 8013608:	2c00      	cmp	r4, #0
 801360a:	da02      	bge.n	8013612 <floor+0xd2>
 801360c:	2e14      	cmp	r6, #20
 801360e:	d103      	bne.n	8013618 <floor+0xd8>
 8013610:	3401      	adds	r4, #1
 8013612:	ea25 0507 	bic.w	r5, r5, r7
 8013616:	e7b7      	b.n	8013588 <floor+0x48>
 8013618:	2301      	movs	r3, #1
 801361a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801361e:	fa03 f606 	lsl.w	r6, r3, r6
 8013622:	4435      	add	r5, r6
 8013624:	4545      	cmp	r5, r8
 8013626:	bf38      	it	cc
 8013628:	18e4      	addcc	r4, r4, r3
 801362a:	e7f2      	b.n	8013612 <floor+0xd2>
 801362c:	2500      	movs	r5, #0
 801362e:	462c      	mov	r4, r5
 8013630:	e7aa      	b.n	8013588 <floor+0x48>
 8013632:	bf00      	nop
 8013634:	f3af 8000 	nop.w
 8013638:	8800759c 	.word	0x8800759c
 801363c:	7e37e43c 	.word	0x7e37e43c
 8013640:	bff00000 	.word	0xbff00000
 8013644:	000fffff 	.word	0x000fffff

08013648 <matherr>:
 8013648:	2000      	movs	r0, #0
 801364a:	4770      	bx	lr
 801364c:	0000      	movs	r0, r0
	...

08013650 <nan>:
 8013650:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013658 <nan+0x8>
 8013654:	4770      	bx	lr
 8013656:	bf00      	nop
 8013658:	00000000 	.word	0x00000000
 801365c:	7ff80000 	.word	0x7ff80000

08013660 <scalbn>:
 8013660:	b570      	push	{r4, r5, r6, lr}
 8013662:	ec55 4b10 	vmov	r4, r5, d0
 8013666:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801366a:	4606      	mov	r6, r0
 801366c:	462b      	mov	r3, r5
 801366e:	b9aa      	cbnz	r2, 801369c <scalbn+0x3c>
 8013670:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013674:	4323      	orrs	r3, r4
 8013676:	d03b      	beq.n	80136f0 <scalbn+0x90>
 8013678:	4b31      	ldr	r3, [pc, #196]	; (8013740 <scalbn+0xe0>)
 801367a:	4629      	mov	r1, r5
 801367c:	2200      	movs	r2, #0
 801367e:	ee10 0a10 	vmov	r0, s0
 8013682:	f7ec ffd9 	bl	8000638 <__aeabi_dmul>
 8013686:	4b2f      	ldr	r3, [pc, #188]	; (8013744 <scalbn+0xe4>)
 8013688:	429e      	cmp	r6, r3
 801368a:	4604      	mov	r4, r0
 801368c:	460d      	mov	r5, r1
 801368e:	da12      	bge.n	80136b6 <scalbn+0x56>
 8013690:	a327      	add	r3, pc, #156	; (adr r3, 8013730 <scalbn+0xd0>)
 8013692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013696:	f7ec ffcf 	bl	8000638 <__aeabi_dmul>
 801369a:	e009      	b.n	80136b0 <scalbn+0x50>
 801369c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80136a0:	428a      	cmp	r2, r1
 80136a2:	d10c      	bne.n	80136be <scalbn+0x5e>
 80136a4:	ee10 2a10 	vmov	r2, s0
 80136a8:	4620      	mov	r0, r4
 80136aa:	4629      	mov	r1, r5
 80136ac:	f7ec fe0e 	bl	80002cc <__adddf3>
 80136b0:	4604      	mov	r4, r0
 80136b2:	460d      	mov	r5, r1
 80136b4:	e01c      	b.n	80136f0 <scalbn+0x90>
 80136b6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80136ba:	460b      	mov	r3, r1
 80136bc:	3a36      	subs	r2, #54	; 0x36
 80136be:	4432      	add	r2, r6
 80136c0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80136c4:	428a      	cmp	r2, r1
 80136c6:	dd0b      	ble.n	80136e0 <scalbn+0x80>
 80136c8:	ec45 4b11 	vmov	d1, r4, r5
 80136cc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013738 <scalbn+0xd8>
 80136d0:	f7fc fb24 	bl	800fd1c <copysign>
 80136d4:	a318      	add	r3, pc, #96	; (adr r3, 8013738 <scalbn+0xd8>)
 80136d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136da:	ec51 0b10 	vmov	r0, r1, d0
 80136de:	e7da      	b.n	8013696 <scalbn+0x36>
 80136e0:	2a00      	cmp	r2, #0
 80136e2:	dd08      	ble.n	80136f6 <scalbn+0x96>
 80136e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80136e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80136ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80136f0:	ec45 4b10 	vmov	d0, r4, r5
 80136f4:	bd70      	pop	{r4, r5, r6, pc}
 80136f6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80136fa:	da0d      	bge.n	8013718 <scalbn+0xb8>
 80136fc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013700:	429e      	cmp	r6, r3
 8013702:	ec45 4b11 	vmov	d1, r4, r5
 8013706:	dce1      	bgt.n	80136cc <scalbn+0x6c>
 8013708:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013730 <scalbn+0xd0>
 801370c:	f7fc fb06 	bl	800fd1c <copysign>
 8013710:	a307      	add	r3, pc, #28	; (adr r3, 8013730 <scalbn+0xd0>)
 8013712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013716:	e7e0      	b.n	80136da <scalbn+0x7a>
 8013718:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801371c:	3236      	adds	r2, #54	; 0x36
 801371e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013722:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013726:	4620      	mov	r0, r4
 8013728:	4629      	mov	r1, r5
 801372a:	2200      	movs	r2, #0
 801372c:	4b06      	ldr	r3, [pc, #24]	; (8013748 <scalbn+0xe8>)
 801372e:	e7b2      	b.n	8013696 <scalbn+0x36>
 8013730:	c2f8f359 	.word	0xc2f8f359
 8013734:	01a56e1f 	.word	0x01a56e1f
 8013738:	8800759c 	.word	0x8800759c
 801373c:	7e37e43c 	.word	0x7e37e43c
 8013740:	43500000 	.word	0x43500000
 8013744:	ffff3cb0 	.word	0xffff3cb0
 8013748:	3c900000 	.word	0x3c900000

0801374c <_init>:
 801374c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801374e:	bf00      	nop
 8013750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013752:	bc08      	pop	{r3}
 8013754:	469e      	mov	lr, r3
 8013756:	4770      	bx	lr

08013758 <_fini>:
 8013758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801375a:	bf00      	nop
 801375c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801375e:	bc08      	pop	{r3}
 8013760:	469e      	mov	lr, r3
 8013762:	4770      	bx	lr
