{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3098, "design__instance__area": 25643.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0034211783204227686, "power__switching__total": 0.003497490892186761, "power__leakage__total": 2.64019952567196e-08, "power__total": 0.006918695755302906, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4441876714392565, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4448542493620936, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3222733282566534, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.212485590692511, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.322273, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.91803, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 25, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5898159905204715, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5904475964170437, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9018036572745867, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.26021230351411, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.901804, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.465962, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3817421209412604, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.38242141091808896, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1129193992494226, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.730010406120703, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.112919, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.728451, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 27, "design__max_fanout_violation__count": 34, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3786460419049252, "clock__skew__worst_setup": 0.379102954203632, "timing__hold__ws": 0.11041973203878365, "timing__setup__ws": 8.159953832484439, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.11042, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.122737, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4169, "design__instance__area__stdcell": 26983.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.363676, "design__instance__utilization__stdcell": 0.363676, "design__rows": 100, "design__rows:unithd": 100, "design__sites": 59300, "design__sites:unithd": 59300, "design__instance__count__class:buffer": 639, "design__instance__area__class:buffer": 3094.22, "design__instance__count__class:inverter": 27, "design__instance__area__class:inverter": 103.85, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 5605.38, "design__instance__count__class:multi_input_combinational_cell": 1353, "design__instance__area__class:multi_input_combinational_cell": 11972.7, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "design__instance__count__class:timing_repair_buffer": 722, "design__instance__area__class:timing_repair_buffer": 3901.24, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 86957.7, "design__violations": 0, "design__instance__count__class:clock_buffer": 45, "design__instance__area__class:clock_buffer": 663.136, "design__instance__count__class:clock_inverter": 28, "design__instance__area__class:clock_inverter": 292.781, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 103, "antenna__violating__nets": 5, "antenna__violating__pins": 5, "route__antenna_violation__count": 5, "antenna_diodes_count": 4, "design__instance__count__class:antenna_cell": 4, "design__instance__area__class:antenna_cell": 10.0096, "route__net": 3122, "route__net__special": 2, "route__drc_errors__iter:0": 2005, "route__wirelength__iter:0": 97075, "route__drc_errors__iter:1": 1390, "route__wirelength__iter:1": 96089, "route__drc_errors__iter:2": 1234, "route__wirelength__iter:2": 95583, "route__drc_errors__iter:3": 436, "route__wirelength__iter:3": 95618, "route__drc_errors__iter:4": 127, "route__wirelength__iter:4": 95655, "route__drc_errors__iter:5": 36, "route__wirelength__iter:5": 95652, "route__drc_errors__iter:6": 7, "route__wirelength__iter:6": 95637, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 95635, "route__drc_errors": 0, "route__wirelength": 95635, "route__vias": 22605, "route__vias__singlecut": 22605, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 337.91, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4395177957098539, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4399655486683485, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3184629872172248, "timing__setup__ws__corner:min_tt_025C_1v80": 12.26748781724485, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.318463, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.053696, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5818407031975201, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5822636981818654, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8956002859490503, "timing__setup__ws__corner:min_ss_100C_1v60": 8.376178210340418, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.8956, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.813741, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3786460419049252, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.379102954203632, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11041973203878365, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.765287077592046, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.11042, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.819365, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.448066457730089, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4494172106112011, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3270553920258673, "timing__setup__ws__corner:max_tt_025C_1v80": 12.166665352902717, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.327055, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.797723, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5967467799923151, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5980334174919417, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9096623711766555, "timing__setup__ws__corner:max_ss_100C_1v60": 8.159953832484439, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.909662, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.122737, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.38473106345268937, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3861019668822683, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11611983925302416, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.700383437736859, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11612, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.646881, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 33, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.7995, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79984, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.000498848, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000610251, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000154779, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000610251, "design_powergrid__voltage__worst": 0.000610251, "design_powergrid__voltage__worst__net:VPWR": 1.7995, "design_powergrid__drop__worst": 0.000610251, "design_powergrid__drop__worst__net:VPWR": 0.000498848, "design_powergrid__voltage__worst__net:VGND": 0.000610251, "design_powergrid__drop__worst__net:VGND": 0.000610251, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000161, "ir__drop__worst": 0.000499, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}