 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Filter_Nb10_N10
Version: O-2018.06-SP4
Date   : Tue Nov 16 11:37:59 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: x_vector_reg[2][1]
              (rising edge-triggered flip-flop clocked by my_clk)
  Endpoint: DOUT_reg[9]
            (rising edge-triggered flip-flop clocked by my_clk)
  Path Group: my_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Filter_Nb10_N10    5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  x_vector_reg[2][1]/CK (DFF_X1)                          0.00       0.00 r
  x_vector_reg[2][1]/Q (DFF_X1)                           0.12       0.12 f
  mult_42_I3/a[1] (Filter_Nb10_N10_DW_mult_tc_7)          0.00       0.12 f
  mult_42_I3/U387/ZN (XNOR2_X1)                           0.17       0.28 r
  mult_42_I3/U383/ZN (NAND2_X1)                           0.10       0.38 f
  mult_42_I3/U288/ZN (OAI22_X1)                           0.08       0.45 r
  mult_42_I3/U55/S (FA_X1)                                0.12       0.58 f
  mult_42_I3/U379/ZN (AOI222_X1)                          0.13       0.70 r
  mult_42_I3/U378/ZN (OAI222_X1)                          0.07       0.77 f
  mult_42_I3/U377/ZN (AOI222_X1)                          0.11       0.88 r
  mult_42_I3/U376/ZN (OAI222_X1)                          0.07       0.95 f
  mult_42_I3/U375/ZN (AOI222_X1)                          0.11       1.06 r
  mult_42_I3/U374/ZN (OAI222_X1)                          0.07       1.13 f
  mult_42_I3/U10/CO (FA_X1)                               0.10       1.22 f
  mult_42_I3/U9/CO (FA_X1)                                0.09       1.31 f
  mult_42_I3/U8/CO (FA_X1)                                0.09       1.40 f
  mult_42_I3/U7/CO (FA_X1)                                0.09       1.49 f
  mult_42_I3/U6/CO (FA_X1)                                0.09       1.58 f
  mult_42_I3/U5/CO (FA_X1)                                0.09       1.67 f
  mult_42_I3/U4/CO (FA_X1)                                0.09       1.77 f
  mult_42_I3/U3/CO (FA_X1)                                0.09       1.86 f
  mult_42_I3/U2/S (FA_X1)                                 0.14       1.99 r
  mult_42_I3/product[18] (Filter_Nb10_N10_DW_mult_tc_7)
                                                          0.00       1.99 r
  add_5_root_add_0_root_add_44_I10/B[8] (Filter_Nb10_N10_DW01_add_6)
                                                          0.00       1.99 r
  add_5_root_add_0_root_add_44_I10/U1_8/S (FA_X1)         0.12       2.11 f
  add_5_root_add_0_root_add_44_I10/SUM[8] (Filter_Nb10_N10_DW01_add_6)
                                                          0.00       2.11 f
  add_2_root_add_0_root_add_44_I10/B[8] (Filter_Nb10_N10_DW01_add_5)
                                                          0.00       2.11 f
  add_2_root_add_0_root_add_44_I10/U1_8/S (FA_X1)         0.15       2.26 r
  add_2_root_add_0_root_add_44_I10/SUM[8] (Filter_Nb10_N10_DW01_add_5)
                                                          0.00       2.26 r
  add_1_root_add_0_root_add_44_I10/B[8] (Filter_Nb10_N10_DW01_add_1)
                                                          0.00       2.26 r
  add_1_root_add_0_root_add_44_I10/U1_8/S (FA_X1)         0.12       2.39 f
  add_1_root_add_0_root_add_44_I10/SUM[8] (Filter_Nb10_N10_DW01_add_1)
                                                          0.00       2.39 f
  add_0_root_add_0_root_add_44_I10/B[8] (Filter_Nb10_N10_DW01_add_0)
                                                          0.00       2.39 f
  add_0_root_add_0_root_add_44_I10/U1_8/CO (FA_X1)        0.10       2.49 f
  add_0_root_add_0_root_add_44_I10/U1_9/S (FA_X1)         0.13       2.62 r
  add_0_root_add_0_root_add_44_I10/SUM[9] (Filter_Nb10_N10_DW01_add_0)
                                                          0.00       2.62 r
  U353/ZN (INV_X1)                                        0.02       2.64 f
  U352/ZN (OAI22_X1)                                      0.05       2.69 r
  DOUT_reg[9]/D (DFF_X1)                                  0.01       2.70 r
  data arrival time                                                  2.70

  clock my_clk (rise edge)                                8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  DOUT_reg[9]/CK (DFF_X1)                                 0.00       8.00 r
  library setup time                                     -0.04       7.96
  data required time                                                 7.96
  --------------------------------------------------------------------------
  data required time                                                 7.96
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        5.26


1
