=====
SETUP
9994.605
9.825
10004.431
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
mosi_s6
5.281
6.342
mosi_s5
6.767
7.793
mosi_s3
9.825
=====
SETUP
9995.039
9.034
10004.073
clk_ibuf
0.000
4.230
shift_reg_6_s1
4.474
4.932
n153_s5
5.355
6.454
mosi_s3
9.035
=====
SETUP
9995.286
8.787
10004.073
clk_ibuf
0.000
4.230
clk_div_1_s0
4.474
4.932
n82_s2
5.775
6.874
n82_s4
7.690
8.789
sclk_int_s0
8.789
=====
SETUP
9995.309
8.765
10004.073
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.842
n96_s5
7.667
8.766
state_0_s5
8.766
=====
SETUP
9995.713
8.360
10004.073
clk_ibuf
0.000
4.230
clk_div_1_s0
4.474
4.932
n82_s2
5.775
6.836
n80_s1
7.263
8.362
clk_div_1_s0
8.362
=====
SETUP
9995.725
8.706
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.804
shift_reg_7_s1
8.707
=====
SETUP
9995.779
8.294
10004.073
clk_ibuf
0.000
4.230
clk_div_1_s0
4.474
4.932
n82_s2
5.775
6.836
n81_s2
7.263
8.295
clk_div_0_s0
8.295
=====
SETUP
9995.831
8.600
10004.431
clk_ibuf
0.000
4.230
state_1_s3
4.474
4.932
n139_s6
6.754
7.815
cs_s3
8.601
=====
SETUP
9995.976
8.098
10004.073
clk_ibuf
0.000
4.230
clk_div_1_s0
4.474
4.932
n76_s2
5.775
6.577
n77_s1
7.000
8.099
clk_div_4_s0
8.099
=====
SETUP
9995.976
8.098
10004.073
clk_ibuf
0.000
4.230
clk_div_1_s0
4.474
4.932
n76_s2
5.775
6.577
n76_s1
7.000
8.099
clk_div_5_s0
8.099
=====
SETUP
9996.085
8.346
10004.431
clk_ibuf
0.000
4.230
state_1_s3
4.474
4.932
n138_s6
6.758
7.560
done_s3
8.347
=====
SETUP
9996.274
7.799
10004.073
clk_ibuf
0.000
4.230
clk_div_5_s0
4.474
4.932
n82_s3
5.283
6.344
n78_s1
6.767
7.799
clk_div_3_s0
7.799
=====
SETUP
9996.574
7.499
10004.073
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
mosi_s6
5.281
6.380
n150_s9
6.402
7.501
bit_cnt_0_s3
7.501
=====
SETUP
9996.611
7.819
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.842
bit_cnt_2_s4
6.859
7.484
bit_cnt_1_s1
7.820
=====
SETUP
9996.611
7.819
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.842
bit_cnt_2_s4
6.859
7.484
bit_cnt_2_s1
7.820
=====
SETUP
9996.827
7.604
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.804
shift_reg_0_s1
7.604
=====
SETUP
9996.827
7.604
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.804
shift_reg_1_s1
7.604
=====
SETUP
9996.827
7.604
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.804
shift_reg_2_s1
7.604
=====
SETUP
9996.827
7.604
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.804
shift_reg_3_s1
7.604
=====
SETUP
9996.827
7.604
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.804
shift_reg_4_s1
7.604
=====
SETUP
9996.827
7.604
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.804
shift_reg_5_s1
7.604
=====
SETUP
9996.827
7.604
10004.431
clk_ibuf
0.000
4.230
sclk_int_s0
4.474
4.932
shift_reg_7_s3
5.743
6.804
shift_reg_6_s1
7.604
=====
SETUP
9997.006
7.067
10004.073
clk_ibuf
0.000
4.230
state_1_s3
4.474
4.932
done_s3
7.068
=====
SETUP
9997.049
7.024
10004.073
clk_ibuf
0.000
4.230
clk_div_5_s0
4.474
4.932
n82_s3
5.283
6.382
n79_s2
6.399
7.025
clk_div_2_s0
7.025
=====
SETUP
9997.159
6.914
10004.073
clk_ibuf
0.000
4.230
state_1_s3
4.474
4.932
cs_s3
6.914
=====
HOLD
0.892
4.203
3.311
clk_ibuf
0.000
3.126
bit_cnt_1_s1
3.311
3.644
n149_s6
3.647
4.203
bit_cnt_1_s1
4.203
=====
HOLD
0.895
4.206
3.311
clk_ibuf
0.000
3.126
clk_div_5_s0
3.311
3.644
n76_s1
3.650
4.206
clk_div_5_s0
4.206
=====
HOLD
0.899
4.210
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
n151_s13
3.654
4.210
state_1_s3
4.210
=====
HOLD
0.942
4.253
3.311
clk_ibuf
0.000
3.126
shift_reg_1_s1
3.311
3.644
n145_s6
3.881
4.253
shift_reg_2_s1
4.253
=====
HOLD
0.942
4.253
3.311
clk_ibuf
0.000
3.126
shift_reg_5_s1
3.311
3.644
n141_s6
3.881
4.253
shift_reg_6_s1
4.253
=====
HOLD
0.946
4.257
3.311
clk_ibuf
0.000
3.126
clk_div_4_s0
3.311
3.644
n82_s4
3.885
4.257
sclk_int_s0
4.257
=====
HOLD
0.946
4.257
3.311
clk_ibuf
0.000
3.126
clk_div_5_s0
3.311
3.644
n77_s1
3.885
4.257
clk_div_4_s0
4.257
=====
HOLD
0.951
4.262
3.311
clk_ibuf
0.000
3.126
clk_div_4_s0
3.311
3.644
n81_s2
3.890
4.262
clk_div_0_s0
4.262
=====
HOLD
0.980
4.291
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
n147_s6
3.919
4.291
shift_reg_0_s1
4.291
=====
HOLD
0.980
4.291
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
n146_s7
3.919
4.291
shift_reg_1_s1
4.291
=====
HOLD
0.980
4.291
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
n144_s7
3.919
4.291
shift_reg_3_s1
4.291
=====
HOLD
0.980
4.291
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
n140_s8
3.919
4.291
shift_reg_7_s1
4.291
=====
HOLD
0.980
4.291
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
n148_s6
3.919
4.291
bit_cnt_2_s1
4.291
=====
HOLD
1.060
4.371
3.311
clk_ibuf
0.000
3.126
clk_div_3_s0
3.311
3.644
n78_s1
3.647
4.371
clk_div_3_s0
4.371
=====
HOLD
1.061
4.372
3.311
clk_ibuf
0.000
3.126
clk_div_2_s0
3.311
3.644
n79_s2
3.648
4.372
clk_div_2_s0
4.372
=====
HOLD
1.064
4.375
3.311
clk_ibuf
0.000
3.126
state_0_s5
3.311
3.644
n96_s5
3.649
4.375
state_0_s5
4.375
=====
HOLD
1.121
4.432
3.311
clk_ibuf
0.000
3.126
shift_reg_3_s1
3.311
3.644
n143_s6
3.876
4.432
shift_reg_4_s1
4.432
=====
HOLD
1.133
4.444
3.311
clk_ibuf
0.000
3.126
clk_div_1_s0
3.311
3.644
n80_s1
3.888
4.444
clk_div_1_s0
4.444
=====
HOLD
1.143
4.454
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
n142_s7
3.898
4.454
shift_reg_5_s1
4.454
=====
HOLD
1.157
4.468
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
n150_s9
3.912
4.468
bit_cnt_0_s3
4.468
=====
HOLD
1.382
4.705
3.323
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
bit_cnt_2_s4
3.912
4.468
bit_cnt_1_s1
4.705
=====
HOLD
1.382
4.705
3.323
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
bit_cnt_2_s4
3.912
4.468
bit_cnt_2_s1
4.705
=====
HOLD
1.480
4.791
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
done_s3
4.791
=====
HOLD
1.522
4.833
3.311
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
cs_s3
4.833
=====
HOLD
1.726
5.050
3.323
clk_ibuf
0.000
3.126
state_1_s3
3.311
3.644
shift_reg_7_s3
3.912
4.468
shift_reg_0_s1
5.050
