
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_DAF1 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |   [[Verilog<sub>PDK45</sub>](mul8u_DAF1_pdk45.v)] [[C](mul8u_DAF1.c)] |
| mul8u_959B | 0.00095 | 0.0092 | 17.19 | 0.023 | 2.5 |  [[Verilog<sub>generic</sub>](mul8u_959B.v)]  [[C](mul8u_959B.c)] |
| mul8u_A139 | 0.0076 | 0.064 | 39.26 | 0.14 | 87 |  [[Verilog<sub>generic</sub>](mul8u_A139.v)]  [[C](mul8u_A139.c)] |
| mul8u_8A1A | 0.059 | 0.45 | 69.26 | 0.80 | 3147 |  [[Verilog<sub>generic</sub>](mul8u_8A1A.v)]  [[C](mul8u_8A1A.c)] |
| mul8u_97BD | 0.43 | 2.15 | 87.31 | 4.20 | 139814 |  [[Verilog<sub>generic</sub>](mul8u_97BD.v)]  [[C](mul8u_97BD.c)] |
| mul8u_68A9 | 5.09 | 49.23 | 97.47 | 21.95 | 34405.106e3 |  [[Verilog<sub>generic</sub>](mul8u_68A9.v)]  [[C](mul8u_68A9.c)] |
| mul8u_B3F3 | 24.81 | 99.22 | 99.22 | 100.00 | 47164.981e4 |  [[Verilog<sub>generic</sub>](mul8u_B3F3.v)]  [[C](mul8u_B3F3.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)

             