Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 15 17:51:06 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LBOx2_timing_summary_routed.rpt -rpx LBOx2_timing_summary_routed.rpx
| Design       : LBOx2
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser1/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: new_param_deser1/on_in_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2401 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.746     -398.747                    131                 2049       -0.665       -7.531                     16                 2049       -0.350       -0.350                       1                  1238  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                            -4.746     -379.461                    122                 1644        0.102        0.000                      0                 1644        3.000        0.000                       0                  1111  
  MMCME2_BASE_inst_n_2          3.597        0.000                      0                   32        0.313        0.000                      0                   32        2.150        0.000                       0                    35  
  MMCME2_BASE_inst_n_2_1        0.123        0.000                      0                   32        0.906        0.000                      0                   32        2.150        0.000                       0                    51  
  clkDLYi                                                                                                                                                                   3.400        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.400        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.751        0.000                       0                     2  
  clk_div_int                   6.539        0.000                      0                   11        0.189        0.000                      0                   11        4.600        0.000                       0                    13  
  clk_int                                                                                                                                                                  -0.350       -0.350                       1                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           1.582        0.000                      0                  176        1.159        0.000                      0                  176  
clk                     MMCME2_BASE_inst_n_2          0.623        0.000                      0                   16        0.141        0.000                      0                   16  
clk                     MMCME2_BASE_inst_n_2_1       -2.250      -19.286                      9                   32       -0.665       -7.531                     16                   32  
clk                     clk_div_int                   6.337        0.000                      0                   11        0.054        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.518        0.000                      0                   98        0.709        0.000                      0                   98  
**async_default**  clk                clkENC_int               2.706        0.000                      0                    1        0.347        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          122  Failing Endpoints,  Worst Slack       -4.746ns,  Total Violation     -379.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.746ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.714ns  (logic 5.661ns (38.474%)  route 9.053ns (61.526%))
  Logic Levels:           18  (CARRY4=16 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.074 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.074    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    19.286 r  LBO2/PD/b0x10_carry__13/O[1]
                         net (fo=1, routed)           0.000    19.286    LBO2/PD/b0x10_carry__13_n_6
    SLICE_X14Y81         FDRE                                         r  LBO2/PD/b0x1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.530    14.203    LBO2/PD/clk_in
    SLICE_X14Y81         FDRE                                         r  LBO2/PD/b0x1_reg[57]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X14Y81         FDRE (Setup_fdre_C_D)        0.084    14.540    LBO2/PD/b0x1_reg[57]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -19.286    
  -------------------------------------------------------------------
                         slack                                 -4.746    

Slack (VIOLATED) :        -4.727ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.697ns  (logic 5.644ns (38.403%)  route 9.053ns (61.597%))
  Logic Levels:           19  (CARRY4=17 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.074 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.074    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.134 r  LBO2/PD/b0x10_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.134    LBO2/PD/b0x10_carry__13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.269 r  LBO2/PD/b0x10_carry__14/O[0]
                         net (fo=1, routed)           0.000    19.269    LBO2/PD/b0x10_carry__14_n_7
    SLICE_X14Y82         FDRE                                         r  LBO2/PD/b0x1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.532    14.205    LBO2/PD/clk_in
    SLICE_X14Y82         FDRE                                         r  LBO2/PD/b0x1_reg[60]/C
                         clock pessimism              0.288    14.494    
                         clock uncertainty           -0.035    14.458    
    SLICE_X14Y82         FDRE (Setup_fdre_C_D)        0.084    14.542    LBO2/PD/b0x1_reg[60]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -4.727    

Slack (VIOLATED) :        -4.715ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.683ns  (logic 5.630ns (38.345%)  route 9.053ns (61.655%))
  Logic Levels:           18  (CARRY4=16 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.074 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.074    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    19.255 r  LBO2/PD/b0x10_carry__13/O[3]
                         net (fo=1, routed)           0.000    19.255    LBO2/PD/b0x10_carry__13_n_4
    SLICE_X14Y81         FDRE                                         r  LBO2/PD/b0x1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.530    14.203    LBO2/PD/clk_in
    SLICE_X14Y81         FDRE                                         r  LBO2/PD/b0x1_reg[59]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X14Y81         FDRE (Setup_fdre_C_D)        0.084    14.540    LBO2/PD/b0x1_reg[59]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -4.715    

Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.654ns  (logic 5.601ns (38.223%)  route 9.053ns (61.777%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    19.226 r  LBO2/PD/b0x10_carry__12/O[1]
                         net (fo=1, routed)           0.000    19.226    LBO2/PD/b0x10_carry__12_n_6
    SLICE_X14Y80         FDRE                                         r  LBO2/PD/b0x1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.529    14.202    LBO2/PD/clk_in
    SLICE_X14Y80         FDRE                                         r  LBO2/PD/b0x1_reg[53]/C
                         clock pessimism              0.288    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)        0.084    14.539    LBO2/PD/b0x1_reg[53]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -19.226    
  -------------------------------------------------------------------
                         slack                                 -4.687    

Slack (VIOLATED) :        -4.671ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.639ns  (logic 5.586ns (38.159%)  route 9.053ns (61.841%))
  Logic Levels:           18  (CARRY4=16 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.074 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.074    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.211 r  LBO2/PD/b0x10_carry__13/O[2]
                         net (fo=1, routed)           0.000    19.211    LBO2/PD/b0x10_carry__13_n_5
    SLICE_X14Y81         FDRE                                         r  LBO2/PD/b0x1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.530    14.203    LBO2/PD/clk_in
    SLICE_X14Y81         FDRE                                         r  LBO2/PD/b0x1_reg[58]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X14Y81         FDRE (Setup_fdre_C_D)        0.084    14.540    LBO2/PD/b0x1_reg[58]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -19.211    
  -------------------------------------------------------------------
                         slack                                 -4.671    

Slack (VIOLATED) :        -4.669ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.637ns  (logic 5.584ns (38.151%)  route 9.053ns (61.849%))
  Logic Levels:           18  (CARRY4=16 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.074 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.074    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.209 r  LBO2/PD/b0x10_carry__13/O[0]
                         net (fo=1, routed)           0.000    19.209    LBO2/PD/b0x10_carry__13_n_7
    SLICE_X14Y81         FDRE                                         r  LBO2/PD/b0x1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.530    14.203    LBO2/PD/clk_in
    SLICE_X14Y81         FDRE                                         r  LBO2/PD/b0x1_reg[56]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X14Y81         FDRE (Setup_fdre_C_D)        0.084    14.540    LBO2/PD/b0x1_reg[56]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -19.209    
  -------------------------------------------------------------------
                         slack                                 -4.669    

Slack (VIOLATED) :        -4.656ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 5.570ns (38.092%)  route 9.053ns (61.908%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    19.195 r  LBO2/PD/b0x10_carry__12/O[3]
                         net (fo=1, routed)           0.000    19.195    LBO2/PD/b0x10_carry__12_n_4
    SLICE_X14Y80         FDRE                                         r  LBO2/PD/b0x1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.529    14.202    LBO2/PD/clk_in
    SLICE_X14Y80         FDRE                                         r  LBO2/PD/b0x1_reg[55]/C
                         clock pessimism              0.288    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)        0.084    14.539    LBO2/PD/b0x1_reg[55]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -19.195    
  -------------------------------------------------------------------
                         slack                                 -4.656    

Slack (VIOLATED) :        -4.628ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.594ns  (logic 5.541ns (37.969%)  route 9.053ns (62.031%))
  Logic Levels:           16  (CARRY4=14 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    19.166 r  LBO2/PD/b0x10_carry__11/O[1]
                         net (fo=1, routed)           0.000    19.166    LBO2/PD/b0x10_carry__11_n_6
    SLICE_X14Y79         FDRE                                         r  LBO2/PD/b0x1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.528    14.201    LBO2/PD/clk_in
    SLICE_X14Y79         FDRE                                         r  LBO2/PD/b0x1_reg[49]/C
                         clock pessimism              0.288    14.490    
                         clock uncertainty           -0.035    14.454    
    SLICE_X14Y79         FDRE (Setup_fdre_C_D)        0.084    14.538    LBO2/PD/b0x1_reg[49]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -19.166    
  -------------------------------------------------------------------
                         slack                                 -4.628    

Slack (VIOLATED) :        -4.612ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.579ns  (logic 5.526ns (37.905%)  route 9.053ns (62.095%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.151 r  LBO2/PD/b0x10_carry__12/O[2]
                         net (fo=1, routed)           0.000    19.151    LBO2/PD/b0x10_carry__12_n_5
    SLICE_X14Y80         FDRE                                         r  LBO2/PD/b0x1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.529    14.202    LBO2/PD/clk_in
    SLICE_X14Y80         FDRE                                         r  LBO2/PD/b0x1_reg[54]/C
                         clock pessimism              0.288    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)        0.084    14.539    LBO2/PD/b0x1_reg[54]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -19.151    
  -------------------------------------------------------------------
                         slack                                 -4.612    

Slack (VIOLATED) :        -4.610ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.577ns  (logic 5.524ns (37.896%)  route 9.053ns (62.104%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  LP1e2/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.985    11.827    LP1e2/e2f[2]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244    12.071 r  LP1e2/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    LP1e2/b1x00_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.131 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.008    12.139    LP1e2/b1x00__0_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.199 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.199    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.341 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.984    13.325    LBO2/PD/ref_e2[12]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.198    16.523 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.675    17.198    LBO2/PD/b0x11__2_n_105
    SLICE_X13Y71         LUT2 (Prop_lut2_I0_O)        0.053    17.251 r  LBO2/PD/b0x11_carry_i_3/O
                         net (fo=1, routed)           0.000    17.251    LBO2/PD/b0x11_carry_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.575 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.575    LBO2/PD/b0x11_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.788 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.392    18.180    LBO2/PD/b0x11__3[21]
    SLICE_X14Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.406    18.586 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.586    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.646 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.646    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.706 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.008    18.714    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.774 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.774    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.834 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.834    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.894 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.894    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.954 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.954    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.014 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.014    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.149 r  LBO2/PD/b0x10_carry__12/O[0]
                         net (fo=1, routed)           0.000    19.149    LBO2/PD/b0x10_carry__12_n_7
    SLICE_X14Y80         FDRE                                         r  LBO2/PD/b0x1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.529    14.202    LBO2/PD/clk_in
    SLICE_X14Y80         FDRE                                         r  LBO2/PD/b0x1_reg[52]/C
                         clock pessimism              0.288    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)        0.084    14.539    LBO2/PD/b0x1_reg[52]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -19.149    
  -------------------------------------------------------------------
                         slack                                 -4.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.253ns (69.733%)  route 0.110ns (30.267%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.008 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.008    new_param_deser1/deser_clk_origin/data0[21]
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DAC1/FSM_onehot_state_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.868%)  route 0.312ns (68.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.613     1.714    DAC1/clk_in
    SLICE_X2Y103         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.118     1.832 f  DAC1/FSM_onehot_state_f_reg[8]/Q
                         net (fo=14, routed)          0.312     2.144    DAC1/FSM_onehot_state_f_reg_n_0_[8]
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.028     2.172 r  DAC1/FSM_onehot_state_f[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.172    DAC1/FSM_onehot_state_f[0]_i_1__1_n_0
    SLICE_X2Y99          FDPE                                         r  DAC1/FSM_onehot_state_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.886     2.135    DAC1/clk_in
    SLICE_X2Y99          FDPE                                         r  DAC1/FSM_onehot_state_f_reg[0]/C
                         clock pessimism             -0.155     1.979    
    SLICE_X2Y99          FDPE (Hold_fdpe_C_D)         0.087     2.066    DAC1/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DAC1/FSM_onehot_state_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.868%)  route 0.312ns (68.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.613     1.714    DAC1/clk_in
    SLICE_X2Y103         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.118     1.832 f  DAC1/FSM_onehot_state_f_reg[8]/Q
                         net (fo=14, routed)          0.312     2.144    DAC1/FSM_onehot_state_f_reg_n_0_[8]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.028     2.172 r  DAC1/FSM_onehot_state_f[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.172    DAC1/FSM_onehot_state_f[1]_i_1__1_n_0
    SLICE_X2Y99          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.886     2.135    DAC1/clk_in
    SLICE_X2Y99          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.155     1.979    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.087     2.066    DAC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 LBO2/PI/y_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PI/signal_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.100ns (23.016%)  route 0.334ns (76.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.582     1.683    LBO2/PI/clk_in
    SLICE_X13Y100        FDRE                                         r  LBO2/PI/y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.100     1.783 r  LBO2/PI/y_reg[27]/Q
                         net (fo=1, routed)           0.334     2.118    LBO2/PI/y_reg_n_0_[27]
    SLICE_X12Y99         FDRE                                         r  LBO2/PI/signal_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.854     2.103    LBO2/PI/clk_in
    SLICE_X12Y99         FDRE                                         r  LBO2/PI/signal_out_reg[11]/C
                         clock pessimism             -0.155     1.947    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.062     2.009    LBO2/PI/signal_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 LP1e2/b1x0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.195ns (43.587%)  route 0.252ns (56.413%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    LP1e2/clk_in
    SLICE_X12Y50         FDRE                                         r  LP1e2/b1x0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  LP1e2/b1x0_reg[39]/Q
                         net (fo=1, routed)           0.252     2.106    LP1e2/b1x0[39]
    SLICE_X13Y49         LUT2 (Prop_lut2_I1_O)        0.028     2.134 r  LP1e2/b0x1[39]_i_3__0/O
                         net (fo=1, routed)           0.000     2.134    LP1e2/b0x1[39]_i_3__0_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.183 r  LP1e2/b0x1_reg[39]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.183    LP1e2/b0x1_reg[39]_i_1__0_n_4
    SLICE_X13Y49         FDRE                                         r  LP1e2/b0x1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.926     2.175    LP1e2/clk_in
    SLICE_X13Y49         FDRE                                         r  LP1e2/b0x1_reg[39]/C
                         clock pessimism             -0.175     1.999    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.071     2.070    LP1e2/b0x1_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.264ns (70.624%)  route 0.110ns (29.376%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.019 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.019    new_param_deser1/deser_clk_origin/data0[23]
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.272ns (71.239%)  route 0.110ns (28.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.027 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.027    new_param_deser1/deser_clk_origin/data0[22]
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 LP1e2/b1x0_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.197ns (42.794%)  route 0.263ns (57.206%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    LP1e2/clk_in
    SLICE_X12Y50         FDRE                                         r  LP1e2/b1x0_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  LP1e2/b1x0_reg[38]/Q
                         net (fo=1, routed)           0.263     2.117    LP1e2/b1x0[38]
    SLICE_X13Y49         LUT2 (Prop_lut2_I1_O)        0.028     2.145 r  LP1e2/b0x1[39]_i_4__0/O
                         net (fo=1, routed)           0.000     2.145    LP1e2/b0x1[39]_i_4__0_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.196 r  LP1e2/b0x1_reg[39]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.196    LP1e2/b0x1_reg[39]_i_1__0_n_5
    SLICE_X13Y49         FDRE                                         r  LP1e2/b0x1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.926     2.175    LP1e2/clk_in
    SLICE_X13Y49         FDRE                                         r  LP1e2/b0x1_reg[38]/C
                         clock pessimism             -0.175     1.999    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.071     2.070    LP1e2/b0x1_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.277ns (71.611%)  route 0.110ns (28.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.032 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.032    new_param_deser1/deser_clk_origin/data0[24]
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[24]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.278ns (71.684%)  route 0.110ns (28.316%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.992 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.992    new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.033 r  new_param_deser1/deser_clk_origin/counter_reg[26]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     2.033    new_param_deser1/deser_clk_origin/data0[25]
    SLICE_X53Y151        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y151        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[25]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X53Y151        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X8Y101     ADC/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y100     ADC/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X6Y100     ADC/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X6Y111     ADC/LTC2195_SPI_inst/clk_counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X14Y72     LBO2/PD/b1x0_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y87     LBO2/PI/b1x0_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y83     b0_2_PD_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y83     b0_2_PD_reg[31]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y83     b0_2_PD_reg[32]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y83     b0_2_PD_reg[33]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y79      ADC/ADC00_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y79      ADC/ADC00_out_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y79      ADC/ADC00_out_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/FR0_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.269ns (33.386%)  route 0.537ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.309ns = ( 12.309 - 5.000 ) 
    Source Clock Delay      (SCD):    7.775ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.489     7.775    DAC0/clkD
    SLICE_X0Y174         FDRE                                         r  DAC0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.269     8.044 r  DAC0/data_in_reg[13]/Q
                         net (fo=2, routed)           0.537     8.580    DAC0/data_in[13]
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.450    12.309    DAC0/clkD
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.515    12.825    
                         clock uncertainty           -0.072    12.753    
    OLOGIC_X0Y176        ODDR (Setup_oddr_C_D1)      -0.576    12.177    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.177    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.269ns (34.853%)  route 0.503ns (65.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.791ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.505     7.791    DAC0/clkD
    SLICE_X0Y188         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_fdre_C_Q)         0.269     8.060 r  DAC0/data_in_reg[15]/Q
                         net (fo=2, routed)           0.503     8.562    DAC0/data_in[15]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.515    12.835    
                         clock uncertainty           -0.072    12.763    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.576    12.187    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.269ns (34.853%)  route 0.503ns (65.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.318ns = ( 12.318 - 5.000 ) 
    Source Clock Delay      (SCD):    7.788ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.502     7.788    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.269     8.057 r  DAC0/data_in_reg[12]/Q
                         net (fo=2, routed)           0.503     8.559    DAC0/data_in[12]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.459    12.318    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism              0.515    12.834    
                         clock uncertainty           -0.072    12.762    
    OLOGIC_X0Y186        ODDR (Setup_oddr_C_D1)      -0.576    12.186    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.269ns (34.853%)  route 0.503ns (65.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.503     7.789    DAC0/clkD
    SLICE_X0Y186         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  DAC0/data_in_reg[14]/Q
                         net (fo=2, routed)           0.503     8.560    DAC0/data_in[14]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.515    12.835    
                         clock uncertainty           -0.072    12.763    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D1)      -0.576    12.187    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.269ns (34.853%)  route 0.503ns (65.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    7.777ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.491     7.777    DAC0/clkD
    SLICE_X0Y176         FDRE                                         r  DAC0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.269     8.046 r  DAC0/data_in_reg[10]/Q
                         net (fo=2, routed)           0.503     8.548    DAC0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.452    12.311    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.515    12.827    
                         clock uncertainty           -0.072    12.755    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D1)      -0.576    12.179    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 12.320 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.508     7.794    DAC0/clkD
    SLICE_X0Y155         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  DAC0/data_in_reg[0]/Q
                         net (fo=2, routed)           0.494     8.556    DAC0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.461    12.320    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism              0.515    12.836    
                         clock uncertainty           -0.072    12.764    
    OLOGIC_X0Y156        ODDR (Setup_oddr_C_D1)      -0.576    12.188    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.792ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.506     7.792    DAC0/clkD
    SLICE_X0Y159         FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.269     8.061 r  DAC0/data_in_reg[1]/Q
                         net (fo=2, routed)           0.494     8.554    DAC0/data_in[1]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism              0.515    12.835    
                         clock uncertainty           -0.072    12.763    
    OLOGIC_X0Y160        ODDR (Setup_oddr_C_D1)      -0.576    12.187    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 12.320 - 5.000 ) 
    Source Clock Delay      (SCD):    7.793ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.507     7.793    DAC0/clkD
    SLICE_X0Y157         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.269     8.062 r  DAC0/data_in_reg[2]/Q
                         net (fo=2, routed)           0.494     8.555    DAC0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.461    12.320    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism              0.515    12.836    
                         clock uncertainty           -0.072    12.764    
    OLOGIC_X0Y158        ODDR (Setup_oddr_C_D1)      -0.576    12.188    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.791ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.505     7.791    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.269     8.060 r  DAC0/data_in_reg[3]/Q
                         net (fo=2, routed)           0.494     8.553    DAC0/data_in[3]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism              0.515    12.835    
                         clock uncertainty           -0.072    12.763    
    OLOGIC_X0Y162        ODDR (Setup_oddr_C_D1)      -0.576    12.187    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.315ns = ( 12.315 - 5.000 ) 
    Source Clock Delay      (SCD):    7.785ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.499     7.785    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.269     8.054 r  DAC0/data_in_reg[6]/Q
                         net (fo=2, routed)           0.494     8.547    DAC0/data_in[6]
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.456    12.315    DAC0/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism              0.515    12.831    
                         clock uncertainty           -0.072    12.759    
    OLOGIC_X0Y168        ODDR (Setup_oddr_C_D1)      -0.576    12.183    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  3.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.587     2.919    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.100     3.019 r  DAC0/data_in_reg[5]/Q
                         net (fo=2, routed)           0.188     3.207    DAC0/data_in[5]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.822     3.579    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.597     2.981    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     2.894    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.590     2.922    DAC0/clkD
    SLICE_X0Y179         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE (Prop_fdre_C_Q)         0.100     3.022 r  DAC0/data_in_reg[11]/Q
                         net (fo=2, routed)           0.188     3.210    DAC0/data_in[11]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.824     3.581    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.597     2.983    
    OLOGIC_X0Y180        ODDR (Hold_oddr_C_D2)       -0.087     2.896    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.598     2.930    DAC0/clkD
    SLICE_X0Y157         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  DAC0/data_in_reg[2]/Q
                         net (fo=2, routed)           0.188     3.218    DAC0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.597     2.991    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D2)       -0.087     2.904    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.597     2.929    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[3]/Q
                         net (fo=2, routed)           0.188     3.217    DAC0/data_in[3]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.597     2.990    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     2.903    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.589     2.921    DAC0/clkD
    SLICE_X0Y171         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y171         FDRE (Prop_fdre_C_Q)         0.100     3.021 r  DAC0/data_in_reg[4]/Q
                         net (fo=2, routed)           0.188     3.209    DAC0/data_in[4]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.823     3.580    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.597     2.982    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     2.895    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.592     2.924    DAC0/clkD
    SLICE_X0Y181         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.100     3.024 r  DAC0/data_in_reg[8]/Q
                         net (fo=2, routed)           0.188     3.212    DAC0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.826     3.583    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism             -0.597     2.985    
    OLOGIC_X0Y182        ODDR (Hold_oddr_C_D2)       -0.087     2.898    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.594     2.926    DAC0/clkD
    SLICE_X0Y183         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y183         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  DAC0/data_in_reg[9]/Q
                         net (fo=2, routed)           0.188     3.214    DAC0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.828     3.585    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism             -0.597     2.987    
    OLOGIC_X0Y184        ODDR (Hold_oddr_C_D2)       -0.087     2.900    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.465%)  route 0.190ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.587     2.919    DAC0/clkD
    SLICE_X0Y176         FDRE                                         r  DAC0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.100     3.019 r  DAC0/data_in_reg[10]/Q
                         net (fo=2, routed)           0.190     3.209    DAC0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.823     3.580    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism             -0.597     2.982    
    OLOGIC_X0Y178        ODDR (Hold_oddr_C_D2)       -0.087     2.895    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.465%)  route 0.190ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.595     2.927    DAC0/clkD
    SLICE_X0Y186         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  DAC0/data_in_reg[14]/Q
                         net (fo=2, routed)           0.190     3.217    DAC0/data_in[14]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism             -0.597     2.990    
    OLOGIC_X0Y188        ODDR (Hold_oddr_C_D2)       -0.087     2.903    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.599     2.931    DAC0/clkD
    SLICE_X0Y155         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  DAC0/data_in_reg[0]/Q
                         net (fo=2, routed)           0.188     3.219    DAC0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.597     2.991    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     2.904    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y156    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y180    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y186    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y176    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y188    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     DAC0/data_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y186     DAC0/data_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y176     DAC0/data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y174     DAC0/data_in_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y159     DAC0/data_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y157     DAC0/data_in_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y173     DAC0/data_in_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y183     DAC0/data_in_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y155     DAC0/data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y179     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y171     DAC0/data_in_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y155     DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y176     DAC0/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y179     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     DAC0/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y174     DAC0/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y186     DAC0/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y188     DAC0/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y159     DAC0/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y157     DAC0/data_in_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.308ns (7.439%)  route 3.832ns (92.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 13.557 - 5.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X6Y74          FDRE                                         r  DAC1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.308     9.422 r  DAC1/data_in_reg[24]/Q
                         net (fo=1, routed)           3.832    13.254    DAC1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    13.557    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.460    14.018    
                         clock uncertainty           -0.072    13.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D2)      -0.569    13.377    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.269ns (6.639%)  route 3.783ns (93.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 13.557 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X7Y97          FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[6]/Q
                         net (fo=1, routed)           3.783    13.185    DAC1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    13.557    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.460    14.018    
                         clock uncertainty           -0.072    13.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    13.370    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.308ns (7.837%)  route 3.622ns (92.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.427ns = ( 13.427 - 5.000 ) 
    Source Clock Delay      (SCD):    9.116ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.308     9.424 r  DAC1/data_in_reg[21]/Q
                         net (fo=1, routed)           3.622    13.045    DAC1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    13.427    DAC1/clkD
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.460    13.888    
                         clock uncertainty           -0.072    13.816    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.569    13.247    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.308ns (7.616%)  route 3.736ns (92.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X6Y75          FDRE                                         r  DAC1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.308     9.422 r  DAC1/data_in_reg[28]/Q
                         net (fo=1, routed)           3.736    13.158    DAC1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.569    13.367    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.269ns (7.059%)  route 3.542ns (92.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.426ns = ( 13.426 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X7Y96          FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[1]/Q
                         net (fo=1, routed)           3.542    12.943    DAC1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.462    13.426    DAC1/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism              0.460    13.887    
                         clock uncertainty           -0.072    13.815    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.576    13.239    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.269ns (6.959%)  route 3.597ns (93.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.549ns = ( 13.549 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[11]/Q
                         net (fo=1, routed)           3.597    12.999    DAC1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.585    13.549    DAC1/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.460    14.010    
                         clock uncertainty           -0.072    13.938    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D1)      -0.576    13.362    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.308ns (7.915%)  route 3.583ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    9.116ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.308     9.424 r  DAC1/data_in_reg[20]/Q
                         net (fo=1, routed)           3.583    13.007    DAC1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.460    14.021    
                         clock uncertainty           -0.072    13.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.569    13.380    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.269ns (7.075%)  route 3.533ns (92.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X7Y97          FDRE                                         r  DAC1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[5]/Q
                         net (fo=1, routed)           3.533    12.935    DAC1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism              0.460    14.019    
                         clock uncertainty           -0.072    13.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.576    13.371    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.308ns (8.111%)  route 3.489ns (91.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X6Y74          FDRE                                         r  DAC1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.308     9.422 r  DAC1/data_in_reg[23]/Q
                         net (fo=1, routed)           3.489    12.911    DAC1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism              0.460    14.019    
                         clock uncertainty           -0.072    13.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.569    13.378    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.269ns (7.216%)  route 3.459ns (92.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           3.459    12.861    DAC1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.576    13.360    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  0.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.100ns (9.203%)  route 0.987ns (90.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.665     3.470    DAC1/clkD
    SLICE_X7Y97          FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.100     3.570 r  DAC1/data_in_reg[4]/Q
                         net (fo=1, routed)           0.987     4.557    DAC1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     4.207    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.738    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     3.651    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.118ns (10.334%)  route 1.024ns (89.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.652     3.457    DAC1/clkD
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118     3.575 r  DAC1/data_in_reg[33]/Q
                         net (fo=1, routed)           1.024     4.599    DAC1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.496     3.756    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.669    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.599    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.100ns (9.173%)  route 0.990ns (90.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.664     3.469    DAC1/clkD
    SLICE_X7Y96          FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.100     3.569 r  DAC1/data_in_reg[0]/Q
                         net (fo=1, routed)           0.990     4.559    DAC1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.106    DAC1/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D1)       -0.087     3.550    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.118ns (9.505%)  route 1.123ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.652     3.457    DAC1/clkD
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118     3.575 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           1.123     4.699    DAC1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     4.258    DAC1/clkD
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.496     3.761    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.674    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           4.699    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.100ns (8.145%)  route 1.128ns (91.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.665     3.470    DAC1/clkD
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.100     3.570 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           1.128     4.698    DAC1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     4.202    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.468     3.733    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D1)       -0.087     3.646    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.118ns (9.345%)  route 1.145ns (90.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.651     3.456    DAC1/clkD
    SLICE_X6Y74          FDRE                                         r  DAC1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.118     3.574 r  DAC1/data_in_reg[25]/Q
                         net (fo=1, routed)           1.145     4.719    DAC1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  DAC1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     4.206    DAC1/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC1/pins[7].ODDR_inst/C
                         clock pessimism             -0.468     3.737    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     3.650    DAC1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.100ns (7.987%)  route 1.152ns (92.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.664     3.469    DAC1/clkD
    SLICE_X7Y96          FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.100     3.569 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           1.152     4.721    DAC1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.934     4.208    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism             -0.468     3.739    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     3.652    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           4.721    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.118ns (9.271%)  route 1.155ns (90.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.651     3.456    DAC1/clkD
    SLICE_X6Y74          FDRE                                         r  DAC1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.118     3.574 r  DAC1/data_in_reg[22]/Q
                         net (fo=1, routed)           1.155     4.729    DAC1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     4.207    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.738    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     3.651    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.118ns (8.991%)  route 1.194ns (91.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.651     3.456    DAC1/clkD
    SLICE_X6Y75          FDRE                                         r  DAC1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.118     3.574 r  DAC1/data_in_reg[27]/Q
                         net (fo=1, routed)           1.194     4.769    DAC1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     4.202    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism             -0.468     3.733    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D2)       -0.087     3.646    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           4.769    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.118ns (8.876%)  route 1.211ns (91.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.651     3.456    DAC1/clkD
    SLICE_X6Y75          FDRE                                         r  DAC1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.118     3.574 r  DAC1/data_in_reg[26]/Q
                         net (fo=1, routed)           1.211     4.786    DAC1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.926     4.200    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism             -0.468     3.731    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D2)       -0.087     3.644    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.644    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  1.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    DAC1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y73      DAC1/data_in_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y73      DAC1/data_in_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y73      DAC1/data_in_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y73      DAC1/data_in_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y74      DAC1/data_in_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y74      DAC1/data_in_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y74      DAC1/data_in_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y74      DAC1/data_in_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y75      DAC1/data_in_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y75      DAC1/data_in_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y96      DAC1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y98      DAC1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y98      DAC1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y99      DAC1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y99      DAC1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y99      DAC1/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y99      DAC1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y96      DAC1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y74      DAC1/data_in_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y74      DAC1/data_in_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.322ns (9.292%)  route 3.143ns (90.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           2.608    10.861    ADC/bit_slip0
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.053    10.914 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.536    11.450    ADC/BS0
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.322ns (9.581%)  route 3.039ns (90.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           2.608    10.861    ADC/bit_slip0
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.053    10.914 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.431    11.345    ADC/BS0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.083    
                         clock uncertainty           -0.080    18.003    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.986    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.269ns (8.990%)  route 2.723ns (91.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           2.723    10.977    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.269ns (10.382%)  route 2.322ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           2.322    10.576    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.080    
                         clock uncertainty           -0.080    18.000    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.983    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.269ns (11.090%)  route 2.157ns (88.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           2.157    10.410    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.074    
                         clock uncertainty           -0.080    17.994    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.977    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.977    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.269ns (15.160%)  route 1.505ns (84.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           1.505     9.759    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.322ns (31.319%)  route 0.706ns (68.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.706     8.960    ADC/counter0_reg_n_0_[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.053     9.013 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     9.013    ADC/BS_state0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.535    17.985    
                         clock uncertainty           -0.080    17.905    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.035    17.940    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.410ns (46.685%)  route 0.468ns (53.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.246     8.231 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.468     8.699    ADC/counter0_reg_n_0_[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.164     8.863 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.863    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.535    17.985    
                         clock uncertainty           -0.080    17.905    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.063    17.968    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.968    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             9.129ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.269ns (35.791%)  route 0.483ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.483     8.736    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.597    17.451    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.962    
                         clock uncertainty           -0.080    17.882    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.865    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  9.129    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.322ns (40.625%)  route 0.471ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.471     8.724    ADC/state
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.053     8.777 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     8.777    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.535    17.985    
                         clock uncertainty           -0.080    17.905    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.035    17.940    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  9.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.155ns (62.152%)  route 0.094ns (37.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.091     3.080 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.094     3.175    ADC/counter0_reg_n_0_[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.064     3.239 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.239    ADC/BS_state0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.881     3.633    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.643     2.989    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.060     3.049    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.189%)  route 0.155ns (54.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.155     3.244    ADC/state
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.028     3.272 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.272    ADC/bit_slip0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.881     3.633    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.643     2.989    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.060     3.049    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.799%)  route 0.236ns (70.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.236     3.325    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     3.024    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.091    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.129ns (39.136%)  route 0.201ns (60.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.201     3.290    ADC/state
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.029     3.319 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.319    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.881     3.633    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.643     2.989    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.075     3.064    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.240%)  route 0.198ns (60.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 f  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.198     3.287    ADC/counter0_reg_n_0_[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.028     3.315 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.315    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.881     3.633    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.643     2.989    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.061     3.050    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.100ns (11.595%)  route 0.762ns (88.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.762     3.852    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.959     3.711    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.258    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.325    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.100ns (8.350%)  route 1.098ns (91.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           1.098     4.187    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.946     3.698    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.245    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.312    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.100ns (7.787%)  route 1.184ns (92.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           1.184     4.273    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.952     3.704    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.251    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.318    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.100ns (6.548%)  route 1.427ns (93.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           1.427     4.516    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.958     3.710    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.257    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.324    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           4.516    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.128ns (7.679%)  route 1.539ns (92.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           1.337     4.426    ADC/bit_slip0
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.028     4.454 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.202     4.656    ADC/BS0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.955     3.707    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.254    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.321    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           4.656    
  -------------------------------------------------------------------
                         slack                                  1.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y87      ADC/counter0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y87      ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y87      ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/BS_state0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y4    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.573ns (13.355%)  route 3.718ns (86.645%))
  Logic Levels:           0  
  Clock Path Skew:        -3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.718    12.472    ADC/p_75_out
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.404    14.077    ADC/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[9]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.034    14.054    ADC/ADC00_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.573ns (14.681%)  route 3.330ns (85.319%))
  Logic Levels:           0  
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.330    12.088    ADC/p_67_out
    SLICE_X0Y97          FDRE                                         r  ADC/ADC00_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.599    14.272    ADC/clk_in
    SLICE_X0Y97          FDRE                                         r  ADC/ADC00_out_reg[8]/C
                         clock pessimism              0.204    14.477    
                         clock uncertainty           -0.194    14.283    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.045    14.238    ADC/ADC00_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.573ns (14.753%)  route 3.311ns (85.247%))
  Logic Levels:           0  
  Clock Path Skew:        -3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           3.311    12.065    ADC/p_74_out
    SLICE_X0Y97          FDRE                                         r  ADC/ADC00_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.599    14.272    ADC/clk_in
    SLICE_X0Y97          FDRE                                         r  ADC/ADC00_out_reg[11]/C
                         clock pessimism              0.204    14.477    
                         clock uncertainty           -0.194    14.283    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.034    14.249    ADC/ADC00_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.573ns (15.142%)  route 3.211ns (84.858%))
  Logic Levels:           0  
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           3.211    11.966    ADC/p_77_out
    SLICE_X0Y95          FDRE                                         r  ADC/ADC00_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.598    14.271    ADC/clk_in
    SLICE_X0Y95          FDRE                                         r  ADC/ADC00_out_reg[5]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)       -0.034    14.248    ADC/ADC00_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.573ns (15.544%)  route 3.113ns (84.456%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           3.113    11.872    ADC/p_66_out
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.594    14.267    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[10]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)       -0.034    14.244    ADC/ADC00_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.573ns (16.390%)  route 2.923ns (83.610%))
  Logic Levels:           0  
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.923    11.682    ADC/p_68_out
    SLICE_X0Y83          FDRE                                         r  ADC/ADC00_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.592    14.265    ADC/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC/ADC00_out_reg[6]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC/ADC00_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.573ns (16.406%)  route 2.920ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.920    11.678    ADC/p_69_out
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.594    14.267    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[4]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)       -0.032    14.246    ADC/ADC00_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.573ns (17.100%)  route 2.778ns (82.900%))
  Logic Levels:           0  
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.778    11.536    ADC/p_65_out
    SLICE_X0Y81          FDRE                                         r  ADC/ADC00_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.590    14.263    ADC/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC/ADC00_out_reg[12]/C
                         clock pessimism              0.204    14.468    
                         clock uncertainty           -0.194    14.274    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)       -0.034    14.240    ADC/ADC00_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.573ns (17.128%)  route 2.772ns (82.872%))
  Logic Levels:           0  
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.772    11.531    ADC/p_70_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.588    14.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[2]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.032    14.240    ADC/ADC00_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.573ns (17.948%)  route 2.620ns (82.052%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           2.620    11.378    ADC/p_64_out
    SLICE_X0Y84          FDRE                                         r  ADC/ADC00_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.593    14.266    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC00_out_reg[14]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.034    14.243    ADC/ADC00_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  2.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.191     3.377    ADC/p_40_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     3.420    ADC/p_47_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.193ns (45.290%)  route 0.233ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.233     3.418    ADC/p_45_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.418    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.961%)  route 0.246ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.246     3.431    ADC/p_42_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC/FR0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.621%)  route 0.249ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.249     3.435    ADC/p_44_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.193ns (40.641%)  route 0.282ns (59.359%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.282     3.467    ADC/p_43_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.193ns (41.011%)  route 0.278ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.278     3.463    ADC/p_41_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.287     3.472    ADC/p_46_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP2/b0x11__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.193ns (30.811%)  route 0.433ns (69.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.718     3.045    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.238 r  ADC/pins[6].ISERDESE2_inst/Q1
                         net (fo=4, routed)           0.433     3.672    LP2/signal_in[0]
    DSP48_X0Y2           DSP48E1                                      r  LP2/b0x11__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.990     2.239    LP2/clk_in
    DSP48_X0Y2           DSP48E1                                      r  LP2/b0x11__1/CLK
                         clock pessimism             -0.147     2.092    
                         clock uncertainty            0.194     2.285    
    DSP48_X0Y2           DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.070     2.355    LP2/b0x11__1
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP2/b0x11__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.193ns (30.558%)  route 0.439ns (69.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.714     3.041    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.234 r  ADC/pins[5].ISERDESE2_inst/Q1
                         net (fo=4, routed)           0.439     3.673    LP2/signal_in[1]
    DSP48_X0Y7           DSP48E1                                      r  LP2/b0x11__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.981     2.230    LP2/clk_in
    DSP48_X0Y7           DSP48E1                                      r  LP2/b0x11__0/CLK
                         clock pessimism             -0.147     2.083    
                         clock uncertainty            0.194     2.276    
    DSP48_X0Y7           DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.070     2.346    LP2/b0x11__0
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  1.327    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.269ns (3.832%)  route 6.751ns (96.168%))
  Logic Levels:           0  
  Clock Path Skew:        2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 12.239 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.703     4.581    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC/ADC00_out_reg[10]/Q
                         net (fo=1, routed)           6.751    11.600    DAC0/D[10]
    SLICE_X0Y176         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.380    12.239    DAC0/clkD
    SLICE_X0Y176         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.204    12.444    
                         clock uncertainty           -0.186    12.258    
    SLICE_X0Y176         FDRE (Setup_fdre_C_D)       -0.034    12.224    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 0.269ns (4.095%)  route 6.300ns (95.905%))
  Logic Levels:           0  
  Clock Path Skew:        2.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.250ns = ( 12.250 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.697     4.575    ADC/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC/ADC00_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC/ADC00_out_reg[3]/Q
                         net (fo=1, routed)           6.300    11.144    DAC0/D[3]
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.391    12.250    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism              0.204    12.455    
                         clock uncertainty           -0.186    12.269    
    SLICE_X0Y161         FDRE (Setup_fdre_C_D)       -0.034    12.235    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.269ns (4.148%)  route 6.216ns (95.852%))
  Logic Levels:           0  
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.250ns = ( 12.250 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.703     4.581    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC/ADC00_out_reg[15]/Q
                         net (fo=2, routed)           6.216    11.066    DAC0/D[15]
    SLICE_X0Y188         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.391    12.250    DAC0/clkD
    SLICE_X0Y188         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.204    12.455    
                         clock uncertainty           -0.186    12.269    
    SLICE_X0Y188         FDRE (Setup_fdre_C_D)       -0.034    12.235    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.269ns (4.218%)  route 6.108ns (95.782%))
  Logic Levels:           0  
  Clock Path Skew:        2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.237ns = ( 12.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.699     4.577    ADC/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC/ADC00_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC/ADC00_out_reg[13]/Q
                         net (fo=2, routed)           6.108    10.953    DAC0/D[13]
    SLICE_X0Y174         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.378    12.237    DAC0/clkD
    SLICE_X0Y174         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.204    12.442    
                         clock uncertainty           -0.186    12.256    
    SLICE_X0Y174         FDRE (Setup_fdre_C_D)       -0.034    12.222    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.269ns (4.236%)  route 6.082ns (95.764%))
  Logic Levels:           0  
  Clock Path Skew:        2.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.244ns = ( 12.244 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    ADC/clk_in
    SLICE_X0Y97          FDRE                                         r  ADC/ADC00_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  ADC/ADC00_out_reg[8]/Q
                         net (fo=1, routed)           6.082    10.938    DAC0/D[8]
    SLICE_X0Y181         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.385    12.244    DAC0/clkD
    SLICE_X0Y181         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.204    12.449    
                         clock uncertainty           -0.186    12.263    
    SLICE_X0Y181         FDRE (Setup_fdre_C_D)       -0.034    12.229    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.269ns (4.524%)  route 5.677ns (95.476%))
  Logic Levels:           0  
  Clock Path Skew:        2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  ADC/ADC00_out_reg[2]/Q
                         net (fo=1, routed)           5.677    10.519    DAC0/D[2]
    SLICE_X0Y157         FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.393    12.252    DAC0/clkD
    SLICE_X0Y157         FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)       -0.034    12.237    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.269ns (4.903%)  route 5.217ns (95.097%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 12.239 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.708     4.586    ADC/clk_in
    SLICE_X0Y95          FDRE                                         r  ADC/ADC00_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ADC/ADC00_out_reg[5]/Q
                         net (fo=1, routed)           5.217    10.072    DAC0/D[5]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.380    12.239    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism              0.204    12.444    
                         clock uncertainty           -0.186    12.258    
    SLICE_X0Y173         FDRE (Setup_fdre_C_D)       -0.034    12.224    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.269ns (4.874%)  route 5.250ns (95.126%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.246ns = ( 12.246 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.512     4.390    ADC/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC/ADC00_out_reg[9]/Q
                         net (fo=1, routed)           5.250     9.909    DAC0/D[9]
    SLICE_X0Y183         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.387    12.246    DAC0/clkD
    SLICE_X0Y183         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.204    12.451    
                         clock uncertainty           -0.186    12.265    
    SLICE_X0Y183         FDRE (Setup_fdre_C_D)       -0.034    12.231    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.269ns (5.088%)  route 5.018ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.251ns = ( 12.251 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.695     4.573    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  ADC/ADC00_out_reg[1]/Q
                         net (fo=1, routed)           5.018     9.859    DAC0/D[1]
    SLICE_X0Y159         FDRE                                         r  DAC0/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.392    12.251    DAC0/clkD
    SLICE_X0Y159         FDRE                                         r  DAC0/data_in_reg[1]/C
                         clock pessimism              0.204    12.456    
                         clock uncertainty           -0.186    12.270    
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)       -0.034    12.236    DAC0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 0.269ns (5.129%)  route 4.976ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.241ns = ( 12.241 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.703     4.581    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC/ADC00_out_reg[4]/Q
                         net (fo=1, routed)           4.976     9.825    DAC0/D[4]
    SLICE_X0Y171         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.382    12.241    DAC0/clkD
    SLICE_X0Y171         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism              0.204    12.446    
                         clock uncertainty           -0.186    12.260    
    SLICE_X0Y171         FDRE (Setup_fdre_C_D)       -0.034    12.226    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.216ns (5.672%)  route 3.592ns (94.328%))
  Logic Levels:           0  
  Clock Path Skew:        3.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.788ns
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.590     4.263    ADC/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC/ADC00_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.216     4.479 r  ADC/ADC00_out_reg[12]/Q
                         net (fo=2, routed)           3.592     8.072    DAC0/D[12]
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.502     7.788    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.204     7.583    
                         clock uncertainty            0.186     7.769    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.161     7.930    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.930    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.216ns (5.640%)  route 3.614ns (94.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.588     4.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.216     4.477 r  ADC/ADC00_out_reg[0]/Q
                         net (fo=1, routed)           3.614     8.091    DAC0/D[0]
    SLICE_X0Y155         FDRE                                         r  DAC0/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.508     7.794    DAC0/clkD
    SLICE_X0Y155         FDRE                                         r  DAC0/data_in_reg[0]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.161     7.936    DAC0/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.936    
                         arrival time                           8.091    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.216ns (5.165%)  route 3.966ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.781ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.599     4.272    ADC/clk_in
    SLICE_X0Y97          FDRE                                         r  ADC/ADC00_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  ADC/ADC00_out_reg[11]/Q
                         net (fo=1, routed)           3.966     8.454    DAC0/D[11]
    SLICE_X0Y179         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.495     7.781    DAC0/clkD
    SLICE_X0Y179         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.204     7.576    
                         clock uncertainty            0.186     7.762    
    SLICE_X0Y179         FDRE (Hold_fdre_C_D)         0.161     7.923    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.923    
                         arrival time                           8.454    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.216ns (5.081%)  route 4.035ns (94.919%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.782ns
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.594     4.267    ADC/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC/ADC00_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.216     4.483 r  ADC/ADC00_out_reg[7]/Q
                         net (fo=1, routed)           4.035     8.519    DAC0/D[7]
    SLICE_X0Y169         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.496     7.782    DAC0/clkD
    SLICE_X0Y169         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism             -0.204     7.577    
                         clock uncertainty            0.186     7.763    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.161     7.924    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.924    
                         arrival time                           8.519    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.216ns (5.038%)  route 4.071ns (94.962%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.785ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.592     4.265    ADC/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC/ADC00_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC/ADC00_out_reg[6]/Q
                         net (fo=1, routed)           4.071     8.553    DAC0/D[6]
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.499     7.785    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.204     7.580    
                         clock uncertainty            0.186     7.766    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.161     7.927    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.927    
                         arrival time                           8.553    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.100ns (3.919%)  route 2.452ns (96.081%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.661     1.762    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC00_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.100     1.862 r  ADC/ADC00_out_reg[14]/Q
                         net (fo=2, routed)           2.452     4.314    DAC0/D[14]
    SLICE_X0Y186         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.799     3.556    DAC0/clkD
    SLICE_X0Y186         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.147     3.408    
                         clock uncertainty            0.186     3.594    
    SLICE_X0Y186         FDRE (Hold_fdre_C_D)         0.040     3.634    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.100ns (3.911%)  route 2.457ns (96.089%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.661     1.762    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     1.862 r  ADC/ADC00_out_reg[4]/Q
                         net (fo=1, routed)           2.457     4.319    DAC0/D[4]
    SLICE_X0Y171         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.792     3.549    DAC0/clkD
    SLICE_X0Y171         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism             -0.147     3.401    
                         clock uncertainty            0.186     3.587    
    SLICE_X0Y171         FDRE (Hold_fdre_C_D)         0.040     3.627    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.100ns (3.865%)  route 2.488ns (96.135%))
  Logic Levels:           0  
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.656     1.757    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC/ADC00_out_reg[1]/Q
                         net (fo=1, routed)           2.488     4.345    DAC0/D[1]
    SLICE_X0Y159         FDRE                                         r  DAC0/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.803     3.560    DAC0/clkD
    SLICE_X0Y159         FDRE                                         r  DAC0/data_in_reg[1]/C
                         clock pessimism             -0.147     3.412    
                         clock uncertainty            0.186     3.598    
    SLICE_X0Y159         FDRE (Hold_fdre_C_D)         0.040     3.638    DAC0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.638    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.100ns (3.809%)  route 2.525ns (96.191%))
  Logic Levels:           0  
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.665     1.766    ADC/clk_in
    SLICE_X0Y95          FDRE                                         r  ADC/ADC00_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  ADC/ADC00_out_reg[5]/Q
                         net (fo=1, routed)           2.525     4.391    DAC0/D[5]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.789     3.546    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.147     3.398    
                         clock uncertainty            0.186     3.584    
    SLICE_X0Y173         FDRE (Hold_fdre_C_D)         0.040     3.624    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.216ns (4.625%)  route 4.454ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.786ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.404     4.077    ADC/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC/ADC00_out_reg[9]/Q
                         net (fo=1, routed)           4.454     8.748    DAC0/D[9]
    SLICE_X0Y183         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.500     7.786    DAC0/clkD
    SLICE_X0Y183         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism             -0.204     7.581    
                         clock uncertainty            0.186     7.767    
    SLICE_X0Y183         FDRE (Hold_fdre_C_D)         0.161     7.928    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.928    
                         arrival time                           8.748    
  -------------------------------------------------------------------
                         slack                                  0.820    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            9  Failing Endpoints,  Worst Slack       -2.250ns,  Total Violation      -19.286ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.665ns,  Total Violation       -7.531ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.295ns  (logic 0.939ns (8.313%)  route 10.356ns (91.687%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.611 r  relockSweep2/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.611    relockSweep2/data_in_reg[7]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.669 r  relockSweep2/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.669    relockSweep2/data_in_reg[11]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    15.882 r  relockSweep2/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.882    DAC1/D[13]
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.882    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.261ns  (logic 0.905ns (8.036%)  route 10.356ns (91.964%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.611 r  relockSweep2/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.611    relockSweep2/data_in_reg[7]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.669 r  relockSweep2/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.669    relockSweep2/data_in_reg[11]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    15.848 r  relockSweep2/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.848    DAC1/D[15]
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.848    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.192ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.237ns  (logic 0.881ns (7.840%)  route 10.356ns (92.160%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.611 r  relockSweep2/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.611    relockSweep2/data_in_reg[7]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    15.824 r  relockSweep2/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.824    DAC1/D[9]
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.824    
  -------------------------------------------------------------------
                         slack                                 -2.192    

Slack (VIOLATED) :        -2.176ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 0.865ns (7.709%)  route 10.356ns (92.292%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.611 r  relockSweep2/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.611    relockSweep2/data_in_reg[7]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.669 r  relockSweep2/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.669    relockSweep2/data_in_reg[11]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    15.808 r  relockSweep2/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.808    DAC1/D[12]
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                 -2.176    

Slack (VIOLATED) :        -2.173ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.218ns  (logic 0.862ns (7.684%)  route 10.356ns (92.316%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.611 r  relockSweep2/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.611    relockSweep2/data_in_reg[7]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.669 r  relockSweep2/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.669    relockSweep2/data_in_reg[11]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    15.805 r  relockSweep2/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.805    DAC1/D[14]
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y99          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.805    
  -------------------------------------------------------------------
                         slack                                 -2.173    

Slack (VIOLATED) :        -2.158ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.203ns  (logic 0.847ns (7.560%)  route 10.356ns (92.440%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.611 r  relockSweep2/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.611    relockSweep2/data_in_reg[7]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    15.790 r  relockSweep2/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.790    DAC1/D[11]
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                 -2.158    

Slack (VIOLATED) :        -2.118ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 0.807ns (7.229%)  route 10.356ns (92.771%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.611 r  relockSweep2/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.611    relockSweep2/data_in_reg[7]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    15.750 r  relockSweep2/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.750    DAC1/D[8]
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.750    
  -------------------------------------------------------------------
                         slack                                 -2.118    

Slack (VIOLATED) :        -2.115ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.160ns  (logic 0.804ns (7.204%)  route 10.356ns (92.796%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.611 r  relockSweep2/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.611    relockSweep2/data_in_reg[7]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    15.747 r  relockSweep2/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.747    DAC1/D[10]
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y98          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.747    
  -------------------------------------------------------------------
                         slack                                 -2.115    

Slack (VIOLATED) :        -1.886ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.931ns  (logic 0.575ns (5.260%)  route 10.356ns (94.740%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.709     4.587    relockSweep2/clk_in
    SLICE_X6Y97          FDRE                                         r  relockSweep2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep2/signal_out_reg[7]/Q
                         net (fo=2, routed)          10.356    15.225    relockSweep2/relock2_out[7]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.153    15.378 r  relockSweep2/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    15.378    relockSweep2/data_in[7]_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    15.518 r  relockSweep2/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.518    DAC1/D[7]
    SLICE_X7Y97          FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y97          FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 -1.886    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.887ns (9.871%)  route 8.099ns (90.129%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 13.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.649     4.527    relockSweep2/clk_in
    SLICE_X8Y96          FDRE                                         r  relockSweep2/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.308     4.835 r  relockSweep2/signal_out_reg[0]/Q
                         net (fo=2, routed)           8.099    12.933    relockSweep2/relock2_out[0]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.053    12.986 r  relockSweep2/data_in[3]_i_5/O
                         net (fo=1, routed)           0.000    12.986    relockSweep2/data_in[3]_i_5_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.299 r  relockSweep2/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.299    relockSweep2/data_in_reg[3]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.512 r  relockSweep2/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.512    DAC1/D[5]
    SLICE_X7Y97          FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    13.562    DAC1/clkD
    SLICE_X7Y97          FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism              0.204    13.767    
                         clock uncertainty           -0.186    13.581    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.051    13.632    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  0.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.665ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.363ns (8.189%)  route 4.070ns (91.811%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.114ns
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.584     4.257    LP1e2/clk_in
    SLICE_X7Y73          FDRE                                         r  LP1e2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.216     4.473 r  LP1e2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.070     8.543    LP1e2/e2f[11]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.042     8.585 r  LP1e2/b1x00__0_i_8/O
                         net (fo=1, routed)           0.000     8.585    LP1e2/b1x00__0_i_8_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.105     8.690 r  LP1e2/b1x00__0_i_2/O[3]
                         net (fo=5, routed)           0.000     8.690    DAC1/D[27]
    SLICE_X6Y75          FDRE                                         r  DAC1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X6Y75          FDRE                                         r  DAC1/data_in_reg[29]/C
                         clock pessimism             -0.204     8.909    
                         clock uncertainty            0.186     9.095    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.260     9.355    DAC1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -9.355    
                         arrival time                           8.690    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.648ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.366ns (8.226%)  route 4.083ns (91.774%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.587     4.260    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.216     4.476 r  LP1e2/signal_out_reg[0]/Q
                         net (fo=2, routed)           4.083     8.560    LP1e2/e2f[0]
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.042     8.602 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000     8.602    LP1e2/b1x00_i_5_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.108     8.710 r  LP1e2/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.000     8.710    DAC1/D[16]
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[18]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.260     9.357    DAC1/data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           8.710    
  -------------------------------------------------------------------
                         slack                                 -0.648    

Slack (VIOLATED) :        -0.551ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.463ns (10.184%)  route 4.083ns (89.816%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.587     4.260    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.216     4.476 r  LP1e2/signal_out_reg[0]/Q
                         net (fo=2, routed)           4.083     8.560    LP1e2/e2f[0]
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.042     8.602 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000     8.602    LP1e2/b1x00_i_5_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.205     8.807 r  LP1e2/b1x00_i_1/O[1]
                         net (fo=5, routed)           0.000     8.807    DAC1/D[17]
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[19]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.260     9.357    DAC1/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           8.807    
  -------------------------------------------------------------------
                         slack                                 -0.551    

Slack (VIOLATED) :        -0.517ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.513ns (11.194%)  route 4.070ns (88.806%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.584     4.257    LP1e2/clk_in
    SLICE_X7Y73          FDRE                                         r  LP1e2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.216     4.473 r  LP1e2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.070     8.543    LP1e2/e2f[11]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.042     8.585 r  LP1e2/b1x00__0_i_8/O
                         net (fo=1, routed)           0.000     8.585    LP1e2/b1x00__0_i_8_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.164     8.749 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.749    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.091     8.840 r  LP1e2/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.000     8.840    DAC1/D[28]
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[30]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.260     9.357    DAC1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           8.840    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.517ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.497ns (10.851%)  route 4.083ns (89.149%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.587     4.260    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.216     4.476 r  LP1e2/signal_out_reg[0]/Q
                         net (fo=2, routed)           4.083     8.560    LP1e2/e2f[0]
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.042     8.602 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000     8.602    LP1e2/b1x00_i_5_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.239     8.841 r  LP1e2/b1x00_i_1/O[2]
                         net (fo=5, routed)           0.000     8.841    DAC1/D[18]
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[20]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.260     9.357    DAC1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           8.841    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.532ns (11.561%)  route 4.070ns (88.439%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.584     4.257    LP1e2/clk_in
    SLICE_X7Y73          FDRE                                         r  LP1e2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.216     4.473 r  LP1e2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.070     8.543    LP1e2/e2f[11]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.042     8.585 r  LP1e2/b1x00__0_i_8/O
                         net (fo=1, routed)           0.000     8.585    LP1e2/b1x00__0_i_8_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.164     8.749 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.749    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.110     8.859 r  LP1e2/b1x00__0_i_1/O[2]
                         net (fo=5, routed)           0.000     8.859    DAC1/D[30]
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[32]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.260     9.357    DAC1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           8.859    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.491ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.523ns (11.354%)  route 4.083ns (88.646%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.587     4.260    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.216     4.476 r  LP1e2/signal_out_reg[0]/Q
                         net (fo=2, routed)           4.083     8.560    LP1e2/e2f[0]
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.042     8.602 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000     8.602    LP1e2/b1x00_i_5_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.265     8.867 r  LP1e2/b1x00_i_1/O[3]
                         net (fo=5, routed)           0.000     8.867    DAC1/D[19]
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y73          FDRE                                         r  DAC1/data_in_reg[21]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.260     9.357    DAC1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           8.867    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (VIOLATED) :        -0.464ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.566ns (12.210%)  route 4.070ns (87.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.584     4.257    LP1e2/clk_in
    SLICE_X7Y73          FDRE                                         r  LP1e2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.216     4.473 r  LP1e2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.070     8.543    LP1e2/e2f[11]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.042     8.585 r  LP1e2/b1x00__0_i_8/O
                         net (fo=1, routed)           0.000     8.585    LP1e2/b1x00__0_i_8_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.164     8.749 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.749    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     8.893 r  LP1e2/b1x00__0_i_1/O[3]
                         net (fo=17, routed)          0.000     8.893    DAC1/D[31]
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[33]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.260     9.357    DAC1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           8.893    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.455ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.360ns (7.758%)  route 4.280ns (92.242%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.114ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.587     4.260    LP1e2/clk_in
    SLICE_X7Y70          FDRE                                         r  LP1e2/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.216     4.476 r  LP1e2/signal_out_reg[5]/Q
                         net (fo=2, routed)           4.280     8.756    LP1e2/e2f[5]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.042     8.798 r  LP1e2/b1x00__0_i_14/O
                         net (fo=1, routed)           0.000     8.798    LP1e2/b1x00__0_i_14_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.102     8.900 r  LP1e2/b1x00__0_i_3/O[1]
                         net (fo=5, routed)           0.000     8.900    DAC1/D[21]
    SLICE_X6Y74          FDRE                                         r  DAC1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X6Y74          FDRE                                         r  DAC1/data_in_reg[23]/C
                         clock pessimism             -0.204     8.909    
                         clock uncertainty            0.186     9.095    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.260     9.355    DAC1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -9.355    
                         arrival time                           8.900    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.438ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.592ns (12.699%)  route 4.070ns (87.301%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.584     4.257    LP1e2/clk_in
    SLICE_X7Y73          FDRE                                         r  LP1e2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.216     4.473 r  LP1e2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.070     8.543    LP1e2/e2f[11]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.042     8.585 r  LP1e2/b1x00__0_i_8/O
                         net (fo=1, routed)           0.000     8.585    LP1e2/b1x00__0_i_8_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.164     8.749 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.749    LP1e2/b1x00__0_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.170     8.919 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.000     8.919    DAC1/D[29]
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X6Y76          FDRE                                         r  DAC1/data_in_reg[31]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.260     9.357    DAC1/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           8.919    
  -------------------------------------------------------------------
                         slack                                 -0.438    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.269ns (4.243%)  route 6.070ns (95.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         6.070    10.867    ADC/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.269ns (4.358%)  route 5.904ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         5.904    10.701    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.269ns (4.394%)  route 5.853ns (95.606%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         5.853    10.649    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.849    
                         clock uncertainty           -0.194    17.655    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.201    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.269ns (4.682%)  route 5.476ns (95.318%))
  Logic Levels:           0  
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         5.476    10.272    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.846    
                         clock uncertainty           -0.194    17.652    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.198    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.269ns (4.823%)  route 5.309ns (95.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         5.309    10.105    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.840    
                         clock uncertainty           -0.194    17.646    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.192    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.269ns (5.172%)  route 4.932ns (94.828%))
  Logic Levels:           0  
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.932     9.728    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.597    17.451    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.656    
                         clock uncertainty           -0.194    17.462    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.008    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 ADC/FR0_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.375ns (6.851%)  route 5.098ns (93.149%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.705     4.583    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.269     4.852 r  ADC/FR0_out_reg[4]/Q
                         net (fo=1, routed)           2.836     7.687    ADC/FR0_out_reg_n_0_[4]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.053     7.740 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           2.263    10.003    ADC/BS_state0_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.053    10.056 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000    10.056    ADC/BS_state0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.035    17.495    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.322ns (6.161%)  route 4.904ns (93.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.904     9.701    ADC/rst_in
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.053     9.754 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     9.754    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.035    17.495    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.335ns (6.394%)  route 4.904ns (93.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.904     9.701    ADC/rst_in
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.066     9.767 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.767    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.063    17.523    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.523    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.269ns (5.516%)  route 4.607ns (94.484%))
  Logic Levels:           0  
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.607     9.404    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  7.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.300ns (7.547%)  route 3.675ns (92.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.596     4.269    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.216     4.485 f  ADC/FR0_out_reg[1]/Q
                         net (fo=1, routed)           1.794     6.279    ADC/FR0_out_reg_n_0_[1]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.042     6.321 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           1.882     8.202    ADC/BS_state0_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.042     8.244 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     8.244    ADC/BS_state0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.216     8.190    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -8.190    
                         arrival time                           8.244    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.258ns (6.027%)  route 4.023ns (93.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.538     4.211    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.216     4.427 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.023     8.450    ADC/rst_in
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.042     8.492 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     8.492    ADC/bit_slip0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.215     8.189    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -8.189    
                         arrival time                           8.492    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.216ns (5.221%)  route 3.921ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.186ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.538     4.211    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.921     8.349    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     7.981    
                         clock uncertainty            0.194     8.175    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     7.999    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.999    
                         arrival time                           8.349    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.258ns (5.836%)  route 4.163ns (94.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.538     4.211    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.216     4.427 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.163     8.590    ADC/rst_in
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.042     8.632 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     8.632    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.216     8.190    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.190    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.269ns (6.069%)  route 4.163ns (93.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.538     4.211    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.216     4.427 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.163     8.590    ADC/rst_in
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.053     8.643 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.643    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.225     8.199    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.199    
                         arrival time                           8.643    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.100ns (3.848%)  route 2.499ns (96.152%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         2.499     4.334    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.489    
                         clock uncertainty            0.194     3.683    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.584    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.100ns (3.577%)  route 2.696ns (96.423%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         2.696     4.531    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.946     3.698    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.550    
                         clock uncertainty            0.194     3.744    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.645    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           4.531    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.100ns (3.472%)  route 2.780ns (96.528%))
  Logic Levels:           0  
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         2.780     4.615    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.952     3.704    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.556    
                         clock uncertainty            0.194     3.750    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.651    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.615    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.100ns (3.272%)  route 2.956ns (96.728%))
  Logic Levels:           0  
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         2.956     4.791    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.955     3.707    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.559    
                         clock uncertainty            0.194     3.753    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.654    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           4.791    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.100ns (3.253%)  route 2.974ns (96.747%))
  Logic Levels:           0  
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         2.974     4.809    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.958     3.710    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.562    
                         clock uncertainty            0.194     3.756    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.657    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.809    
  -------------------------------------------------------------------
                         slack                                  1.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.269ns (6.702%)  route 3.745ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 14.072 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.745     8.541    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X6Y112         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.399    14.072    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y112         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.214    14.287    
                         clock uncertainty           -0.035    14.251    
    SLICE_X6Y112         FDCE (Recov_fdce_C_CLR)     -0.192    14.059    ADC/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.269ns (6.702%)  route 3.745ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 14.072 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.745     8.541    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X6Y112         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.399    14.072    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y112         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.214    14.287    
                         clock uncertainty           -0.035    14.251    
    SLICE_X6Y112         FDCE (Recov_fdce_C_CLR)     -0.192    14.059    ADC/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.269ns (6.702%)  route 3.745ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 14.072 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.745     8.541    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X6Y112         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.399    14.072    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y112         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.214    14.287    
                         clock uncertainty           -0.035    14.251    
    SLICE_X6Y112         FDCE (Recov_fdce_C_CLR)     -0.192    14.059    ADC/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.269ns (6.879%)  route 3.641ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.641     8.438    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X7Y111         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X7Y111         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X7Y111         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.269ns (6.879%)  route 3.641ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.641     8.438    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X6Y111         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y111         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.228    14.024    ADC/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.269ns (6.879%)  route 3.641ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.641     8.438    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X6Y111         FDCE                                         f  ADC/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y111         FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.228    14.024    ADC/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.269ns (6.879%)  route 3.641ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.641     8.438    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X6Y111         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y111         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.192    14.060    ADC/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.269ns (6.879%)  route 3.641ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.641     8.438    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X6Y111         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y111         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.192    14.060    ADC/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.269ns (6.879%)  route 3.641ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.641     8.438    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X6Y111         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y111         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.192    14.060    ADC/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.269ns (7.426%)  route 3.353ns (92.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         3.353     8.150    DAC1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y105         FDCE                                         f  DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.404    14.077    DAC1/AD_9783_SPI_inst/clk_in
    SLICE_X3Y105         FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.214    14.292    
                         clock uncertainty           -0.035    14.256    
    SLICE_X3Y105         FDCE (Recov_fdce_C_CLR)     -0.255    14.001    DAC1/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.001    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  5.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.100ns (12.556%)  route 0.696ns (87.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.696     2.532    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X22Y104        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.779     2.028    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X22Y104        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.155     1.872    
    SLICE_X22Y104        FDCE (Remov_fdce_C_CLR)     -0.050     1.822    DAC0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.100ns (12.556%)  route 0.696ns (87.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.696     2.532    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X22Y104        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.779     2.028    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X22Y104        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.155     1.872    
    SLICE_X22Y104        FDCE (Remov_fdce_C_CLR)     -0.050     1.822    DAC0/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.100ns (12.556%)  route 0.696ns (87.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.696     2.532    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X22Y104        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.779     2.028    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X22Y104        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.155     1.872    
    SLICE_X22Y104        FDCE (Remov_fdce_C_CLR)     -0.050     1.822    DAC0/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.100ns (11.895%)  route 0.741ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.741     2.576    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X22Y105        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.779     2.028    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X22Y105        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.155     1.872    
    SLICE_X22Y105        FDCE (Remov_fdce_C_CLR)     -0.050     1.822    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.100ns (11.895%)  route 0.741ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.741     2.576    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X22Y105        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.779     2.028    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X22Y105        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.155     1.872    
    SLICE_X22Y105        FDCE (Remov_fdce_C_CLR)     -0.050     1.822    DAC0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.100ns (11.895%)  route 0.741ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.741     2.576    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X22Y105        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.779     2.028    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X22Y105        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.155     1.872    
    SLICE_X22Y105        FDCE (Remov_fdce_C_CLR)     -0.050     1.822    DAC0/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.100ns (11.895%)  route 0.741ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.741     2.576    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X22Y105        FDCE                                         f  DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.779     2.028    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X22Y105        FDCE                                         r  DAC0/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.155     1.872    
    SLICE_X22Y105        FDCE (Remov_fdce_C_CLR)     -0.050     1.822    DAC0/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.100ns (11.178%)  route 0.795ns (88.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.795     2.630    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X21Y104        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.780     2.029    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X21Y104        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.155     1.873    
    SLICE_X21Y104        FDCE (Remov_fdce_C_CLR)     -0.069     1.804    DAC0/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.100ns (11.178%)  route 0.795ns (88.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         0.795     2.630    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X21Y104        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.780     2.029    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X21Y104        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.155     1.873    
    SLICE_X21Y104        FDCE (Remov_fdce_C_CLR)     -0.069     1.804    DAC0/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.100ns (8.702%)  route 1.049ns (91.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1150, routed)        0.634     1.735    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         1.049     2.884    DAC0/rst_in
    SLICE_X3Y88          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1150, routed)        0.883     2.132    DAC0/clk_in
    SLICE_X3Y88          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.335     1.796    
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.069     1.727    DAC0/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  1.157    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.269ns (5.147%)  route 4.958ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.713ns = ( 12.713 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.650     4.528    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     4.797 f  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.958     9.754    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 f  BUFG_inst/O
                         net (fo=1150, routed)        1.445     9.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    10.854 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.859    12.713    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.204    12.918    
                         clock uncertainty           -0.194    12.724    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    12.460    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  2.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.216ns (4.872%)  route 4.218ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        3.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.309ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1150, routed)        1.538     4.211    startup_reset/clk_in
    SLICE_X17Y97         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  startup_reset/rst_in_reg/Q
                         net (fo=621, routed)         4.218     8.645    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1150, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           2.028     8.309    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.204     8.104    
                         clock uncertainty            0.194     8.298    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     8.298    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -8.298    
                         arrival time                           8.645    
  -------------------------------------------------------------------
                         slack                                  0.347    





