Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9144_fifo.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9144_fifo --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9144_fifo.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9144_fifo --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: ad9144_fifo: "Transforming system: ad9144_fifo"
Info: ad9144_fifo: "Naming system components in system: ad9144_fifo"
Info: ad9144_fifo: "Processing generation queue"
Info: ad9144_fifo: "Generating: ad9144_fifo"
Info: ad9144_fifo: "Generating: util_dacfifo"
Info: ad9144_fifo: Done "ad9144_fifo" with 2 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
