Info: Starting: Create simulation model
Info: ip-generate --project-directory=Z:/Downloads/VHDL/sopc/ --output-directory=Z:/Downloads/VHDL/sopc/cpu/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:Z:/Downloads/VHDL/sopc/cpu.sopcinfo --report-file=html:Z:/Downloads/VHDL/sopc/cpu.html --report-file=sip:Z:/Downloads/VHDL/sopc/cpu/simulation/cpu.sip --report-file=csv:Z:/Downloads/VHDL/sopc/cpu.csv --report-file=spd:Z:/Downloads/VHDL/sopc/cpu.spd --report-file=cmp:Z:/Downloads/VHDL/sopc/cpu.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=Z:/Downloads/VHDL/sopc/cpu.qsys
Progress: Loading sopc/cpu.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module SDRAM
Progress: Adding EPCS [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module EPCS
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module SYSID
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.SYSID: Time stamp will be automatically updated when this component is generated.
Info: cpu: Generating cpu "cpu" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 53 connections
Info: merlin_domain_transform: After transform: 27 modules, 142 connections
Info: merlin_router_transform: After transform: 34 modules, 170 connections
Info: merlin_traffic_limiter_transform: After transform: 36 modules, 180 connections
Info: merlin_burst_transform: After transform: 37 modules, 184 connections
Info: reset_adaptation_transform: After transform: 38 modules, 145 connections
Info: merlin_network_to_switch_transform: After transform: 51 modules, 175 connections
Info: merlin_width_transform: After transform: 53 modules, 181 connections
Info: limiter_update_transform: After transform: 53 modules, 183 connections
Info: merlin_mm_transform: After transform: 53 modules, 183 connections
Info: merlin_interrupt_mapper_transform: After transform: 54 modules, 186 connections
Warning: cpu: "No matching role found for EPCS:epcs_control_port:endofpacket (endofpacket)"
Warning: cpu: "No matching role found for EPCS:epcs_control_port:dataavailable (dataavailable)"
Warning: cpu: "No matching role found for EPCS:epcs_control_port:readyfordata (readyfordata)"
Info: SDRAM: Starting RTL generation for module 'cpu_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_SDRAM --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0001_SDRAM_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0001_SDRAM_gen//cpu_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0001_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'cpu_SDRAM'
Info: SDRAM: "cpu" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: EPCS: Starting RTL generation for module 'cpu_EPCS'
Info: EPCS:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=cpu_EPCS --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0002_EPCS_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0002_EPCS_gen//cpu_EPCS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0002_EPCS_gen/  ]
Info: EPCS: Done RTL generation for module 'cpu_EPCS'
Info: EPCS: "cpu" instantiated altera_avalon_epcs_flash_controller "EPCS"
Info: SYSID: Generating VHDL simulation model
Info: SYSID: Generated simulation model cpu_SYSID.vho
Info: SYSID: "cpu" instantiated altera_avalon_sysid_qsys "SYSID"
Info: CPU: Starting RTL generation for module 'cpu_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpu_CPU --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0006_CPU_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0006_CPU_gen//cpu_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0006_CPU_gen/    --bogus  ]
Info: CPU: # 2018.11.17 21:27:28 (*) Starting Nios II generation
Info: CPU: # 2018.11.17 21:27:28 (*)   Checking for plaintext license.
Info: CPU: # 2018.11.17 21:27:28 (*)   Plaintext license not found.
Info: CPU: # 2018.11.17 21:27:28 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2018.11.17 21:27:29 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2018.11.17 21:27:29 (*)   Elaborating CPU configuration settings
Info: CPU: # 2018.11.17 21:27:29 (*)   Creating all objects for CPU
Info: CPU: # 2018.11.17 21:27:29 (*)     Testbench
Info: CPU: # 2018.11.17 21:27:29 (*)     Instruction decoding
Info: CPU: # 2018.11.17 21:27:29 (*)       Instruction fields
Info: CPU: # 2018.11.17 21:27:29 (*)       Instruction decodes
Info: CPU: # 2018.11.17 21:27:30 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2018.11.17 21:27:30 (*)       Instruction controls
Info: CPU: # 2018.11.17 21:27:30 (*)     Pipeline frontend
Info: CPU: # 2018.11.17 21:27:30 (*)     Pipeline backend
Info: CPU: # 2018.11.17 21:27:33 (*)   Creating 'C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0006_CPU_gen//cpu_CPU_nios2_waves.do'
Info: CPU: # 2018.11.17 21:27:33 (*)   Generating RTL from CPU objects
Info: CPU: # 2018.11.17 21:27:41 (*)   Creating encrypted RTL
Info: CPU: # 2018.11.17 21:27:43 (*)   Creating IP functional simulation model
Info: CPU: Info: *******************************************************************
Info: CPU: Info: Running Quartus II 32-bit Analysis & Synthesis
Info: CPU:     Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
Info: CPU:     Info: Your use of Altera Corporation's design tools, logic functions 
Info: CPU:     Info: and other software and tools, and its AMPP partner logic 
Info: CPU:     Info: functions, and any output files from any of the foregoing 
Info: CPU:     Info: (including device programming or simulation files), and any 
Info: CPU:     Info: associated documentation or information are expressly subject 
Info: CPU:     Info: to the terms and conditions of the Altera Program License 
Info: CPU:     Info: Subscription Agreement, Altera MegaCore Function License 
Info: CPU:     Info: Agreement, or other applicable license agreement, including, 
Info: CPU:     Info: without limitation, that your use is for the sole purpose of 
Info: CPU:     Info: programming logic devices manufactured by Altera and sold by 
Info: CPU:     Info: Altera or its authorized distributors.  Please refer to the 
Info: CPU:     Info: applicable agreement for further details.
Info: CPU:     Info: Processing started: Sat Nov 17 21:27:48 2018
Info: CPU: Info: Command: quartus_map cpu_CPU --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_arbitrary_blackbox=+cpu_CPU_test_bench;+cpu_CPU_mult_cell;+cpu_CPU_jtag_debug_module_wrapper;+cpu_CPU_oci_test_bench;+cpu_CPU_jtag_debug_module_sysclk;+cpu_CPU_jtag_debug_module_tck --simgen_parameter=CBX_HDL_LANGUAGE=vhdl,SIMGEN_RAND_POWERUP_FFS=OFF,simgen_initialization_file=simgen_init.txt
Info: CPU: Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: CPU: Info (12021): Found 2 design units, including 1 entities, in source file cpu_cpu_test_bench.vhd
Info: CPU:     Info (12022): Found design unit 1: cpu_CPU_test_bench-europa
Info: CPU:     Info (12023): Found entity 1: cpu_CPU_test_bench
Info: CPU: Info (12021): Found 2 design units, including 1 entities, in source file cpu_cpu_mult_cell.vhd
Info: CPU:     Info (12022): Found design unit 1: cpu_CPU_mult_cell-europa
Info: CPU:     Info (12023): Found entity 1: cpu_CPU_mult_cell
Info: CPU: Info (12021): Found 2 design units, including 1 entities, in source file cpu_cpu_jtag_debug_module_wrapper.vhd
Info: CPU:     Info (12022): Found design unit 1: cpu_CPU_jtag_debug_module_wrapper-europa
Info: CPU:     Info (12023): Found entity 1: cpu_CPU_jtag_debug_module_wrapper
Info: CPU: Info (12021): Found 2 design units, including 1 entities, in source file cpu_cpu_oci_test_bench.vhd
Info: CPU:     Info (12022): Found design unit 1: cpu_CPU_oci_test_bench-europa
Info: CPU:     Info (12023): Found entity 1: cpu_CPU_oci_test_bench
Info: CPU: Info (12021): Found 2 design units, including 1 entities, in source file cpu_cpu_jtag_debug_module_sysclk.vhd
Info: CPU:     Info (12022): Found design unit 1: cpu_CPU_jtag_debug_module_sysclk-europa
Info: CPU:     Info (12023): Found entity 1: cpu_CPU_jtag_debug_module_sysclk
Info: CPU: Info (12021): Found 2 design units, including 1 entities, in source file cpu_cpu_jtag_debug_module_tck.vhd
Info: CPU:     Info (12022): Found design unit 1: cpu_CPU_jtag_debug_module_tck-europa
Info: CPU:     Info (12023): Found entity 1: cpu_CPU_jtag_debug_module_tck
Info: CPU: Warning (292000): FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       6AF7_00A2 License path:  C:\altera\license.dat; FLEXnet Licensing error:-8,523 For further information, refer to the FLEXnet Licensing documentation, available at "www.acresso.com".
Info: CPU: Warning (292000): FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       6AF7_00A2 License path:  C:\altera\license.dat; FLEXnet Licensing error:-8,523 For further information, refer to the FLEXnet Licensing documentation, available at "www.acresso.com".
Info: CPU: Error (10003): Can't open encrypted VHDL or Verilog HDL file "C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0006_CPU_gen/simgen_tmp_0/cpu_CPU.vhd" -- current license file does not contain a valid license for encrypted file
Info: CPU: Info (12021): Found 0 design units, including 0 entities, in source file cpu_cpu.vhd
Info: CPU: Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings
Info: CPU:     Error: Peak virtual memory: 362 megabytes
Info: CPU:     Error: Processing ended: Sat Nov 17 21:27:50 2018
Info: CPU:     Error: Elapsed time: 00:00:02
Info: CPU:     Error: Total CPU time (on all processors): 00:00:01
Info: CPU: # 2018.11.17 21:27:50 (*)   "C:/altera/13.0/quartus/bin/quartus_map" cpu_CPU --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_arbitrary_blackbox="+cpu_CPU_test_bench;+cpu_CPU_mult_cell;+cpu_CPU_jtag_debug_module_wrapper;+cpu_CPU_oci_test_bench;+cpu_CPU_jtag_debug_module_sysclk;+cpu_CPU_jtag_debug_module_tck" --simgen_parameter=CBX_HDL_LANGUAGE=vhdl,SIMGEN_RAND_POWERUP_FFS=OFF,simgen_initialization_file=simgen_init.txt command returned 3
Info: CPU: child process exited abnormally
Error: CPU: Failed to generate module cpu_CPU
Info: CPU: Done RTL generation for module 'cpu_CPU'
Info: CPU: "cpu" instantiated altera_nios2_qsys "CPU"
Error: Generation stopped, 58 or more modules remaining
Info: cpu: Done cpu" with 30 modules, 44 files, 1481737 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 3 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=Z:/Downloads/VHDL/sopc/cpu.spd --output-directory=Z:/Downloads/VHDL/sopc/cpu/simulation/
Info: Doing: ip-make-simscript --spd=Z:/Downloads/VHDL/sopc/cpu.spd --output-directory=Z:/Downloads/VHDL/sopc/cpu/simulation/
Info: Generating the following file(s) for MODELSIM simulator in Z:/Downloads/VHDL/sopc/cpu/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in Z:/Downloads/VHDL/sopc/cpu/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in Z:/Downloads/VHDL/sopc/cpu/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	4 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in Z:/Downloads/VHDL/sopc/cpu/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=Z:/Downloads/VHDL/sopc/ --output-directory=Z:/Downloads/VHDL/sopc/cpu/ --report-file=bsf:Z:/Downloads/VHDL/sopc/cpu.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=Z:/Downloads/VHDL/sopc/cpu.qsys
Progress: Loading sopc/cpu.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module SDRAM
Progress: Adding EPCS [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module EPCS
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module SYSID
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.SYSID: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=Z:/Downloads/VHDL/sopc/ --output-directory=Z:/Downloads/VHDL/sopc/cpu/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:Z:/Downloads/VHDL/sopc/cpu.sopcinfo --report-file=html:Z:/Downloads/VHDL/sopc/cpu.html --report-file=qip:Z:/Downloads/VHDL/sopc/cpu/synthesis/cpu.qip --report-file=cmp:Z:/Downloads/VHDL/sopc/cpu.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=Z:/Downloads/VHDL/sopc/cpu.qsys --language=VHDL
Progress: Loading sopc/cpu.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module SDRAM
Progress: Adding EPCS [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module EPCS
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module SYSID
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.SYSID: Time stamp will be automatically updated when this component is generated.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 53 connections
Info: merlin_domain_transform: After transform: 27 modules, 142 connections
Info: merlin_router_transform: After transform: 34 modules, 170 connections
Info: merlin_traffic_limiter_transform: After transform: 36 modules, 180 connections
Info: merlin_burst_transform: After transform: 37 modules, 184 connections
Info: reset_adaptation_transform: After transform: 38 modules, 145 connections
Info: merlin_network_to_switch_transform: After transform: 51 modules, 175 connections
Info: merlin_width_transform: After transform: 53 modules, 181 connections
Info: limiter_update_transform: After transform: 53 modules, 183 connections
Info: merlin_mm_transform: After transform: 53 modules, 183 connections
Info: merlin_interrupt_mapper_transform: After transform: 54 modules, 186 connections
Warning: cpu: "No matching role found for EPCS:epcs_control_port:endofpacket (endofpacket)"
Warning: cpu: "No matching role found for EPCS:epcs_control_port:dataavailable (dataavailable)"
Warning: cpu: "No matching role found for EPCS:epcs_control_port:readyfordata (readyfordata)"
Info: SDRAM: Starting RTL generation for module 'cpu_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_SDRAM --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0008_SDRAM_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0008_SDRAM_gen//cpu_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'cpu_SDRAM'
Info: SDRAM: "cpu" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: EPCS: Starting RTL generation for module 'cpu_EPCS'
Info: EPCS:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=cpu_EPCS --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0009_EPCS_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0009_EPCS_gen//cpu_EPCS_component_configuration.pl  --do_build_sim=0  ]
Info: EPCS: Done RTL generation for module 'cpu_EPCS'
Info: EPCS: "cpu" instantiated altera_avalon_epcs_flash_controller "EPCS"
Info: SYSID: "cpu" instantiated altera_avalon_sysid_qsys "SYSID"
Info: CPU: Starting RTL generation for module 'cpu_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpu_CPU --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0011_CPU_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0011_CPU_gen//cpu_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2018.11.17 21:28:03 (*) Starting Nios II generation
Info: CPU: # 2018.11.17 21:28:03 (*)   Checking for plaintext license.
Info: CPU: # 2018.11.17 21:28:03 (*)   Plaintext license not found.
Info: CPU: # 2018.11.17 21:28:03 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2018.11.17 21:28:03 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2018.11.17 21:28:03 (*)   Elaborating CPU configuration settings
Info: CPU: # 2018.11.17 21:28:03 (*)   Creating all objects for CPU
Info: CPU: # 2018.11.17 21:28:03 (*)     Testbench
Info: CPU: # 2018.11.17 21:28:04 (*)     Instruction decoding
Info: CPU: # 2018.11.17 21:28:04 (*)       Instruction fields
Info: CPU: # 2018.11.17 21:28:04 (*)       Instruction decodes
Info: CPU: # 2018.11.17 21:28:05 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2018.11.17 21:28:05 (*)       Instruction controls
Info: CPU: # 2018.11.17 21:28:05 (*)     Pipeline frontend
Info: CPU: # 2018.11.17 21:28:05 (*)     Pipeline backend
Info: CPU: # 2018.11.17 21:28:08 (*)   Generating RTL from CPU objects
Info: CPU: # 2018.11.17 21:28:11 (*)   Creating encrypted RTL
Info: CPU: # 2018.11.17 21:28:12 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'cpu_CPU'
Info: CPU: "cpu" instantiated altera_nios2_qsys "CPU"
Info: JTAG: Starting RTL generation for module 'cpu_JTAG'
Info: JTAG:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_JTAG --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0012_JTAG_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0012_JTAG_gen//cpu_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'cpu_JTAG'
Info: JTAG: "cpu" instantiated altera_avalon_jtag_uart "JTAG"
Info: CPU_instruction_master_translator: "cpu" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "cpu" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "cpu" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "cpu" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "cpu" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "cpu" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "cpu" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "cpu" instantiated altera_merlin_router "id_router"
Info: id_router_001: "cpu" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "cpu" instantiated altera_merlin_router "id_router_003"
Info: limiter: "cpu" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "cpu" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "cpu" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "cpu" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "cpu" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "cpu" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "cpu" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "cpu" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file Z:/Downloads/VHDL/sopc/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "cpu" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file Z:/Downloads/VHDL/sopc/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "cpu" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file Z:/Downloads/VHDL/sopc/cpu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file Z:/Downloads/VHDL/sopc/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: cpu: Done cpu" with 28 modules, 116 files, 2592506 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
