<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 9 Configuration Register - configuration_dedicated_io_9</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 9 Configuration Register - configuration_dedicated_io_9</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 9</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp134690baf9087d1bbe81b0e80c5500bd"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5e0651475f060f8d99d4daef2fc9502d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga5e0651475f060f8d99d4daef2fc9502d">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5e0651475f060f8d99d4daef2fc9502d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62e79b7e248a04bbfb961efd85180f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gad62e79b7e248a04bbfb961efd85180f7">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad62e79b7e248a04bbfb961efd85180f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad415884b681d150fd7f447e1b6c37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gabad415884b681d150fd7f447e1b6c37c">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabad415884b681d150fd7f447e1b6c37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf7101d07db6da506e1ce39338e5c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga0cf7101d07db6da506e1ce39338e5c65">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga0cf7101d07db6da506e1ce39338e5c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02607b61ce9a611f3eafc6abb1cfdfaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga02607b61ce9a611f3eafc6abb1cfdfaf">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga02607b61ce9a611f3eafc6abb1cfdfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584e0d16079e4a910f6f29a22641532a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga584e0d16079e4a910f6f29a22641532a">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga584e0d16079e4a910f6f29a22641532a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13154c16917949ba985632d451da75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gac13154c16917949ba985632d451da75f">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:gac13154c16917949ba985632d451da75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5eb857de37cd7a6ee2ed55f514465ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaf5eb857de37cd7a6ee2ed55f514465ae">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:gaf5eb857de37cd7a6ee2ed55f514465ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp823ed81b03586ce695028e8270679bf6"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa2f0d6d0882c5aa0b7507572ac0f9341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaa2f0d6d0882c5aa0b7507572ac0f9341">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa2f0d6d0882c5aa0b7507572ac0f9341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5766207baf97b6595e3bd195afda4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gab5766207baf97b6595e3bd195afda4b9">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab5766207baf97b6595e3bd195afda4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea8983799f3d76f8071a730f49892c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gad1ea8983799f3d76f8071a730f49892c">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad1ea8983799f3d76f8071a730f49892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf675729e16926431202d187631ff0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gafcf675729e16926431202d187631ff0f">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gafcf675729e16926431202d187631ff0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd994c9fffe7b4aed7d2d0107d3e9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga8bd994c9fffe7b4aed7d2d0107d3e9a8">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga8bd994c9fffe7b4aed7d2d0107d3e9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d61f8ee447f60bea4557f79a1a52579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga4d61f8ee447f60bea4557f79a1a52579">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4d61f8ee447f60bea4557f79a1a52579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga825325c1489d01adb9aad2080b3d8312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga825325c1489d01adb9aad2080b3d8312">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga825325c1489d01adb9aad2080b3d8312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6257c8e2406ed487a877061e6c87cdc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga6257c8e2406ed487a877061e6c87cdc6">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga6257c8e2406ed487a877061e6c87cdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp77e5fc6cff274af7f5b6cb569060ecf1"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafc74ede0b6e6fbcb97d8fdec1e17f95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gafc74ede0b6e6fbcb97d8fdec1e17f95f">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gafc74ede0b6e6fbcb97d8fdec1e17f95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddd62a4522555fe1f1da283ec651c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga0ddd62a4522555fe1f1da283ec651c9d">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0ddd62a4522555fe1f1da283ec651c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3038d31b7f4e4fd5c9e5c86b87067f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga3038d31b7f4e4fd5c9e5c86b87067f07">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3038d31b7f4e4fd5c9e5c86b87067f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d1a8e2787afa48f48201a4fe8f71f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga16d1a8e2787afa48f48201a4fe8f71f8">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga16d1a8e2787afa48f48201a4fe8f71f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad7c33e9430fe2c17192de6639a40ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga8ad7c33e9430fe2c17192de6639a40ec">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga8ad7c33e9430fe2c17192de6639a40ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2116f4d84d1d3aa3a980d7a5070fa30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga2116f4d84d1d3aa3a980d7a5070fa30b">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2116f4d84d1d3aa3a980d7a5070fa30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e57b4c3227c5590005dafb6de267132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga5e57b4c3227c5590005dafb6de267132">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga5e57b4c3227c5590005dafb6de267132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83b3fbd60a4ed4719856ee7ab9845aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaa83b3fbd60a4ed4719856ee7ab9845aa">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gaa83b3fbd60a4ed4719856ee7ab9845aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6e3c44f4e1cedeb5ac9df58a5b892438"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga74a2c3548763a93424da1ce32ff2a1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga74a2c3548763a93424da1ce32ff2a1fb">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga74a2c3548763a93424da1ce32ff2a1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348daf3f80758de298920cf7ea432395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga348daf3f80758de298920cf7ea432395">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga348daf3f80758de298920cf7ea432395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d319e1240c41ca59d79094f1fea0a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga3d319e1240c41ca59d79094f1fea0a78">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3d319e1240c41ca59d79094f1fea0a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e091cb91c288723258e376a22166d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gae1e091cb91c288723258e376a22166d2">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:gae1e091cb91c288723258e376a22166d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac341e81f1e2900081eee1872838cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga6ac341e81f1e2900081eee1872838cff">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga6ac341e81f1e2900081eee1872838cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b97b32244164c8abb7113f99677585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga23b97b32244164c8abb7113f99677585">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga23b97b32244164c8abb7113f99677585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc46214acc8ed8d197d24e4075300cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gafc46214acc8ed8d197d24e4075300cdb">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gafc46214acc8ed8d197d24e4075300cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa43d46ce3c7210e18295b5f89989eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaaa43d46ce3c7210e18295b5f89989eaf">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:gaaa43d46ce3c7210e18295b5f89989eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpec9961372e1f9943d186033ff9899b2f"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad741ab66c749e11731c627bd0ce6856a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gad741ab66c749e11731c627bd0ce6856a">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gad741ab66c749e11731c627bd0ce6856a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48efe43ee9fb408556b684497bf7cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaa48efe43ee9fb408556b684497bf7cb0">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaa48efe43ee9fb408556b684497bf7cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e75c009af9801dd0fb1efff40c2b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gac0e75c009af9801dd0fb1efff40c2b05">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac0e75c009af9801dd0fb1efff40c2b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce50009c74f582d3f204d62b6f6722d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga2ce50009c74f582d3f204d62b6f6722d">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga2ce50009c74f582d3f204d62b6f6722d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fcf3548bab7eac60e1886244b37afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga77fcf3548bab7eac60e1886244b37afa">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga77fcf3548bab7eac60e1886244b37afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaecbe2cbd08a264aec283390bf52242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gadaecbe2cbd08a264aec283390bf52242">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadaecbe2cbd08a264aec283390bf52242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f69713c54e7674e151ef5b894074a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gac2f69713c54e7674e151ef5b894074a3">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gac2f69713c54e7674e151ef5b894074a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9762933202703e0bb772503c8882f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gacc9762933202703e0bb772503c8882f2">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gacc9762933202703e0bb772503c8882f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpae60db59de8ff175d94fe8bd94257b44"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1050160400d4d2defb8f4940c363f91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga1050160400d4d2defb8f4940c363f91d">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga1050160400d4d2defb8f4940c363f91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60929217c0878341b269c724b93e2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gac60929217c0878341b269c724b93e2cb">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gac60929217c0878341b269c724b93e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e05239fa7358856ce1c919c170b0329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga2e05239fa7358856ce1c919c170b0329">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2e05239fa7358856ce1c919c170b0329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd4b107502a8019b19a4b75c1a2141e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga5bd4b107502a8019b19a4b75c1a2141e">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga5bd4b107502a8019b19a4b75c1a2141e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ece417bf2fb413ed2062d84cc31c1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga8ece417bf2fb413ed2062d84cc31c1f4">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga8ece417bf2fb413ed2062d84cc31c1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2026a6c7dcb8e7d628ad275f0635e071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga2026a6c7dcb8e7d628ad275f0635e071">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2026a6c7dcb8e7d628ad275f0635e071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83a610512db38ac838a71cb488c9fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaf83a610512db38ac838a71cb488c9fc7">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:gaf83a610512db38ac838a71cb488c9fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997555df5cf7f72a8bb25c67edc65c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga997555df5cf7f72a8bb25c67edc65c52">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga997555df5cf7f72a8bb25c67edc65c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdc0396064eb1eec0bf4e2c5f89ee76fd"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga86b06c4ab90dce6f4ab988f0214748a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga86b06c4ab90dce6f4ab988f0214748a9">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga86b06c4ab90dce6f4ab988f0214748a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772a3f3d43659330d1748f560921bdf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga772a3f3d43659330d1748f560921bdf1">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga772a3f3d43659330d1748f560921bdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77308d90cc5345a16dafefaaa0ca56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga77308d90cc5345a16dafefaaa0ca56fa">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga77308d90cc5345a16dafefaaa0ca56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ce2b99f3a7592f629f9d315a73be1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga56ce2b99f3a7592f629f9d315a73be1b">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga56ce2b99f3a7592f629f9d315a73be1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9893eba9366edbccf46f380a824c5cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga9893eba9366edbccf46f380a824c5cb6">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga9893eba9366edbccf46f380a824c5cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ecfaeb5f6bc19bf7df3681db5ba06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gae7ecfaeb5f6bc19bf7df3681db5ba06a">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae7ecfaeb5f6bc19bf7df3681db5ba06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb377141a3c75142d90db5bfa5d4a130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gacb377141a3c75142d90db5bfa5d4a130">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gacb377141a3c75142d90db5bfa5d4a130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb99af82bfad16e3496da9d8c2dec00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaabb99af82bfad16e3496da9d8c2dec00">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gaabb99af82bfad16e3496da9d8c2dec00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7cc587d8093647c314dbd34b171f3772"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacb739ae5b39df5d72cdae42d2ec60689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gacb739ae5b39df5d72cdae42d2ec60689">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gacb739ae5b39df5d72cdae42d2ec60689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbfeadfa9722fe1dce0a81f0a4cfd653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gadbfeadfa9722fe1dce0a81f0a4cfd653">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gadbfeadfa9722fe1dce0a81f0a4cfd653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9e39e4efc260c3e077e0ecdec03e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga2e9e39e4efc260c3e077e0ecdec03e06">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2e9e39e4efc260c3e077e0ecdec03e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04524955d7dfd2855dd721d0de9a9c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga04524955d7dfd2855dd721d0de9a9c5c">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:ga04524955d7dfd2855dd721d0de9a9c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69499a65ca93a9439924384947f229cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga69499a65ca93a9439924384947f229cd">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga69499a65ca93a9439924384947f229cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119f249f386b5da7c92dfea0818901c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga119f249f386b5da7c92dfea0818901c3">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga119f249f386b5da7c92dfea0818901c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5f09e2bb80b824ca412696ba99b313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga6e5f09e2bb80b824ca412696ba99b313">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga6e5f09e2bb80b824ca412696ba99b313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b6ad46416d329b0c17c7f6402d4457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaa9b6ad46416d329b0c17c7f6402d4457">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:gaa9b6ad46416d329b0c17c7f6402d4457"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb308494fd16c68330412e518c5cf7b2d"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaea6b38f9f8801d5367830821b6aa0d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaea6b38f9f8801d5367830821b6aa0d87">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaea6b38f9f8801d5367830821b6aa0d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2151c43aea37720fb985c2d868be530f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga2151c43aea37720fb985c2d868be530f">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga2151c43aea37720fb985c2d868be530f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8844db65d96275c4d8e558e9dc02f592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga8844db65d96275c4d8e558e9dc02f592">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8844db65d96275c4d8e558e9dc02f592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ebcdc0b427a793252baa0a3a1d9c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaa6ebcdc0b427a793252baa0a3a1d9c8a">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:gaa6ebcdc0b427a793252baa0a3a1d9c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6c3b3f23121f23e4c5fb7eaa3e9e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga8e6c3b3f23121f23e4c5fb7eaa3e9e9b">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga8e6c3b3f23121f23e4c5fb7eaa3e9e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae131220b2c3930b5cb9fd61c32be3f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gae131220b2c3930b5cb9fd61c32be3f9d">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae131220b2c3930b5cb9fd61c32be3f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36a92bb70f2a8ac57c057f2f4febb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gad36a92bb70f2a8ac57c057f2f4febb8b">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:gad36a92bb70f2a8ac57c057f2f4febb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a92ca878ea59bb6a4e256cf1a73fcff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga9a92ca878ea59bb6a4e256cf1a73fcff">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga9a92ca878ea59bb6a4e256cf1a73fcff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpddea6a2fc657199d5b82b115187dc6db"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2eaf90e073fa7468cd7fdc893bc44679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga2eaf90e073fa7468cd7fdc893bc44679">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga2eaf90e073fa7468cd7fdc893bc44679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cfdf76f5961260655c954a8442bdac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga7cfdf76f5961260655c954a8442bdac9">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga7cfdf76f5961260655c954a8442bdac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c8f771f87fcee6e79e5dc91d35e052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga18c8f771f87fcee6e79e5dc91d35e052">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga18c8f771f87fcee6e79e5dc91d35e052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc10c609f54b5f2c1d5e87d01358992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gabcc10c609f54b5f2c1d5e87d01358992">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:gabcc10c609f54b5f2c1d5e87d01358992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfdc4c9defa9cc2d02acaf0672155c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga6bfdc4c9defa9cc2d02acaf0672155c3">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga6bfdc4c9defa9cc2d02acaf0672155c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45078b13ff37334911b40c7d0ab6c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gab45078b13ff37334911b40c7d0ab6c14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab45078b13ff37334911b40c7d0ab6c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91c2c449aa88a62f5ae1dd456177af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gabe91c2c449aa88a62f5ae1dd456177af">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:gabe91c2c449aa88a62f5ae1dd456177af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8897c0a7f53b44a7f26a8a2c621f0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gae8897c0a7f53b44a7f26a8a2c621f0b8">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:gae8897c0a7f53b44a7f26a8a2c621f0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9__s">ALT_PINMUX_DCTD_IO_CFG_9_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaae3f29e7f1b526296c04cf23e7c82d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gaae3f29e7f1b526296c04cf23e7c82d2f">ALT_PINMUX_DCTD_IO_CFG_9_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:gaae3f29e7f1b526296c04cf23e7c82d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdc5adb441ea533d0b096313e569249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ga4bdc5adb441ea533d0b096313e569249">ALT_PINMUX_DCTD_IO_CFG_9_OFST</a>&#160;&#160;&#160;0x124</td></tr>
<tr class="separator:ga4bdc5adb441ea533d0b096313e569249"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gae718a3ff092162fa139f17813d87adb2"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9__s">ALT_PINMUX_DCTD_IO_CFG_9_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gae718a3ff092162fa139f17813d87adb2">ALT_PINMUX_DCTD_IO_CFG_9_t</a></td></tr>
<tr class="separator:gae718a3ff092162fa139f17813d87adb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_9_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html">ALT_PINMUX_DCTD_IO_CFG_9</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab6126f913e019e66ceca25571bf256f9"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a49843373f80a9efe229e910d8a8a16af"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a88b02741151d43b7ebf69107917c0b34"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a61cd4b1446ec093fdd55b48bb88f06f4"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2c3566404a94f0b6f501f8bee5176e8c"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6282346d3a3eb0cc1fe44e0dfea1f791"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a268540c97b807cad51107079abfa7a6a"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab4f224496b6606fe45be23496fdb1b30"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa4e04bee65ff1e75f6f3a74a454afe5d"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2b595cb31bbb5d226ef559d6ec8aa16a"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga5e0651475f060f8d99d4daef2fc9502d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad62e79b7e248a04bbfb961efd85180f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabad415884b681d150fd7f447e1b6c37c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0cf7101d07db6da506e1ce39338e5c65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga02607b61ce9a611f3eafc6abb1cfdfaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga584e0d16079e4a910f6f29a22641532a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac13154c16917949ba985632d451da75f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf5eb857de37cd7a6ee2ed55f514465ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa2f0d6d0882c5aa0b7507572ac0f9341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5766207baf97b6595e3bd195afda4b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1ea8983799f3d76f8071a730f49892c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafcf675729e16926431202d187631ff0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8bd994c9fffe7b4aed7d2d0107d3e9a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4d61f8ee447f60bea4557f79a1a52579"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga825325c1489d01adb9aad2080b3d8312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6257c8e2406ed487a877061e6c87cdc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafc74ede0b6e6fbcb97d8fdec1e17f95f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ddd62a4522555fe1f1da283ec651c9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3038d31b7f4e4fd5c9e5c86b87067f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16d1a8e2787afa48f48201a4fe8f71f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8ad7c33e9430fe2c17192de6639a40ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2116f4d84d1d3aa3a980d7a5070fa30b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e57b4c3227c5590005dafb6de267132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa83b3fbd60a4ed4719856ee7ab9845aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga74a2c3548763a93424da1ce32ff2a1fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga348daf3f80758de298920cf7ea432395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d319e1240c41ca59d79094f1fea0a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1e091cb91c288723258e376a22166d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6ac341e81f1e2900081eee1872838cff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga23b97b32244164c8abb7113f99677585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafc46214acc8ed8d197d24e4075300cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaaa43d46ce3c7210e18295b5f89989eaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_9_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad741ab66c749e11731c627bd0ce6856a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa48efe43ee9fb408556b684497bf7cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0e75c009af9801dd0fb1efff40c2b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ce50009c74f582d3f204d62b6f6722d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga77fcf3548bab7eac60e1886244b37afa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadaecbe2cbd08a264aec283390bf52242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac2f69713c54e7674e151ef5b894074a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacc9762933202703e0bb772503c8882f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_9_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1050160400d4d2defb8f4940c363f91d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac60929217c0878341b269c724b93e2cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e05239fa7358856ce1c919c170b0329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5bd4b107502a8019b19a4b75c1a2141e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8ece417bf2fb413ed2062d84cc31c1f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2026a6c7dcb8e7d628ad275f0635e071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf83a610512db38ac838a71cb488c9fc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga997555df5cf7f72a8bb25c67edc65c52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga86b06c4ab90dce6f4ab988f0214748a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga772a3f3d43659330d1748f560921bdf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga77308d90cc5345a16dafefaaa0ca56fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga56ce2b99f3a7592f629f9d315a73be1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9893eba9366edbccf46f380a824c5cb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae7ecfaeb5f6bc19bf7df3681db5ba06a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb377141a3c75142d90db5bfa5d4a130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaabb99af82bfad16e3496da9d8c2dec00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_9_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacb739ae5b39df5d72cdae42d2ec60689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadbfeadfa9722fe1dce0a81f0a4cfd653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e9e39e4efc260c3e077e0ecdec03e06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04524955d7dfd2855dd721d0de9a9c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga69499a65ca93a9439924384947f229cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga119f249f386b5da7c92dfea0818901c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e5f09e2bb80b824ca412696ba99b313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa9b6ad46416d329b0c17c7f6402d4457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_9_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaea6b38f9f8801d5367830821b6aa0d87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2151c43aea37720fb985c2d868be530f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8844db65d96275c4d8e558e9dc02f592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6ebcdc0b427a793252baa0a3a1d9c8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8e6c3b3f23121f23e4c5fb7eaa3e9e9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae131220b2c3930b5cb9fd61c32be3f9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad36a92bb70f2a8ac57c057f2f4febb8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9a92ca878ea59bb6a4e256cf1a73fcff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RTRIM">ALT_PINMUX_DCTD_IO_CFG_9_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2eaf90e073fa7468cd7fdc893bc44679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7cfdf76f5961260655c954a8442bdac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga18c8f771f87fcee6e79e5dc91d35e052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabcc10c609f54b5f2c1d5e87d01358992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6bfdc4c9defa9cc2d02acaf0672155c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab45078b13ff37334911b40c7d0ab6c14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe91c2c449aa88a62f5ae1dd456177af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae8897c0a7f53b44a7f26a8a2c621f0b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_9_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaae3f29e7f1b526296c04cf23e7c82d2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html">ALT_PINMUX_DCTD_IO_CFG_9</a> register. </p>

</div>
</div>
<a class="anchor" id="ga4bdc5adb441ea533d0b096313e569249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_9_OFST&#160;&#160;&#160;0x124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html">ALT_PINMUX_DCTD_IO_CFG_9</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gae718a3ff092162fa139f17813d87adb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9__s">ALT_PINMUX_DCTD_IO_CFG_9_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html#gae718a3ff092162fa139f17813d87adb2">ALT_PINMUX_DCTD_IO_CFG_9_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__9.html">ALT_PINMUX_DCTD_IO_CFG_9</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
