#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 21 19:48:38 2021
# Process ID: 15908
# Current directory: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1
# Command line: vivado.exe -log TEST.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TEST.tcl -notrace
# Log file: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/TEST.vdi
# Journal file: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TEST.tcl -notrace
WARNING: [Vivado 12-9135] Ignoring repo path (C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/Files/vivado-boards/new/board_files) because it contains no board files
Command: link_design -top TEST -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/commandFIFO/commandFIFO.dcp' for cell 'graphicsCard/FIFO'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'graphicsCard/frame/frameBufferMemory'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1143.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/commandFIFO/commandFIFO.xdc] for cell 'graphicsCard/FIFO/U0'
Finished Parsing XDC File [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/commandFIFO/commandFIFO.xdc] for cell 'graphicsCard/FIFO/U0'
Parsing XDC File [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1143.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.512 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.981 . Memory (MB): peak = 1143.512 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16697f2eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1459.488 ; gain = 315.977

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 105e8337d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1674.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17f8e0152

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1674.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: ff6df133

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1674.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 466 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ff6df133

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1674.230 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ff6df133

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1674.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ff6df133

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.560 . Memory (MB): peak = 1674.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              20  |                                              4  |
|  Constant propagation         |               0  |               0  |                                              4  |
|  Sweep                        |               0  |             466  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              6  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1674.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9f854ddb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.633 . Memory (MB): peak = 1674.230 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 120 BRAM(s) out of a total of 120 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 118 newly gated: 0 Total Ports: 240
Ending PowerOpt Patch Enables Task | Checksum: aacf3bd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1883.484 ; gain = 0.000
Ending Power Optimization Task | Checksum: aacf3bd5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1883.484 ; gain = 209.254

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 99088094

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1883.484 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 99088094

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1883.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 99088094

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1883.484 ; gain = 739.973
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/TEST_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_drc_opted.rpt -pb TEST_drc_opted.pb -rpx TEST_drc_opted.rpx
Command: report_drc -file TEST_drc_opted.rpt -pb TEST_drc_opted.pb -rpx TEST_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/TEST_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8a3e93ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1883.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bb9a0154

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ddcb1af2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ddcb1af2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ddcb1af2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11f53aa14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a49e0996

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a49e0996

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 162 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 77 nets or LUTs. Breaked 0 LUT, combined 77 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1883.484 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             77  |                    77  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             77  |                    77  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 11b9c9393

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1487afbe6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1487afbe6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f308c1a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eea61e6a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 115063eec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d7d5b31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 119218933

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1191d0df5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ddbe32a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13d191877

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 12d0db145

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12d0db145

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2068162c6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.092 | TNS=-848.698 |
Phase 1 Physical Synthesis Initialization | Checksum: 19459aec6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1730878bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2068162c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.617. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 287d66fd4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 287d66fd4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 287d66fd4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 287d66fd4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 287d66fd4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1883.484 ; gain = 0.000

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c710e56f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000
Ending Placer Task | Checksum: de505816

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/TEST_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TEST_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TEST_utilization_placed.rpt -pb TEST_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TEST_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1883.484 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.66s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1883.484 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.617 | TNS=-777.509 |
Phase 1 Physical Synthesis Initialization | Checksum: fd5f6a4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.617 | TNS=-777.509 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: fd5f6a4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.652 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.617 | TNS=-777.509 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[1].  Re-placed instance graphicsCard/line_drawing/y_current_reg[1]
INFO: [Physopt 32-735] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-631.414 |
INFO: [Physopt 32-662] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[1].  Did not re-place instance graphicsCard/line_drawing/y_current_reg[1]
INFO: [Physopt 32-81] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.462 | TNS=-619.065 |
INFO: [Physopt 32-662] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0].  Did not re-place instance graphicsCard/line_drawing/y_current_reg[0]
INFO: [Physopt 32-81] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.444 | TNS=-602.249 |
INFO: [Physopt 32-662] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[1]_repN.  Did not re-place instance graphicsCard/line_drawing/y_current_reg[1]_replica
INFO: [Physopt 32-572] Net graphicsCard/line_drawing/y_current_reg_n_0_[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1.  Re-placed instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.414 | TNS=-602.958 |
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1
INFO: [Physopt 32-710] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_49. Critical path length was reduced through logic transformation on cell graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_97_LOPT_REMAP_comp.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-602.734 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1.  Re-placed instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.311 | TNS=-602.317 |
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1
INFO: [Physopt 32-710] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4. Critical path length was reduced through logic transformation on cell graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP_comp.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.262 | TNS=-602.199 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1.  Re-placed instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.252 | TNS=-601.645 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra_13_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2
INFO: [Physopt 32-710] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_30. Critical path length was reduced through logic transformation on cell graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_59_LOPT_REMAP_comp.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-601.544 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addra_13_sn_1.  Re-placed instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__6
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addra_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.140 | TNS=-601.304 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/addra_15_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0
INFO: [Physopt 32-710] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_83. Critical path length was reduced through logic transformation on cell graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_165_LOPT_REMAP_comp.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.118 | TNS=-601.059 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addra_13_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__6
INFO: [Physopt 32-710] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_34. Critical path length was reduced through logic transformation on cell graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_67_LOPT_REMAP_comp.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addra_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.101 | TNS=-600.738 |
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1_repN_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1_comp_1
INFO: [Physopt 32-710] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4. Critical path length was reduced through logic transformation on cell graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP_comp_1.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.089 | TNS=-600.721 |
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addra_13_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__6
INFO: [Physopt 32-710] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_35. Critical path length was reduced through logic transformation on cell graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_69_LOPT_REMAP_comp.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addra_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.085 | TNS=-600.548 |
INFO: [Physopt 32-663] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1_repN_1.  Re-placed instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1_comp_2
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra_15_sn_1_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.074 | TNS=-600.519 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra_13_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2
INFO: [Physopt 32-81] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra_13_sn_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.072 | TNS=-600.580 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/addra_13_sn_1.  Re-placed instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__8
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/addra_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.072 | TNS=-600.528 |
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra_13_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2
INFO: [Physopt 32-81] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra_13_sn_1. Replicated 3 times.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-600.141 |
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/addra_13_sn_1.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__8
INFO: [Physopt 32-710] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_96. Critical path length was reduced through logic transformation on cell graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_191_LOPT_REMAP_comp.
INFO: [Physopt 32-735] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/addra_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.056 | TNS=-599.960 |
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP_comp_1
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_out_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_out_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net graphicsCard/line_drawing/y_out_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.042 | TNS=-586.949 |
INFO: [Physopt 32-662] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN.  Did not re-place instance graphicsCard/line_drawing/y_current_reg[0]_replica
INFO: [Physopt 32-572] Net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_out_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/writeAddr[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN.  Did not re-place instance graphicsCard/line_drawing/y_current_reg[0]_replica
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP_comp_1
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_out_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/writeAddr[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.042 | TNS=-586.949 |
Phase 3 Critical Path Optimization | Checksum: fd5f6a4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.042 | TNS=-586.949 |
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN.  Did not re-place instance graphicsCard/line_drawing/y_current_reg[0]_replica
INFO: [Physopt 32-572] Net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP_comp_1
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_out_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_out_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_out_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/writeAddr[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN.  Did not re-place instance graphicsCard/line_drawing/y_current_reg[0]_replica
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_current_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4.  Did not re-place instance graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP_comp_1
INFO: [Physopt 32-702] Processed net graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/line_drawing/y_out_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net graphicsCard/writeAddr[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.042 | TNS=-586.949 |
Phase 4 Critical Path Optimization | Checksum: fd5f6a4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.042 | TNS=-586.949 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.575  |        190.560  |            8  |              0  |                    20  |           0  |           2  |  00:00:06  |
|  Total          |          0.575  |        190.560  |            8  |              0  |                    20  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1883.484 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1fdd62b57

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1883.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/TEST_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 96b18a07 ConstDB: 0 ShapeSum: 7ad3e4af RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c723b624

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1883.484 ; gain = 0.000
Post Restoration Checksum: NetGraph: 6d6d1064 NumContArr: 59b6a5c0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c723b624

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1883.484 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c723b624

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1887.664 ; gain = 4.180

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c723b624

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1887.664 ; gain = 4.180
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ea6c07d7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1922.551 ; gain = 39.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.958 | TNS=-496.370| WHS=-0.296 | THS=-29.814|

Phase 2 Router Initialization | Checksum: 1789b6309

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1922.551 ; gain = 39.066

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000130565 %
  Global Horizontal Routing Utilization  = 0.000355215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2016
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2016
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1789b6309

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1922.551 ; gain = 39.066
Phase 3 Initial Routing | Checksum: 194bcf56d

Time (s): cpu = 00:01:30 ; elapsed = 00:01:00 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.935 | TNS=-607.228| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fed58c10

Time (s): cpu = 00:02:33 ; elapsed = 00:01:50 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.855 | TNS=-526.586| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1892096de

Time (s): cpu = 00:02:46 ; elapsed = 00:02:03 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.864 | TNS=-519.483| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 132554019

Time (s): cpu = 00:03:24 ; elapsed = 00:02:41 . Memory (MB): peak = 2092.777 ; gain = 209.293
Phase 4 Rip-up And Reroute | Checksum: 132554019

Time (s): cpu = 00:03:24 ; elapsed = 00:02:41 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d0096dcb

Time (s): cpu = 00:03:25 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.848 | TNS=-513.224| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2608ded4d

Time (s): cpu = 00:03:25 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2608ded4d

Time (s): cpu = 00:03:25 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293
Phase 5 Delay and Skew Optimization | Checksum: 2608ded4d

Time (s): cpu = 00:03:25 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27a7a5282

Time (s): cpu = 00:03:26 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.787 | TNS=-487.277| WHS=0.117  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27a7a5282

Time (s): cpu = 00:03:26 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293
Phase 6 Post Hold Fix | Checksum: 27a7a5282

Time (s): cpu = 00:03:26 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.91252 %
  Global Horizontal Routing Utilization  = 2.3555 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26cb2b214

Time (s): cpu = 00:03:26 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26cb2b214

Time (s): cpu = 00:03:26 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21d4df699

Time (s): cpu = 00:03:26 ; elapsed = 00:02:42 . Memory (MB): peak = 2092.777 ; gain = 209.293

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.787 | TNS=-487.277| WHS=0.117  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21d4df699

Time (s): cpu = 00:03:26 ; elapsed = 00:02:43 . Memory (MB): peak = 2092.777 ; gain = 209.293
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:26 ; elapsed = 00:02:43 . Memory (MB): peak = 2092.777 ; gain = 209.293

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
241 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:29 ; elapsed = 00:02:44 . Memory (MB): peak = 2092.777 ; gain = 209.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.350 . Memory (MB): peak = 2092.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/TEST_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_drc_routed.rpt -pb TEST_drc_routed.pb -rpx TEST_drc_routed.rpx
Command: report_drc -file TEST_drc_routed.rpt -pb TEST_drc_routed.pb -rpx TEST_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/TEST_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TEST_methodology_drc_routed.rpt -pb TEST_methodology_drc_routed.pb -rpx TEST_methodology_drc_routed.rpx
Command: report_methodology -file TEST_methodology_drc_routed.rpt -pb TEST_methodology_drc_routed.pb -rpx TEST_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/TEST_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TEST_power_routed.rpt -pb TEST_power_summary_routed.pb -rpx TEST_power_routed.rpx
Command: report_power -file TEST_power_routed.rpt -pb TEST_power_summary_routed.pb -rpx TEST_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
253 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TEST_route_status.rpt -pb TEST_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TEST_timing_summary_routed.rpt -pb TEST_timing_summary_routed.pb -rpx TEST_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TEST_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TEST_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TEST_bus_skew_routed.rpt -pb TEST_bus_skew_routed.pb -rpx TEST_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Nov 21 19:52:38 2021...
