// Seed: 3261294445
module module_0 (
    input wor  id_0,
    input tri  id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7
);
  wire id_9;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri id_4,
    output wand id_5,
    output supply1 id_6,
    input uwire id_7,
    output tri0 id_8
);
  logic id_10 = -1;
  or primCall (id_5, id_0, id_3, id_7, id_2);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_1,
      id_4,
      id_0,
      id_1,
      id_1
  );
endmodule
