
semboot_atmega2560_w5100.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800200  0003eff8  0000108c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ff8  0003e000  0003e000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800220  00800220  000010ac  2**0
                  ALLOC
  3 .stab         000008e8  00000000  00000000  000010ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000199  00000000  00000000  00001994  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00001b30  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000152a  00000000  00000000  00001cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000992  00000000  00000000  000031fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ce7  00000000  00000000  00003b8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000414  00000000  00000000  00004874  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000557  00000000  00000000  00004c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000014e2  00000000  00000000  000051df  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000070  00000000  00000000  000066c1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0003e000 <__vectors>:
   3e000:	8e c0       	rjmp	.+284    	; 0x3e11e <__ctors_end>
   3e002:	00 00       	nop
   3e004:	0d c1       	rjmp	.+538    	; 0x3e220 <__bad_interrupt>
   3e006:	00 00       	nop
   3e008:	0b c1       	rjmp	.+534    	; 0x3e220 <__bad_interrupt>
   3e00a:	00 00       	nop
   3e00c:	09 c1       	rjmp	.+530    	; 0x3e220 <__bad_interrupt>
   3e00e:	00 00       	nop
   3e010:	07 c1       	rjmp	.+526    	; 0x3e220 <__bad_interrupt>
   3e012:	00 00       	nop
   3e014:	05 c1       	rjmp	.+522    	; 0x3e220 <__bad_interrupt>
   3e016:	00 00       	nop
   3e018:	03 c1       	rjmp	.+518    	; 0x3e220 <__bad_interrupt>
   3e01a:	00 00       	nop
   3e01c:	01 c1       	rjmp	.+514    	; 0x3e220 <__bad_interrupt>
   3e01e:	00 00       	nop
   3e020:	ff c0       	rjmp	.+510    	; 0x3e220 <__bad_interrupt>
   3e022:	00 00       	nop
   3e024:	fd c0       	rjmp	.+506    	; 0x3e220 <__bad_interrupt>
   3e026:	00 00       	nop
   3e028:	fb c0       	rjmp	.+502    	; 0x3e220 <__bad_interrupt>
   3e02a:	00 00       	nop
   3e02c:	f9 c0       	rjmp	.+498    	; 0x3e220 <__bad_interrupt>
   3e02e:	00 00       	nop
   3e030:	f7 c0       	rjmp	.+494    	; 0x3e220 <__bad_interrupt>
   3e032:	00 00       	nop
   3e034:	f5 c0       	rjmp	.+490    	; 0x3e220 <__bad_interrupt>
   3e036:	00 00       	nop
   3e038:	f3 c0       	rjmp	.+486    	; 0x3e220 <__bad_interrupt>
   3e03a:	00 00       	nop
   3e03c:	f1 c0       	rjmp	.+482    	; 0x3e220 <__bad_interrupt>
   3e03e:	00 00       	nop
   3e040:	ef c0       	rjmp	.+478    	; 0x3e220 <__bad_interrupt>
   3e042:	00 00       	nop
   3e044:	ed c0       	rjmp	.+474    	; 0x3e220 <__bad_interrupt>
   3e046:	00 00       	nop
   3e048:	eb c0       	rjmp	.+470    	; 0x3e220 <__bad_interrupt>
   3e04a:	00 00       	nop
   3e04c:	e9 c0       	rjmp	.+466    	; 0x3e220 <__bad_interrupt>
   3e04e:	00 00       	nop
   3e050:	e7 c0       	rjmp	.+462    	; 0x3e220 <__bad_interrupt>
   3e052:	00 00       	nop
   3e054:	e5 c0       	rjmp	.+458    	; 0x3e220 <__bad_interrupt>
   3e056:	00 00       	nop
   3e058:	e3 c0       	rjmp	.+454    	; 0x3e220 <__bad_interrupt>
   3e05a:	00 00       	nop
   3e05c:	e1 c0       	rjmp	.+450    	; 0x3e220 <__bad_interrupt>
   3e05e:	00 00       	nop
   3e060:	df c0       	rjmp	.+446    	; 0x3e220 <__bad_interrupt>
   3e062:	00 00       	nop
   3e064:	dd c0       	rjmp	.+442    	; 0x3e220 <__bad_interrupt>
   3e066:	00 00       	nop
   3e068:	db c0       	rjmp	.+438    	; 0x3e220 <__bad_interrupt>
   3e06a:	00 00       	nop
   3e06c:	d9 c0       	rjmp	.+434    	; 0x3e220 <__bad_interrupt>
   3e06e:	00 00       	nop
   3e070:	d7 c0       	rjmp	.+430    	; 0x3e220 <__bad_interrupt>
   3e072:	00 00       	nop
   3e074:	d5 c0       	rjmp	.+426    	; 0x3e220 <__bad_interrupt>
   3e076:	00 00       	nop
   3e078:	d3 c0       	rjmp	.+422    	; 0x3e220 <__bad_interrupt>
   3e07a:	00 00       	nop
   3e07c:	d1 c0       	rjmp	.+418    	; 0x3e220 <__bad_interrupt>
   3e07e:	00 00       	nop
   3e080:	cf c0       	rjmp	.+414    	; 0x3e220 <__bad_interrupt>
   3e082:	00 00       	nop
   3e084:	cd c0       	rjmp	.+410    	; 0x3e220 <__bad_interrupt>
   3e086:	00 00       	nop
   3e088:	cb c0       	rjmp	.+406    	; 0x3e220 <__bad_interrupt>
   3e08a:	00 00       	nop
   3e08c:	c9 c0       	rjmp	.+402    	; 0x3e220 <__bad_interrupt>
   3e08e:	00 00       	nop
   3e090:	c7 c0       	rjmp	.+398    	; 0x3e220 <__bad_interrupt>
   3e092:	00 00       	nop
   3e094:	c5 c0       	rjmp	.+394    	; 0x3e220 <__bad_interrupt>
   3e096:	00 00       	nop
   3e098:	c3 c0       	rjmp	.+390    	; 0x3e220 <__bad_interrupt>
   3e09a:	00 00       	nop
   3e09c:	c1 c0       	rjmp	.+386    	; 0x3e220 <__bad_interrupt>
   3e09e:	00 00       	nop
   3e0a0:	bf c0       	rjmp	.+382    	; 0x3e220 <__bad_interrupt>
   3e0a2:	00 00       	nop
   3e0a4:	bd c0       	rjmp	.+378    	; 0x3e220 <__bad_interrupt>
   3e0a6:	00 00       	nop
   3e0a8:	bb c0       	rjmp	.+374    	; 0x3e220 <__bad_interrupt>
   3e0aa:	00 00       	nop
   3e0ac:	b9 c0       	rjmp	.+370    	; 0x3e220 <__bad_interrupt>
   3e0ae:	00 00       	nop
   3e0b0:	b7 c0       	rjmp	.+366    	; 0x3e220 <__bad_interrupt>
   3e0b2:	00 00       	nop
   3e0b4:	b5 c0       	rjmp	.+362    	; 0x3e220 <__bad_interrupt>
   3e0b6:	00 00       	nop
   3e0b8:	b3 c0       	rjmp	.+358    	; 0x3e220 <__bad_interrupt>
   3e0ba:	00 00       	nop
   3e0bc:	b1 c0       	rjmp	.+354    	; 0x3e220 <__bad_interrupt>
   3e0be:	00 00       	nop
   3e0c0:	af c0       	rjmp	.+350    	; 0x3e220 <__bad_interrupt>
   3e0c2:	00 00       	nop
   3e0c4:	ad c0       	rjmp	.+346    	; 0x3e220 <__bad_interrupt>
   3e0c6:	00 00       	nop
   3e0c8:	ab c0       	rjmp	.+342    	; 0x3e220 <__bad_interrupt>
   3e0ca:	00 00       	nop
   3e0cc:	a9 c0       	rjmp	.+338    	; 0x3e220 <__bad_interrupt>
   3e0ce:	00 00       	nop
   3e0d0:	a7 c0       	rjmp	.+334    	; 0x3e220 <__bad_interrupt>
   3e0d2:	00 00       	nop
   3e0d4:	a5 c0       	rjmp	.+330    	; 0x3e220 <__bad_interrupt>
   3e0d6:	00 00       	nop
   3e0d8:	a3 c0       	rjmp	.+326    	; 0x3e220 <__bad_interrupt>
   3e0da:	00 00       	nop
   3e0dc:	a1 c0       	rjmp	.+322    	; 0x3e220 <__bad_interrupt>
   3e0de:	00 00       	nop
   3e0e0:	9f c0       	rjmp	.+318    	; 0x3e220 <__bad_interrupt>
	...

0003e0e4 <tftp_invalid_image_packet>:
   3e0e4:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
   3e0f4:	67 65 20 66 69 6c 65 00                             ge file.

0003e0fc <tftp_unknown_error_packet>:
   3e0fc:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0003e107 <tftp_full_error_packet>:
   3e107:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

0003e111 <tftp_opcode_error_packet>:
   3e111:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

0003e11e <__ctors_end>:
   3e11e:	11 24       	eor	r1, r1
   3e120:	1f be       	out	0x3f, r1	; 63
   3e122:	cf ef       	ldi	r28, 0xFF	; 255
   3e124:	d1 e2       	ldi	r29, 0x21	; 33
   3e126:	de bf       	out	0x3e, r29	; 62
   3e128:	cd bf       	out	0x3d, r28	; 61
   3e12a:	01 e0       	ldi	r16, 0x01	; 1
   3e12c:	0c bf       	out	0x3c, r16	; 60

0003e12e <__do_copy_data>:
   3e12e:	12 e0       	ldi	r17, 0x02	; 2
   3e130:	a0 e0       	ldi	r26, 0x00	; 0
   3e132:	b2 e0       	ldi	r27, 0x02	; 2
   3e134:	e8 ef       	ldi	r30, 0xF8	; 248
   3e136:	ff ee       	ldi	r31, 0xEF	; 239
   3e138:	03 e0       	ldi	r16, 0x03	; 3
   3e13a:	0b bf       	out	0x3b, r16	; 59
   3e13c:	02 c0       	rjmp	.+4      	; 0x3e142 <__do_copy_data+0x14>
   3e13e:	07 90       	elpm	r0, Z+
   3e140:	0d 92       	st	X+, r0
   3e142:	a0 32       	cpi	r26, 0x20	; 32
   3e144:	b1 07       	cpc	r27, r17
   3e146:	d9 f7       	brne	.-10     	; 0x3e13e <__do_copy_data+0x10>
   3e148:	1b be       	out	0x3b, r1	; 59

0003e14a <__do_clear_bss>:
   3e14a:	12 e0       	ldi	r17, 0x02	; 2
   3e14c:	a0 e2       	ldi	r26, 0x20	; 32
   3e14e:	b2 e0       	ldi	r27, 0x02	; 2
   3e150:	01 c0       	rjmp	.+2      	; 0x3e154 <.do_clear_bss_start>

0003e152 <.do_clear_bss_loop>:
   3e152:	1d 92       	st	X+, r1

0003e154 <.do_clear_bss_start>:
   3e154:	ac 32       	cpi	r26, 0x2C	; 44
   3e156:	b1 07       	cpc	r27, r17
   3e158:	e1 f7       	brne	.-8      	; 0x3e152 <.do_clear_bss_loop>
   3e15a:	01 d0       	rcall	.+2      	; 0x3e15e <main>
   3e15c:	4b c7       	rjmp	.+3734   	; 0x3eff4 <_exit>

0003e15e <main>:

int main(void)
{
	/* Disable the watchdog timer to prevent
	 * eternal reset loop of doom and despair */
	uint8_t ch = MCUSR;
   3e15e:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
   3e160:	14 be       	out	0x34, r1	; 52
	wdt_disable();
   3e162:	98 e1       	ldi	r25, 0x18	; 24
   3e164:	0f b6       	in	r0, 0x3f	; 63
   3e166:	f8 94       	cli
   3e168:	90 93 60 00 	sts	0x0060, r25
   3e16c:	10 92 60 00 	sts	0x0060, r1
   3e170:	0f be       	out	0x3f, r0	; 63
	if (!(ch & _BV(EXTRF))) appStart(); //if not external (hard reset) skip bootloader
   3e172:	81 fd       	sbrc	r24, 1
   3e174:	01 c0       	rjmp	.+2      	; 0x3e178 <main+0x1a>
   3e176:	40 d4       	rcall	.+2176   	; 0x3e9f8 <appStart>
   3e178:	8f ef       	ldi	r24, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
   3e17a:	95 ea       	ldi	r25, 0xA5	; 165
   3e17c:	ae e0       	ldi	r26, 0x0E	; 14
   3e17e:	81 50       	subi	r24, 0x01	; 1
   3e180:	90 40       	sbci	r25, 0x00	; 0
   3e182:	a0 40       	sbci	r26, 0x00	; 0
   3e184:	e1 f7       	brne	.-8      	; 0x3e17e <main+0x20>
   3e186:	00 c0       	rjmp	.+0      	; 0x3e188 <main+0x2a>
   3e188:	00 00       	nop
   3e18a:	11 24       	eor	r1, r1
	/* This code makes the following assumptions:
	 * No interrupts will execute
	 * SP points to RAMEND
	 * r1 contains zero */
	//cli();
	asm volatile("clr __zero_reg__");
   3e18c:	85 e0       	ldi	r24, 0x05	; 5
	// 0x02 -> ClkIO/8 -> 500ns period, 32ms max
	// 0X03 -> ClkIO/64 -> 4us period, 256ms max
	// 0x04 -> ClkIO/256 -> 16us period, 1024ms max
	// 0x05 -> ClkIO/1024 -> 64us period, 4096ms max
	// Set up Timer 1 as timekeeper for LED flashing
	TCCR1B = _BV(CS12) | _BV(CS10); // Same thing as TCCR1B = 0x05;
   3e18e:	80 93 81 00 	sts	0x0081, r24
   3e192:	80 e0       	ldi	r24, 0x00	; 0

	/* Write version information in the EEPROM */
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
   3e194:	90 e0       	ldi	r25, 0x00	; 0
   3e196:	18 d7       	rcall	.+3632   	; 0x3efc8 <__eerd_byte_m2560>
   3e198:	88 23       	and	r24, r24
   3e19a:	21 f0       	breq	.+8      	; 0x3e1a4 <main+0x46>
   3e19c:	80 e0       	ldi	r24, 0x00	; 0
   3e19e:	90 e0       	ldi	r25, 0x00	; 0
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
   3e1a0:	60 e0       	ldi	r22, 0x00	; 0
   3e1a2:	1a d7       	rcall	.+3636   	; 0x3efd8 <__eewr_byte_m2560>
   3e1a4:	81 e0       	ldi	r24, 0x01	; 1
   3e1a6:	90 e0       	ldi	r25, 0x00	; 0
   3e1a8:	0f d7       	rcall	.+3614   	; 0x3efc8 <__eerd_byte_m2560>
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
   3e1aa:	84 30       	cpi	r24, 0x04	; 4
   3e1ac:	21 f0       	breq	.+8      	; 0x3e1b6 <main+0x58>
   3e1ae:	81 e0       	ldi	r24, 0x01	; 1
   3e1b0:	90 e0       	ldi	r25, 0x00	; 0
   3e1b2:	64 e0       	ldi	r22, 0x04	; 4
   3e1b4:	11 d7       	rcall	.+3618   	; 0x3efd8 <__eewr_byte_m2560>
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
   3e1b6:	ae d3       	rcall	.+1884   	; 0x3e914 <serialInit>
   3e1b8:	95 d0       	rcall	.+298    	; 0x3e2e4 <spiInit>
   3e1ba:	a1 d0       	rcall	.+322    	; 0x3e2fe <netInit>
   3e1bc:	9c d2       	rcall	.+1336   	; 0x3e6f6 <tftpInit>
   3e1be:	10 92 2a 02 	sts	0x022A, r1

	//Initialize UART communication
	serialInit();
   3e1c2:	10 92 2b 02 	sts	0x022B, r1
		buttonInit();
	)

	/** Initalize SPI communication */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_SPI);)
	spiInit();
   3e1c6:	c3 e0       	ldi	r28, 0x03	; 3
	/** Initialize networking */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_NET);)
	netInit();
   3e1c8:	cc 24       	eor	r12, r12
   3e1ca:	dd 24       	eor	r13, r13

	// Initialize the UDP socket for tftp
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_TFTP);)
	tftpInit();
   3e1cc:	76 01       	movw	r14, r12
   3e1ce:	80 91 2a 02 	lds	r24, 0x022A
#if defined(ANNOUNCE)
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_ANN);)
	announceInit();
#endif

	serialFlashing = FALSE;
   3e1d2:	88 23       	and	r24, r24
	tftpFlashing = FALSE;
   3e1d4:	19 f4       	brne	.+6      	; 0x3e1dc <main+0x7e>
   3e1d6:	b2 d2       	rcall	.+1380   	; 0x3e73c <tftpPoll>
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
				// Delete first page of flash memory
				boot_page_erase(0);
   3e1d8:	88 23       	and	r24, r24
   3e1da:	f9 f0       	breq	.+62     	; 0x3e21a <main+0xbc>
   3e1dc:	80 91 2b 02 	lds	r24, 0x022B
	serialFlashing = FALSE;
	tftpFlashing = FALSE;

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
   3e1e0:	88 23       	and	r24, r24
   3e1e2:	19 f4       	brne	.+6      	; 0x3e1ea <main+0x8c>
   3e1e4:	bd d3       	rcall	.+1914   	; 0x3e960 <serialPoll>
   3e1e6:	88 23       	and	r24, r24
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
   3e1e8:	c1 f0       	breq	.+48     	; 0x3e21a <main+0xbc>
   3e1ea:	ef d3       	rcall	.+2014   	; 0x3e9ca <timedOut>
   3e1ec:	88 23       	and	r24, r24
   3e1ee:	99 f0       	breq	.+38     	; 0x3e216 <main+0xb8>
				break;

		// If there is no tftp flashing, poll serial
		if(!tftpFlashing)
   3e1f0:	82 e0       	ldi	r24, 0x02	; 2
   3e1f2:	90 e0       	ldi	r25, 0x00	; 0
   3e1f4:	e9 d6       	rcall	.+3538   	; 0x3efc8 <__eerd_byte_m2560>
   3e1f6:	8e 3e       	cpi	r24, 0xEE	; 238
			// If flashing is done exit
			if(serialPoll() == 0)
   3e1f8:	81 f0       	breq	.+32     	; 0x3e21a <main+0xbc>
   3e1fa:	80 91 2b 02 	lds	r24, 0x022B
   3e1fe:	81 30       	cpi	r24, 0x01	; 1
		/* As explained above this goes out */
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if(timedOut()) {
   3e200:	51 f4       	brne	.+20     	; 0x3e216 <main+0xb8>
   3e202:	f6 01       	movw	r30, r12
   3e204:	e0 92 5b 00 	sts	0x005B, r14
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;
   3e208:	c0 93 57 00 	sts	0x0057, r28
   3e20c:	e8 95       	spm
   3e20e:	73 d2       	rcall	.+1254   	; 0x3e6f6 <tftpInit>
   3e210:	d3 d3       	rcall	.+1958   	; 0x3e9b8 <resetTick>
   3e212:	10 92 2b 02 	sts	0x022B, r1

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
   3e216:	af d3       	rcall	.+1886   	; 0x3e976 <updateLed>
   3e218:	da cf       	rjmp	.-76     	; 0x3e1ce <main+0x70>
   3e21a:	ee d3       	rcall	.+2012   	; 0x3e9f8 <appStart>
				// Delete first page of flash memory
				boot_page_erase(0);
   3e21c:	80 e0       	ldi	r24, 0x00	; 0
   3e21e:	90 e0       	ldi	r25, 0x00	; 0

0003e220 <__bad_interrupt>:
   3e220:	ef ce       	rjmp	.-546    	; 0x3e000 <__vectors>

0003e222 <spiWriteReg>:
		tracenum(address);
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
   3e222:	20 e5       	ldi	r18, 0x50	; 80
   3e224:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   3e226:	2c 98       	cbi	0x05, 4	; 5
	SPDR = cb;  //Socket 3 BSB Write 0x6D Selects Socket 3 Register, write mode, 1 byte data length
	while(!(SPSR & _BV(SPIF)));

#else //Standard W5100 Code

	SPDR = SPI_WRITE;
   3e228:	20 ef       	ldi	r18, 0xF0	; 240
   3e22a:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e22c:	0d b4       	in	r0, 0x2d	; 45
   3e22e:	07 fe       	sbrs	r0, 7
   3e230:	fd cf       	rjmp	.-6      	; 0x3e22c <spiWriteReg+0xa>

	SPDR = address >> 8;
   3e232:	29 2f       	mov	r18, r25
   3e234:	33 27       	eor	r19, r19
   3e236:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e238:	0d b4       	in	r0, 0x2d	; 45
   3e23a:	07 fe       	sbrs	r0, 7
   3e23c:	fd cf       	rjmp	.-6      	; 0x3e238 <spiWriteReg+0x16>

	SPDR = address & 0xff;
   3e23e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   3e240:	0d b4       	in	r0, 0x2d	; 45
   3e242:	07 fe       	sbrs	r0, 7
   3e244:	fd cf       	rjmp	.-6      	; 0x3e240 <spiWriteReg+0x1e>

#endif

	SPDR = value;
   3e246:	4e bd       	out	0x2e, r20	; 46
	while(!(SPSR & _BV(SPIF)));
   3e248:	0d b4       	in	r0, 0x2d	; 45
   3e24a:	07 fe       	sbrs	r0, 7
   3e24c:	fd cf       	rjmp	.-6      	; 0x3e248 <spiWriteReg+0x26>

	SS_HIGH();
   3e24e:	2c 9a       	sbi	0x05, 4	; 5
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI	
   3e250:	1c bc       	out	0x2c, r1	; 44

}
   3e252:	08 95       	ret

0003e254 <spiWriteWord>:

void spiWriteWord(uint16_t address, uint8_t cb, uint16_t value)
{
   3e254:	ef 92       	push	r14
   3e256:	ff 92       	push	r15
   3e258:	1f 93       	push	r17
   3e25a:	cf 93       	push	r28
   3e25c:	df 93       	push	r29
   3e25e:	ec 01       	movw	r28, r24
   3e260:	16 2f       	mov	r17, r22
   3e262:	7a 01       	movw	r14, r20
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, cb, value >> 8);
   3e264:	45 2f       	mov	r20, r21
   3e266:	55 27       	eor	r21, r21
   3e268:	dc df       	rcall	.-72     	; 0x3e222 <spiWriteReg>
   3e26a:	ce 01       	movw	r24, r28
	spiWriteReg(address, cb, value & 0xff);
   3e26c:	01 96       	adiw	r24, 0x01	; 1
   3e26e:	61 2f       	mov	r22, r17
   3e270:	4e 2d       	mov	r20, r14
   3e272:	d7 df       	rcall	.-82     	; 0x3e222 <spiWriteReg>
   3e274:	df 91       	pop	r29
   3e276:	cf 91       	pop	r28
}
   3e278:	1f 91       	pop	r17
   3e27a:	ff 90       	pop	r15
   3e27c:	ef 90       	pop	r14
   3e27e:	08 95       	ret

0003e280 <spiReadReg>:
   3e280:	20 e5       	ldi	r18, 0x50	; 80
   3e282:	2c bd       	out	0x2c, r18	; 44
	)
	#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
   3e284:	2c 98       	cbi	0x05, 4	; 5
   3e286:	2f e0       	ldi	r18, 0x0F	; 15
	SS_LOW();
   3e288:	2e bd       	out	0x2e, r18	; 46
	SPDR = cb;  //Socket 3 BSB Read 0x69 Selects Socket 3 Register, read mode, 1 byte data length
	while(!(SPSR & _BV(SPIF)));

#else //Standard W5100 Code

	SPDR = SPI_READ;
   3e28a:	0d b4       	in	r0, 0x2d	; 45
   3e28c:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e28e:	fd cf       	rjmp	.-6      	; 0x3e28a <spiReadReg+0xa>
   3e290:	29 2f       	mov	r18, r25
   3e292:	33 27       	eor	r19, r19

	SPDR = address >> 8;
   3e294:	2e bd       	out	0x2e, r18	; 46
   3e296:	0d b4       	in	r0, 0x2d	; 45
   3e298:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e29a:	fd cf       	rjmp	.-6      	; 0x3e296 <spiReadReg+0x16>
   3e29c:	8e bd       	out	0x2e, r24	; 46
   3e29e:	0d b4       	in	r0, 0x2d	; 45

	SPDR = address & 0xff;
   3e2a0:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e2a2:	fd cf       	rjmp	.-6      	; 0x3e29e <spiReadReg+0x1e>
   3e2a4:	1e bc       	out	0x2e, r1	; 46
   3e2a6:	0d b4       	in	r0, 0x2d	; 45

#endif

	SPDR = 0;
   3e2a8:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e2aa:	fd cf       	rjmp	.-6      	; 0x3e2a6 <spiReadReg+0x26>
   3e2ac:	2c 9a       	sbi	0x05, 4	; 5
   3e2ae:	8e b5       	in	r24, 0x2e	; 46

	SS_HIGH();
   3e2b0:	1c bc       	out	0x2c, r1	; 44
	returnValue = SPDR;
   3e2b2:	08 95       	ret

0003e2b4 <spiReadWord>:

	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI
   3e2b4:	0f 93       	push	r16

	return(returnValue);
}
   3e2b6:	1f 93       	push	r17

uint16_t spiReadWord(uint16_t address, uint8_t cb)
{
   3e2b8:	cf 93       	push	r28
   3e2ba:	df 93       	push	r29
   3e2bc:	ec 01       	movw	r28, r24
   3e2be:	16 2f       	mov	r17, r22
   3e2c0:	df df       	rcall	.-66     	; 0x3e280 <spiReadReg>
   3e2c2:	08 2f       	mov	r16, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address, cb) << 8) | spiReadReg(address + 1, cb));
   3e2c4:	ce 01       	movw	r24, r28
   3e2c6:	01 96       	adiw	r24, 0x01	; 1
   3e2c8:	61 2f       	mov	r22, r17
   3e2ca:	da df       	rcall	.-76     	; 0x3e280 <spiReadReg>
   3e2cc:	20 2f       	mov	r18, r16
   3e2ce:	30 e0       	ldi	r19, 0x00	; 0
   3e2d0:	32 2f       	mov	r19, r18
   3e2d2:	22 27       	eor	r18, r18
   3e2d4:	90 e0       	ldi	r25, 0x00	; 0
   3e2d6:	82 2b       	or	r24, r18
   3e2d8:	93 2b       	or	r25, r19
   3e2da:	df 91       	pop	r29
   3e2dc:	cf 91       	pop	r28
}
   3e2de:	1f 91       	pop	r17
   3e2e0:	0f 91       	pop	r16
   3e2e2:	08 95       	ret

0003e2e4 <spiInit>:
   3e2e4:	8f e0       	ldi	r24, 0x0F	; 15
   3e2e6:	85 b9       	out	0x05, r24	; 5
   3e2e8:	87 e0       	ldi	r24, 0x07	; 7
   3e2ea:	84 b9       	out	0x04, r24	; 4
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
   3e2ec:	2c 9a       	sbi	0x05, 4	; 5
   3e2ee:	24 9a       	sbi	0x04, 4	; 4
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
   3e2f0:	a5 9a       	sbi	0x14, 5	; 20
   3e2f2:	9d 9a       	sbi	0x13, 5	; 19

	#if (ETH_SS != SS)
	/** Initialize extra SS pin used in some boards (mega) */
	/** Set ethernet SS high */
	ETH_PORT |= _BV(ETH_SS);
   3e2f4:	2f 9a       	sbi	0x05, 7	; 5
	/** Set ethernet SS as output */
	ETH_DDR |= _BV(ETH_SS);
   3e2f6:	27 9a       	sbi	0x04, 7	; 4
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	SD_PORT |= _BV(SD_SS);
   3e2f8:	81 e0       	ldi	r24, 0x01	; 1
	/** Set SD SS pin as output */
	SD_DDR |= _BV(SD_SS);
   3e2fa:	8d bd       	out	0x2d, r24	; 45

	#if (LED != SCK)
	/** Set up pins to flash the onboard led */
	/** Set led pin to high */
	LED_PORT |= _BV(LED);
   3e2fc:	08 95       	ret

0003e2fe <netInit>:
	0x55          // TMSR Tx Memory Size Register, 2K per socket
};


void netInit(void)
{
   3e2fe:	0f 93       	push	r16
   3e300:	1f 93       	push	r17
   3e302:	cf 93       	push	r28
   3e304:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
   3e306:	83 e0       	ldi	r24, 0x03	; 3
   3e308:	90 e0       	ldi	r25, 0x00	; 0
   3e30a:	5e d6       	rcall	.+3260   	; 0x3efc8 <__eerd_byte_m2560>
   3e30c:	85 35       	cpi	r24, 0x55	; 85
   3e30e:	91 f4       	brne	.+36     	; 0x3e334 <netInit+0x36>
   3e310:	84 e0       	ldi	r24, 0x04	; 4
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   3e312:	90 e0       	ldi	r25, 0x00	; 0
   3e314:	59 d6       	rcall	.+3250   	; 0x3efc8 <__eerd_byte_m2560>
   3e316:	8a 3a       	cpi	r24, 0xAA	; 170
   3e318:	69 f4       	brne	.+26     	; 0x3e334 <netInit+0x36>
   3e31a:	01 e0       	ldi	r16, 0x01	; 1
   3e31c:	12 e0       	ldi	r17, 0x02	; 2
   3e31e:	c5 e0       	ldi	r28, 0x05	; 5
   3e320:	d0 e0       	ldi	r29, 0x00	; 0
   3e322:	ce 01       	movw	r24, r28
   3e324:	51 d6       	rcall	.+3234   	; 0x3efc8 <__eerd_byte_m2560>

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
   3e326:	f8 01       	movw	r30, r16
   3e328:	81 93       	st	Z+, r24
   3e32a:	8f 01       	movw	r16, r30
   3e32c:	21 96       	adiw	r28, 0x01	; 1
   3e32e:	c7 31       	cpi	r28, 0x17	; 23
   3e330:	d1 05       	cpc	r29, r1
   3e332:	b9 f7       	brne	.-18     	; 0x3e322 <netInit+0x24>
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
   3e334:	00 e0       	ldi	r16, 0x00	; 0
   3e336:	12 e0       	ldi	r17, 0x02	; 2
   3e338:	c0 e0       	ldi	r28, 0x00	; 0
   3e33a:	d0 e0       	ldi	r29, 0x00	; 0
   3e33c:	f8 01       	movw	r30, r16
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   3e33e:	41 91       	ld	r20, Z+
   3e340:	8f 01       	movw	r16, r30
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		spiWriteReg(i, 0, registerBuffer[i]);
   3e342:	ce 01       	movw	r24, r28
   3e344:	60 e0       	ldi	r22, 0x00	; 0
   3e346:	6d df       	rcall	.-294    	; 0x3e222 <spiWriteReg>
   3e348:	21 96       	adiw	r28, 0x01	; 1
   3e34a:	cc 31       	cpi	r28, 0x1C	; 28
   3e34c:	d1 05       	cpc	r29, r1
   3e34e:	b1 f7       	brne	.-20     	; 0x3e33c <netInit+0x3e>
   3e350:	df 91       	pop	r29
			if(i != 14) putch(0x2E);
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
   3e352:	cf 91       	pop	r28
   3e354:	1f 91       	pop	r17
   3e356:	0f 91       	pop	r16
		spiWriteReg(i, 0, registerBuffer[i]);


	DBG_NET(tracePGMlnNet(mDebugNet_DONE);)
}
   3e358:	08 95       	ret

0003e35a <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
   3e35a:	cf 93       	push	r28
   3e35c:	df 93       	push	r29
   3e35e:	ec 01       	movw	r28, r24
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)


	spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   3e360:	81 e0       	ldi	r24, 0x01	; 1
   3e362:	97 e0       	ldi	r25, 0x07	; 7
   3e364:	6c e6       	ldi	r22, 0x6C	; 108
   3e366:	40 e1       	ldi	r20, 0x10	; 16
   3e368:	5c df       	rcall	.-328    	; 0x3e222 <spiWriteReg>
   3e36a:	81 e0       	ldi	r24, 0x01	; 1
        while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   3e36c:	97 e0       	ldi	r25, 0x07	; 7
   3e36e:	68 e6       	ldi	r22, 0x68	; 104
   3e370:	87 df       	rcall	.-242    	; 0x3e280 <spiReadReg>
   3e372:	88 23       	and	r24, r24
   3e374:	d1 f7       	brne	.-12     	; 0x3e36a <sockInit+0x10>
   3e376:	82 e0       	ldi	r24, 0x02	; 2
   3e378:	97 e0       	ldi	r25, 0x07	; 7
        	//wait for command to complete	
        }  
        
	do {
                // Write interrupt
		spiWriteReg(REG_S3_IR, S3_W_CB, 0xFF);
   3e37a:	6c e6       	ldi	r22, 0x6C	; 108
   3e37c:	4f ef       	ldi	r20, 0xFF	; 255
   3e37e:	51 df       	rcall	.-350    	; 0x3e222 <spiWriteReg>
   3e380:	80 e0       	ldi	r24, 0x00	; 0
   3e382:	97 e0       	ldi	r25, 0x07	; 7
   3e384:	6c e6       	ldi	r22, 0x6C	; 108
                // Write mode
                spiWriteReg(REG_S3_MR, S3_W_CB, MR_UDP);
   3e386:	42 e0       	ldi	r20, 0x02	; 2
   3e388:	4c df       	rcall	.-360    	; 0x3e222 <spiWriteReg>
   3e38a:	84 e0       	ldi	r24, 0x04	; 4
   3e38c:	97 e0       	ldi	r25, 0x07	; 7
   3e38e:	6c e6       	ldi	r22, 0x6C	; 108
   3e390:	ae 01       	movw	r20, r28
                // Write TFTP Port
		spiWriteWord(REG_S3_PORT0, S3_W_CB, port);
   3e392:	60 df       	rcall	.-320    	; 0x3e254 <spiWriteWord>
   3e394:	81 e0       	ldi	r24, 0x01	; 1
   3e396:	97 e0       	ldi	r25, 0x07	; 7
   3e398:	6c e6       	ldi	r22, 0x6C	; 108
   3e39a:	41 e0       	ldi	r20, 0x01	; 1
   3e39c:	42 df       	rcall	.-380    	; 0x3e222 <spiWriteReg>
		// Open Socket
        	spiWriteReg(REG_S3_CR, S3_W_CB, CR_OPEN);
   3e39e:	81 e0       	ldi	r24, 0x01	; 1
   3e3a0:	97 e0       	ldi	r25, 0x07	; 7
   3e3a2:	68 e6       	ldi	r22, 0x68	; 104
   3e3a4:	6d df       	rcall	.-294    	; 0x3e280 <spiReadReg>
   3e3a6:	88 23       	and	r24, r24
   3e3a8:	d1 f7       	brne	.-12     	; 0x3e39e <sockInit+0x44>
        	while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   3e3aa:	83 e0       	ldi	r24, 0x03	; 3
   3e3ac:	97 e0       	ldi	r25, 0x07	; 7
   3e3ae:	68 e6       	ldi	r22, 0x68	; 104
   3e3b0:	67 df       	rcall	.-306    	; 0x3e280 <spiReadReg>
   3e3b2:	82 32       	cpi	r24, 0x22	; 34
   3e3b4:	29 f0       	breq	.+10     	; 0x3e3c0 <sockInit+0x66>
   3e3b6:	81 e0       	ldi	r24, 0x01	; 1
        		//wait for command to complete	
 		} 
		// Read Status
		if(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP)
   3e3b8:	97 e0       	ldi	r25, 0x07	; 7
   3e3ba:	6c e6       	ldi	r22, 0x6C	; 108
   3e3bc:	40 e1       	ldi	r20, 0x10	; 16
   3e3be:	31 df       	rcall	.-414    	; 0x3e222 <spiWriteReg>
   3e3c0:	83 e0       	ldi	r24, 0x03	; 3
   3e3c2:	97 e0       	ldi	r25, 0x07	; 7
   3e3c4:	68 e6       	ldi	r22, 0x68	; 104
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   3e3c6:	5c df       	rcall	.-328    	; 0x3e280 <spiReadReg>
   3e3c8:	82 32       	cpi	r24, 0x22	; 34
   3e3ca:	a9 f6       	brne	.-86     	; 0x3e376 <sockInit+0x1c>
   3e3cc:	df 91       	pop	r29
   3e3ce:	cf 91       	pop	r28
   3e3d0:	08 95       	ret

0003e3d2 <processPacket>:


		// If socket correctly opened continue
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
   3e3d2:	2f 92       	push	r2
   3e3d4:	3f 92       	push	r3
   3e3d6:	4f 92       	push	r4
   3e3d8:	5f 92       	push	r5
   3e3da:	6f 92       	push	r6
   3e3dc:	7f 92       	push	r7
   3e3de:	8f 92       	push	r8
}
   3e3e0:	9f 92       	push	r9
   3e3e2:	af 92       	push	r10
   3e3e4:	bf 92       	push	r11
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
   3e3e6:	cf 92       	push	r12
   3e3e8:	df 92       	push	r13
   3e3ea:	ef 92       	push	r14
   3e3ec:	ff 92       	push	r15
   3e3ee:	0f 93       	push	r16
   3e3f0:	1f 93       	push	r17
   3e3f2:	cf 93       	push	r28
   3e3f4:	df 93       	push	r29
   3e3f6:	cd b7       	in	r28, 0x3d	; 61
   3e3f8:	de b7       	in	r29, 0x3e	; 62
   3e3fa:	cc 50       	subi	r28, 0x0C	; 12
   3e3fc:	d2 40       	sbci	r29, 0x02	; 2
   3e3fe:	de bf       	out	0x3e, r29	; 62
   3e400:	cd bf       	out	0x3d, r28	; 61
   3e402:	88 e2       	ldi	r24, 0x28	; 40
   3e404:	97 e0       	ldi	r25, 0x07	; 7
   3e406:	68 e6       	ldi	r22, 0x68	; 104
   3e408:	55 df       	rcall	.-342    	; 0x3e2b4 <spiReadWord>
   3e40a:	ac 01       	movw	r20, r24
   3e40c:	00 97       	sbiw	r24, 0x00	; 0
   3e40e:	11 f4       	brne	.+4      	; 0x3e414 <processPacket+0x42>
   3e410:	40 e0       	ldi	r20, 0x00	; 0
   3e412:	58 e7       	ldi	r21, 0x78	; 120
   3e414:	fd e0       	ldi	r31, 0x0D	; 13

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0, S3_R_CB);
   3e416:	cf 2e       	mov	r12, r31
   3e418:	f2 e0       	ldi	r31, 0x02	; 2
   3e41a:	df 2e       	mov	r13, r31
   3e41c:	cc 0e       	add	r12, r28
   3e41e:	dd 1e       	adc	r13, r29
   3e420:	7e 01       	movw	r14, r28

	if(readPointer == 0) readPointer = 0x0000;

#else

	if(readPointer == 0) readPointer += S3_RX_START;
   3e422:	08 94       	sec
   3e424:	e1 1c       	adc	r14, r1
   3e426:	f1 1c       	adc	r15, r1
   3e428:	10 c0       	rjmp	.+32     	; 0x3e44a <processPacket+0x78>


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   3e42a:	8a 01       	movw	r16, r20
   3e42c:	0f 5f       	subi	r16, 0xFF	; 255
   3e42e:	1f 4f       	sbci	r17, 0xFF	; 255
   3e430:	ca 01       	movw	r24, r20
   3e432:	60 e0       	ldi	r22, 0x00	; 0
   3e434:	25 df       	rcall	.-438    	; 0x3e280 <spiReadReg>
   3e436:	d7 01       	movw	r26, r14
   3e438:	8d 93       	st	X+, r24
   3e43a:	7d 01       	movw	r14, r26
   3e43c:	b0 e8       	ldi	r27, 0x80	; 128
   3e43e:	00 30       	cpi	r16, 0x00	; 0
		*bufPtr++ = spiReadReg(readPointer++, S3_RXBUF_CB);

		if(readPointer == 0xFFFF) readPointer = 0x0000; //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
#else

		*bufPtr++ = spiReadReg(readPointer++, 0);
   3e440:	1b 07       	cpc	r17, r27
   3e442:	11 f4       	brne	.+4      	; 0x3e448 <processPacket+0x76>
   3e444:	00 e0       	ldi	r16, 0x00	; 0
   3e446:	18 e7       	ldi	r17, 0x78	; 120
   3e448:	a8 01       	movw	r20, r16
   3e44a:	ec 14       	cp	r14, r12
   3e44c:	fd 04       	cpc	r15, r13
   3e44e:	69 f7       	brne	.-38     	; 0x3e42a <processPacket+0x58>
   3e450:	88 e2       	ldi	r24, 0x28	; 40
   3e452:	97 e0       	ldi	r25, 0x07	; 7

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
   3e454:	6c e6       	ldi	r22, 0x6C	; 108
   3e456:	fe de       	rcall	.-516    	; 0x3e254 <spiWriteWord>
   3e458:	81 e0       	ldi	r24, 0x01	; 1
   3e45a:	97 e0       	ldi	r25, 0x07	; 7
   3e45c:	6c e6       	ldi	r22, 0x6C	; 108
   3e45e:	40 e4       	ldi	r20, 0x40	; 64


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   3e460:	e0 de       	rcall	.-576    	; 0x3e222 <spiWriteReg>

	if(readPointer == 0) readPointer += S3_RX_START;

#endif

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
   3e462:	81 e0       	ldi	r24, 0x01	; 1
   3e464:	97 e0       	ldi	r25, 0x07	; 7
   3e466:	68 e6       	ldi	r22, 0x68	; 104

#endif

	}

	spiWriteWord(REG_S3_RX_RD0, S3_W_CB, readPointer);     // Write back new pointer
   3e468:	0b df       	rcall	.-490    	; 0x3e280 <spiReadReg>
   3e46a:	88 23       	and	r24, r24
   3e46c:	d1 f7       	brne	.-12     	; 0x3e462 <processPacket+0x90>
   3e46e:	8e 01       	movw	r16, r28
   3e470:	0f 5f       	subi	r16, 0xFF	; 255
	spiWriteReg(REG_S3_CR, S3_W_CB, CR_RECV);
   3e472:	1f 4f       	sbci	r17, 0xFF	; 255
   3e474:	ec e0       	ldi	r30, 0x0C	; 12
   3e476:	ee 2e       	mov	r14, r30
   3e478:	e7 e0       	ldi	r30, 0x07	; 7
   3e47a:	fe 2e       	mov	r15, r30
   3e47c:	f8 01       	movw	r30, r16

	while(spiReadReg(REG_S3_CR, S3_R_CB));
   3e47e:	41 91       	ld	r20, Z+
   3e480:	8f 01       	movw	r16, r30
   3e482:	c7 01       	movw	r24, r14
   3e484:	6c e6       	ldi	r22, 0x6C	; 108
   3e486:	cd de       	rcall	.-614    	; 0x3e222 <spiWriteReg>
   3e488:	08 94       	sec
   3e48a:	e1 1c       	adc	r14, r1
   3e48c:	f1 1c       	adc	r15, r1
   3e48e:	f2 e1       	ldi	r31, 0x12	; 18
   3e490:	ef 16       	cp	r14, r31
   3e492:	f7 e0       	ldi	r31, 0x07	; 7
   3e494:	ff 06       	cpc	r15, r31
   3e496:	91 f7       	brne	.-28     	; 0x3e47c <processPacket+0xaa>
   3e498:	ef 80       	ldd	r14, Y+7	; 0x07
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, S3_W_CB, buffer[i]);
   3e49a:	ff 24       	eor	r15, r15
   3e49c:	fe 2c       	mov	r15, r14
   3e49e:	ee 24       	eor	r14, r14
   3e4a0:	88 85       	ldd	r24, Y+8	; 0x08
   3e4a2:	e8 0e       	add	r14, r24
   3e4a4:	f1 1c       	adc	r15, r1
   3e4a6:	89 85       	ldd	r24, Y+9	; 0x09
   3e4a8:	90 e0       	ldi	r25, 0x00	; 0
   3e4aa:	98 2f       	mov	r25, r24
   3e4ac:	88 27       	eor	r24, r24
   3e4ae:	2a 85       	ldd	r18, Y+10	; 0x0a
   3e4b0:	82 0f       	add	r24, r18
   3e4b2:	91 1d       	adc	r25, r1
   3e4b4:	0b 85       	ldd	r16, Y+11	; 0x0b
   3e4b6:	10 e0       	ldi	r17, 0x00	; 0

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
   3e4b8:	10 2f       	mov	r17, r16
   3e4ba:	00 27       	eor	r16, r16
   3e4bc:	2c 85       	ldd	r18, Y+12	; 0x0c
   3e4be:	02 0f       	add	r16, r18
   3e4c0:	11 1d       	adc	r17, r1
   3e4c2:	83 30       	cpi	r24, 0x03	; 3
   3e4c4:	91 05       	cpc	r25, r1
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
   3e4c6:	91 f4       	brne	.+36     	; 0x3e4ec <processPacket+0x11a>
   3e4c8:	21 e0       	ldi	r18, 0x01	; 1
   3e4ca:	09 3f       	cpi	r16, 0xF9	; 249
   3e4cc:	12 07       	cpc	r17, r18
   3e4ce:	60 f4       	brcc	.+24     	; 0x3e4e8 <processPacket+0x116>
   3e4d0:	20 91 20 02 	lds	r18, 0x0220
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
   3e4d4:	30 91 21 02 	lds	r19, 0x0221
   3e4d8:	02 17       	cp	r16, r18
   3e4da:	13 07       	cpc	r17, r19
   3e4dc:	28 f0       	brcs	.+10     	; 0x3e4e8 <processPacket+0x116>
   3e4de:	2f 5f       	subi	r18, 0xFF	; 255
   3e4e0:	3f 4f       	sbci	r19, 0xFF	; 255
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
   3e4e2:	20 17       	cp	r18, r16
   3e4e4:	31 07       	cpc	r19, r17
   3e4e6:	10 f4       	brcc	.+4      	; 0x3e4ec <processPacket+0x11a>
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
   3e4e8:	80 e0       	ldi	r24, 0x00	; 0
   3e4ea:	90 e0       	ldi	r25, 0x00	; 0
   3e4ec:	a5 e0       	ldi	r26, 0x05	; 5
   3e4ee:	ea 16       	cp	r14, r26
   3e4f0:	a2 e0       	ldi	r26, 0x02	; 2
   3e4f2:	fa 06       	cpc	r15, r26
   3e4f4:	08 f0       	brcs	.+2      	; 0x3e4f8 <processPacket+0x126>
   3e4f6:	dd c0       	rjmp	.+442    	; 0x3e6b2 <processPacket+0x2e0>
   3e4f8:	83 30       	cpi	r24, 0x03	; 3
   3e4fa:	91 05       	cpc	r25, r1
   3e4fc:	29 f1       	breq	.+74     	; 0x3e548 <processPacket+0x176>
   3e4fe:	84 30       	cpi	r24, 0x04	; 4
   3e500:	91 05       	cpc	r25, r1
   3e502:	48 f4       	brcc	.+18     	; 0x3e516 <processPacket+0x144>
   3e504:	81 30       	cpi	r24, 0x01	; 1
   3e506:	91 05       	cpc	r25, r1
		tftpOpcode = TFTP_OPCODE_UKN;
   3e508:	09 f4       	brne	.+2      	; 0x3e50c <processPacket+0x13a>
   3e50a:	da c0       	rjmp	.+436    	; 0x3e6c0 <processPacket+0x2ee>

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   3e50c:	82 30       	cpi	r24, 0x02	; 2
   3e50e:	91 05       	cpc	r25, r1
   3e510:	09 f0       	breq	.+2      	; 0x3e514 <processPacket+0x142>
   3e512:	cf c0       	rjmp	.+414    	; 0x3e6b2 <processPacket+0x2e0>
   3e514:	05 c0       	rjmp	.+10     	; 0x3e520 <processPacket+0x14e>
   3e516:	86 30       	cpi	r24, 0x06	; 6

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   3e518:	91 05       	cpc	r25, r1
   3e51a:	08 f0       	brcs	.+2      	; 0x3e51e <processPacket+0x14c>
   3e51c:	ca c0       	rjmp	.+404    	; 0x3e6b2 <processPacket+0x2e0>
   3e51e:	d0 c0       	rjmp	.+416    	; 0x3e6c0 <processPacket+0x2ee>
   3e520:	4b d2       	rcall	.+1174   	; 0x3e9b8 <resetTick>
   3e522:	82 e0       	ldi	r24, 0x02	; 2
   3e524:	90 e0       	ldi	r25, 0x00	; 0
   3e526:	6f ef       	ldi	r22, 0xFF	; 255
   3e528:	57 d5       	rcall	.+2734   	; 0x3efd8 <__eewr_byte_m2560>
   3e52a:	80 91 28 02 	lds	r24, 0x0228
   3e52e:	90 91 29 02 	lds	r25, 0x0229
   3e532:	13 df       	rcall	.-474    	; 0x3e35a <sockInit>
   3e534:	10 92 21 02 	sts	0x0221, r1
   3e538:	10 92 20 02 	sts	0x0220, r1
   3e53c:	10 92 23 02 	sts	0x0223, r1
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
   3e540:	10 92 22 02 	sts	0x0222, r1

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
   3e544:	02 e0       	ldi	r16, 0x02	; 2
   3e546:	bf c0       	rjmp	.+382    	; 0x3e6c6 <processPacket+0x2f4>
   3e548:	37 d2       	rcall	.+1134   	; 0x3e9b8 <resetTick>
   3e54a:	9c ef       	ldi	r25, 0xFC	; 252
   3e54c:	89 2e       	mov	r8, r25

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3e54e:	9f ef       	ldi	r25, 0xFF	; 255
   3e550:	99 2e       	mov	r9, r25
   3e552:	8e 0c       	add	r8, r14
   3e554:	9f 1c       	adc	r9, r15
   3e556:	10 93 23 02 	sts	0x0223, r17
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
   3e55a:	00 93 22 02 	sts	0x0222, r16
   3e55e:	01 50       	subi	r16, 0x01	; 1
   3e560:	10 40       	sbci	r17, 0x00	; 0
   3e562:	68 01       	movw	r12, r16
   3e564:	ee 24       	eor	r14, r14
   3e566:	ff 24       	eor	r15, r15
   3e568:	29 e0       	ldi	r18, 0x09	; 9
			returnCode = ACK; // Send back acknowledge for packet 0
   3e56a:	cc 0c       	add	r12, r12
			break;
   3e56c:	dd 1c       	adc	r13, r13

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
   3e56e:	ee 1c       	adc	r14, r14
   3e570:	ff 1c       	adc	r15, r15

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
   3e572:	2a 95       	dec	r18
   3e574:	d1 f7       	brne	.-12     	; 0x3e56a <processPacket+0x198>
   3e576:	8f ef       	ldi	r24, 0xFF	; 255
   3e578:	9f ef       	ldi	r25, 0xFF	; 255
   3e57a:	a0 e0       	ldi	r26, 0x00	; 0
   3e57c:	b0 e0       	ldi	r27, 0x00	; 0
			lastPacket = tftpBlock;
   3e57e:	c8 22       	and	r12, r24
   3e580:	d9 22       	and	r13, r25
   3e582:	ea 22       	and	r14, r26
   3e584:	fb 22       	and	r15, r27
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
   3e586:	00 0f       	add	r16, r16
   3e588:	01 2f       	mov	r16, r17
   3e58a:	00 1f       	adc	r16, r16
   3e58c:	11 0b       	sbc	r17, r17
   3e58e:	11 95       	neg	r17
   3e590:	20 e0       	ldi	r18, 0x00	; 0
   3e592:	30 e0       	ldi	r19, 0x00	; 0
   3e594:	98 01       	movw	r18, r16
   3e596:	11 27       	eor	r17, r17
   3e598:	00 27       	eor	r16, r16
   3e59a:	c0 2a       	or	r12, r16
   3e59c:	d1 2a       	or	r13, r17
   3e59e:	e2 2a       	or	r14, r18
   3e5a0:	f3 2a       	or	r15, r19
   3e5a2:	c4 01       	movw	r24, r8
   3e5a4:	a0 e0       	ldi	r26, 0x00	; 0
   3e5a6:	b0 e0       	ldi	r27, 0x00	; 0
   3e5a8:	8c 0d       	add	r24, r12
   3e5aa:	9d 1d       	adc	r25, r13
   3e5ac:	ae 1d       	adc	r26, r14
   3e5ae:	bf 1d       	adc	r27, r15
   3e5b0:	81 30       	cpi	r24, 0x01	; 1
   3e5b2:	e0 ef       	ldi	r30, 0xF0	; 240
   3e5b4:	9e 07       	cpc	r25, r30
   3e5b6:	e3 e0       	ldi	r30, 0x03	; 3
   3e5b8:	ae 07       	cpc	r26, r30
   3e5ba:	e0 e0       	ldi	r30, 0x00	; 0
   3e5bc:	be 07       	cpc	r27, r30
   3e5be:	08 f0       	brcs	.+2      	; 0x3e5c2 <processPacket+0x1f0>
   3e5c0:	81 c0       	rjmp	.+258    	; 0x3e6c4 <processPacket+0x2f2>
   3e5c2:	f0 e0       	ldi	r31, 0x00	; 0
   3e5c4:	8f 16       	cp	r8, r31
   3e5c6:	f2 e0       	ldi	r31, 0x02	; 2
   3e5c8:	9f 06       	cpc	r9, r31
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
   3e5ca:	10 f4       	brcc	.+4      	; 0x3e5d0 <processPacket+0x1fe>
   3e5cc:	04 e0       	ldi	r16, 0x04	; 4
   3e5ce:	05 c0       	rjmp	.+10     	; 0x3e5da <processPacket+0x208>
   3e5d0:	02 e0       	ldi	r16, 0x02	; 2
   3e5d2:	03 c0       	rjmp	.+6      	; 0x3e5da <processPacket+0x208>
   3e5d4:	08 94       	sec
   3e5d6:	81 1c       	adc	r8, r1
   3e5d8:	91 1c       	adc	r9, r1
   3e5da:	88 20       	and	r8, r8
   3e5dc:	d9 f7       	brne	.-10     	; 0x3e5d4 <processPacket+0x202>
   3e5de:	c1 14       	cp	r12, r1
   3e5e0:	d1 04       	cpc	r13, r1
   3e5e2:	e1 04       	cpc	r14, r1
   3e5e4:	f1 04       	cpc	r15, r1
   3e5e6:	19 f4       	brne	.+6      	; 0x3e5ee <processPacket+0x21c>
   3e5e8:	ce 01       	movw	r24, r28
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
   3e5ea:	0d 96       	adiw	r24, 0x0d	; 13
   3e5ec:	81 d1       	rcall	.+770    	; 0x3e8f0 <validImage>
   3e5ee:	fe e0       	ldi	r31, 0x0E	; 14
   3e5f0:	af 2e       	mov	r10, r31
   3e5f2:	b1 2c       	mov	r11, r1
   3e5f4:	ac 0e       	add	r10, r28
   3e5f6:	bd 1e       	adc	r11, r29
				else returnCode = ACK;
   3e5f8:	20 e0       	ldi	r18, 0x00	; 0
   3e5fa:	30 e0       	ldi	r19, 0x00	; 0

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
   3e5fc:	11 e0       	ldi	r17, 0x01	; 1
   3e5fe:	41 2c       	mov	r4, r1
   3e600:	af ef       	ldi	r26, 0xFF	; 255
   3e602:	5a 2e       	mov	r5, r26
   3e604:	af ef       	ldi	r26, 0xFF	; 255
				DBG_TFTP(
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
   3e606:	6a 2e       	mov	r6, r26
   3e608:	af ef       	ldi	r26, 0xFF	; 255
   3e60a:	7a 2e       	mov	r7, r26
   3e60c:	4c 0c       	add	r4, r12
   3e60e:	5d 1c       	adc	r5, r13
					// First sector - validate
					if(!validImage(pageBase)) {
   3e610:	6e 1c       	adc	r6, r14
   3e612:	7f 1c       	adc	r7, r15
   3e614:	b3 e0       	ldi	r27, 0x03	; 3
   3e616:	3b 2e       	mov	r3, r27
   3e618:	85 e0       	ldi	r24, 0x05	; 5
   3e61a:	28 2e       	mov	r2, r24
   3e61c:	3f c0       	rjmp	.+126    	; 0x3e69c <processPacket+0x2ca>
   3e61e:	a9 01       	movw	r20, r18
   3e620:	60 e0       	ldi	r22, 0x00	; 0
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3e622:	70 e0       	ldi	r23, 0x00	; 0
   3e624:	4c 0d       	add	r20, r12
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3e626:	5d 1d       	adc	r21, r13
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3e628:	6e 1d       	adc	r22, r14
   3e62a:	7f 1d       	adc	r23, r15
   3e62c:	d5 01       	movw	r26, r10
   3e62e:	8c 91       	ld	r24, X
   3e630:	90 e0       	ldi	r25, 0x00	; 0
   3e632:	b8 2f       	mov	r27, r24
   3e634:	aa 27       	eor	r26, r26
   3e636:	f5 01       	movw	r30, r10
   3e638:	31 97       	sbiw	r30, 0x01	; 1
   3e63a:	80 81       	ld	r24, Z
   3e63c:	90 e0       	ldi	r25, 0x00	; 0
   3e63e:	a8 2b       	or	r26, r24
   3e640:	b9 2b       	or	r27, r25
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3e642:	0d 01       	movw	r0, r26
   3e644:	fa 01       	movw	r30, r20
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3e646:	60 93 5b 00 	sts	0x005B, r22
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3e64a:	10 93 57 00 	sts	0x0057, r17
   3e64e:	e8 95       	spm
   3e650:	11 24       	eor	r1, r1
   3e652:	2e 5f       	subi	r18, 0xFE	; 254
   3e654:	3f 4f       	sbci	r19, 0xFF	; 255
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   3e656:	22 23       	and	r18, r18
   3e658:	e9 f4       	brne	.+58     	; 0x3e694 <processPacket+0x2c2>
   3e65a:	c9 01       	movw	r24, r18
   3e65c:	a0 e0       	ldi	r26, 0x00	; 0
   3e65e:	b0 e0       	ldi	r27, 0x00	; 0


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   3e660:	84 0d       	add	r24, r4
   3e662:	95 1d       	adc	r25, r5
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   3e664:	a6 1d       	adc	r26, r6
   3e666:	b7 1d       	adc	r27, r7
   3e668:	fc 01       	movw	r30, r24
   3e66a:	a0 93 5b 00 	sts	0x005B, r26
					boot_page_fill(writeAddr + offset, writeValue);
   3e66e:	30 92 57 00 	sts	0x0057, r3
   3e672:	e8 95       	spm
   3e674:	07 b6       	in	r0, 0x37	; 55
   3e676:	00 fc       	sbrc	r0, 0
   3e678:	fd cf       	rjmp	.-6      	; 0x3e674 <processPacket+0x2a2>
   3e67a:	fc 01       	movw	r30, r24
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
   3e67c:	a0 93 5b 00 	sts	0x005B, r26

					if(offset % SPM_PAGESIZE == 0) {
   3e680:	20 92 57 00 	sts	0x0057, r2
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3e684:	e8 95       	spm
   3e686:	07 b6       	in	r0, 0x37	; 55
   3e688:	00 fc       	sbrc	r0, 0
   3e68a:	fd cf       	rjmp	.-6      	; 0x3e686 <processPacket+0x2b4>
   3e68c:	b1 e1       	ldi	r27, 0x11	; 17
   3e68e:	b0 93 57 00 	sts	0x0057, r27
   3e692:	e8 95       	spm
   3e694:	e2 e0       	ldi	r30, 0x02	; 2
   3e696:	f0 e0       	ldi	r31, 0x00	; 0
   3e698:	ae 0e       	add	r10, r30
   3e69a:	bf 1e       	adc	r11, r31
   3e69c:	28 15       	cp	r18, r8
						boot_spm_busy_wait();
   3e69e:	39 05       	cpc	r19, r9
   3e6a0:	08 f4       	brcc	.+2      	; 0x3e6a4 <processPacket+0x2d2>
   3e6a2:	bd cf       	rjmp	.-134    	; 0x3e61e <processPacket+0x24c>
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3e6a4:	04 30       	cpi	r16, 0x04	; 4
   3e6a6:	79 f4       	brne	.+30     	; 0x3e6c6 <processPacket+0x2f4>
   3e6a8:	82 e0       	ldi	r24, 0x02	; 2
   3e6aa:	90 e0       	ldi	r25, 0x00	; 0
   3e6ac:	6e ee       	ldi	r22, 0xEE	; 238
   3e6ae:	94 d4       	rcall	.+2344   	; 0x3efd8 <__eewr_byte_m2560>
						boot_spm_busy_wait();
   3e6b0:	0a c0       	rjmp	.+20     	; 0x3e6c6 <processPacket+0x2f4>
   3e6b2:	80 91 28 02 	lds	r24, 0x0228
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   3e6b6:	90 91 29 02 	lds	r25, 0x0229
   3e6ba:	4f de       	rcall	.-866    	; 0x3e35a <sockInit>
   3e6bc:	01 e0       	ldi	r16, 0x01	; 1
   3e6be:	03 c0       	rjmp	.+6      	; 0x3e6c6 <processPacket+0x2f4>
   3e6c0:	00 e0       	ldi	r16, 0x00	; 0
   3e6c2:	01 c0       	rjmp	.+2      	; 0x3e6c6 <processPacket+0x2f4>
   3e6c4:	03 e0       	ldi	r16, 0x03	; 3
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3e6c6:	80 2f       	mov	r24, r16
   3e6c8:	c4 5f       	subi	r28, 0xF4	; 244
   3e6ca:	dd 4f       	sbci	r29, 0xFD	; 253
   3e6cc:	de bf       	out	0x3e, r29	; 62
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
   3e6ce:	cd bf       	out	0x3d, r28	; 61
   3e6d0:	df 91       	pop	r29
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3e6d2:	cf 91       	pop	r28
   3e6d4:	1f 91       	pop	r17
   3e6d6:	0f 91       	pop	r16
   3e6d8:	ff 90       	pop	r15
   3e6da:	ef 90       	pop	r14
   3e6dc:	df 90       	pop	r13
			)

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3e6de:	cf 90       	pop	r12
   3e6e0:	bf 90       	pop	r11
   3e6e2:	af 90       	pop	r10
   3e6e4:	9f 90       	pop	r9
   3e6e6:	8f 90       	pop	r8
   3e6e8:	7f 90       	pop	r7
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
   3e6ea:	6f 90       	pop	r6
			break;
   3e6ec:	5f 90       	pop	r5
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
   3e6ee:	4f 90       	pop	r4
   3e6f0:	3f 90       	pop	r3
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)

				returnCode = ERROR_FULL;
   3e6f2:	2f 90       	pop	r2
			break;

	}

	return(returnCode);
}
   3e6f4:	08 95       	ret

0003e6f6 <tftpInit>:
   3e6f6:	cf 93       	push	r28
   3e6f8:	85 e4       	ldi	r24, 0x45	; 69
   3e6fa:	90 e0       	ldi	r25, 0x00	; 0
   3e6fc:	2e de       	rcall	.-932    	; 0x3e35a <sockInit>
   3e6fe:	87 e1       	ldi	r24, 0x17	; 23
   3e700:	90 e0       	ldi	r25, 0x00	; 0
   3e702:	62 d4       	rcall	.+2244   	; 0x3efc8 <__eerd_byte_m2560>
   3e704:	8b 3b       	cpi	r24, 0xBB	; 187
   3e706:	91 f4       	brne	.+36     	; 0x3e72c <tftpInit+0x36>
   3e708:	89 e1       	ldi	r24, 0x19	; 25
   3e70a:	90 e0       	ldi	r25, 0x00	; 0
   3e70c:	5d d4       	rcall	.+2234   	; 0x3efc8 <__eerd_byte_m2560>
   3e70e:	c8 2f       	mov	r28, r24
   3e710:	88 e1       	ldi	r24, 0x18	; 24
   3e712:	90 e0       	ldi	r25, 0x00	; 0
   3e714:	59 d4       	rcall	.+2226   	; 0x3efc8 <__eerd_byte_m2560>
   3e716:	2c 2f       	mov	r18, r28
   3e718:	30 e0       	ldi	r19, 0x00	; 0
   3e71a:	32 2f       	mov	r19, r18
   3e71c:	22 27       	eor	r18, r18
   3e71e:	28 0f       	add	r18, r24
   3e720:	31 1d       	adc	r19, r1
   3e722:	30 93 29 02 	sts	0x0229, r19
 * Initializes the network controller
 */
void tftpInit(void)
{
	// Open socket
	sockInit(TFTP_PORT);
   3e726:	20 93 28 02 	sts	0x0228, r18
   3e72a:	06 c0       	rjmp	.+12     	; 0x3e738 <tftpInit+0x42>
   3e72c:	89 e7       	ldi	r24, 0x79	; 121

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
   3e72e:	97 eb       	ldi	r25, 0xB7	; 183
   3e730:	90 93 29 02 	sts	0x0229, r25
   3e734:	80 93 28 02 	sts	0x0228, r24
   3e738:	cf 91       	pop	r28
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
   3e73a:	08 95       	ret

0003e73c <tftpPoll>:
   3e73c:	af 92       	push	r10
   3e73e:	bf 92       	push	r11
   3e740:	cf 92       	push	r12
   3e742:	df 92       	push	r13
   3e744:	ff 92       	push	r15
   3e746:	0f 93       	push	r16
   3e748:	1f 93       	push	r17
   3e74a:	cf 93       	push	r28
   3e74c:	df 93       	push	r29
   3e74e:	cd b7       	in	r28, 0x3d	; 61
   3e750:	de b7       	in	r29, 0x3e	; 62
   3e752:	c5 56       	subi	r28, 0x65	; 101
   3e754:	d0 40       	sbci	r29, 0x00	; 0
   3e756:	de bf       	out	0x3e, r29	; 62
   3e758:	cd bf       	out	0x3d, r28	; 61
   3e75a:	86 e2       	ldi	r24, 0x26	; 38
   3e75c:	97 e0       	ldi	r25, 0x07	; 7
   3e75e:	68 e6       	ldi	r22, 0x68	; 104
   3e760:	a9 dd       	rcall	.-1198   	; 0x3e2b4 <spiReadWord>
	else
		tftpTransferPort = TFTP_DATA_PORT;
   3e762:	00 97       	sbiw	r24, 0x00	; 0
   3e764:	09 f4       	brne	.+2      	; 0x3e768 <tftpPoll+0x2c>
   3e766:	b5 c0       	rjmp	.+362    	; 0x3e8d2 <tftpPoll+0x196>
   3e768:	81 e0       	ldi	r24, 0x01	; 1
   3e76a:	80 93 2b 02 	sts	0x022B, r24
#else
		tracePGMlnTftp(mDebugTftp_PORT);
		tracenum(tftpTransferPort);
#endif
	)
}
   3e76e:	0e c0       	rjmp	.+28     	; 0x3e78c <tftpPoll+0x50>
   3e770:	82 e0       	ldi	r24, 0x02	; 2

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
   3e772:	97 e0       	ldi	r25, 0x07	; 7
   3e774:	6c e6       	ldi	r22, 0x6C	; 108
   3e776:	44 e0       	ldi	r20, 0x04	; 4
   3e778:	54 dd       	rcall	.-1368   	; 0x3e222 <spiWriteReg>
   3e77a:	8f ef       	ldi	r24, 0xFF	; 255
   3e77c:	97 e8       	ldi	r25, 0x87	; 135
   3e77e:	a3 e1       	ldi	r26, 0x13	; 19
   3e780:	81 50       	subi	r24, 0x01	; 1
   3e782:	90 40       	sbci	r25, 0x00	; 0
   3e784:	a0 40       	sbci	r26, 0x00	; 0
   3e786:	e1 f7       	brne	.-8      	; 0x3e780 <tftpPoll+0x44>
   3e788:	00 c0       	rjmp	.+0      	; 0x3e78a <tftpPoll+0x4e>
   3e78a:	00 00       	nop
   3e78c:	82 e0       	ldi	r24, 0x02	; 2
   3e78e:	97 e0       	ldi	r25, 0x07	; 7
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
   3e790:	68 e6       	ldi	r22, 0x68	; 104
   3e792:	76 dd       	rcall	.-1300   	; 0x3e280 <spiReadReg>
   3e794:	82 fd       	sbrc	r24, 2
   3e796:	ec cf       	rjmp	.-40     	; 0x3e770 <tftpPoll+0x34>
   3e798:	1c de       	rcall	.-968    	; 0x3e3d2 <processPacket>
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
   3e79a:	f8 2e       	mov	r15, r24
   3e79c:	84 e2       	ldi	r24, 0x24	; 36
   3e79e:	97 e0       	ldi	r25, 0x07	; 7
		tftpFlashing = TRUE;
   3e7a0:	60 e0       	ldi	r22, 0x00	; 0
   3e7a2:	88 dd       	rcall	.-1264   	; 0x3e2b4 <spiReadWord>
   3e7a4:	a1 2c       	mov	r10, r1

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   3e7a6:	18 e5       	ldi	r17, 0x58	; 88
			spiWriteReg(REG_S3_IR, S3_W_CB, IR_RECV);
   3e7a8:	b1 2e       	mov	r11, r17
   3e7aa:	a8 0e       	add	r10, r24
   3e7ac:	b9 1e       	adc	r11, r25
   3e7ae:	92 e0       	ldi	r25, 0x02	; 2
   3e7b0:	f9 16       	cp	r15, r25
   3e7b2:	09 f4       	brne	.+2      	; 0x3e7b6 <tftpPoll+0x7a>
   3e7b4:	3e c0       	rjmp	.+124    	; 0x3e832 <tftpPoll+0xf6>
   3e7b6:	9f 15       	cp	r25, r15
   3e7b8:	20 f0       	brcs	.+8      	; 0x3e7c2 <tftpPoll+0x86>
   3e7ba:	a1 e0       	ldi	r26, 0x01	; 1
   3e7bc:	fa 16       	cp	r15, r26
   3e7be:	41 f4       	brne	.+16     	; 0x3e7d0 <tftpPoll+0x94>
   3e7c0:	1a c0       	rjmp	.+52     	; 0x3e7f6 <tftpPoll+0xba>
   3e7c2:	b3 e0       	ldi	r27, 0x03	; 3
   3e7c4:	fb 16       	cp	r15, r27
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   3e7c6:	31 f1       	breq	.+76     	; 0x3e814 <tftpPoll+0xd8>
   3e7c8:	e4 e0       	ldi	r30, 0x04	; 4
   3e7ca:	fe 16       	cp	r15, r30
   3e7cc:	09 f4       	brne	.+2      	; 0x3e7d0 <tftpPoll+0x94>
   3e7ce:	40 c0       	rjmp	.+128    	; 0x3e850 <tftpPoll+0x114>
   3e7d0:	4c ef       	ldi	r20, 0xFC	; 252
   3e7d2:	50 ee       	ldi	r21, 0xE0	; 224
		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
		response = processPacket(packetSize);
#else
		response = processPacket();
   3e7d4:	60 e0       	ldi	r22, 0x00	; 0
   3e7d6:	70 e0       	ldi	r23, 0x00	; 0
   3e7d8:	40 50       	subi	r20, 0x00	; 0
	uint16_t writePointer;
	
#if (W5500 > 0)
	writePointer = spiReadWord(REG_S3_TX_WR0, S3_R_CB);
#else
	writePointer = spiReadWord(REG_S3_TX_WR0, 0) + S3_TX_START;
   3e7da:	50 40       	sbci	r21, 0x00	; 0
   3e7dc:	6d 4f       	sbci	r22, 0xFD	; 253
   3e7de:	7f 4f       	sbci	r23, 0xFF	; 255
   3e7e0:	ce 01       	movw	r24, r28
   3e7e2:	01 96       	adiw	r24, 0x01	; 1
   3e7e4:	2a e0       	ldi	r18, 0x0A	; 10
   3e7e6:	30 e0       	ldi	r19, 0x00	; 0
   3e7e8:	e6 d3       	rcall	.+1996   	; 0x3efb6 <memcpy_PF>
   3e7ea:	2a e0       	ldi	r18, 0x0A	; 10
   3e7ec:	6e 01       	movw	r12, r28
#endif


	switch(response) {
   3e7ee:	08 94       	sec
   3e7f0:	c1 1c       	adc	r12, r1
   3e7f2:	d1 1c       	adc	r13, r1
   3e7f4:	38 c0       	rjmp	.+112    	; 0x3e866 <tftpPoll+0x12a>
   3e7f6:	41 e1       	ldi	r20, 0x11	; 17
   3e7f8:	51 ee       	ldi	r21, 0xE1	; 225
   3e7fa:	60 e0       	ldi	r22, 0x00	; 0
   3e7fc:	70 e0       	ldi	r23, 0x00	; 0
   3e7fe:	40 50       	subi	r20, 0x00	; 0
   3e800:	50 40       	sbci	r21, 0x00	; 0
   3e802:	6d 4f       	sbci	r22, 0xFD	; 253
   3e804:	7f 4f       	sbci	r23, 0xFF	; 255
   3e806:	ce 01       	movw	r24, r28
   3e808:	01 96       	adiw	r24, 0x01	; 1
   3e80a:	2c e0       	ldi	r18, 0x0C	; 12
   3e80c:	30 e0       	ldi	r19, 0x00	; 0
   3e80e:	d3 d3       	rcall	.+1958   	; 0x3efb6 <memcpy_PF>

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
   3e810:	2c e0       	ldi	r18, 0x0C	; 12
   3e812:	ec cf       	rjmp	.-40     	; 0x3e7ec <tftpPoll+0xb0>
   3e814:	47 e0       	ldi	r20, 0x07	; 7
   3e816:	51 ee       	ldi	r21, 0xE1	; 225
   3e818:	60 e0       	ldi	r22, 0x00	; 0
   3e81a:	70 e0       	ldi	r23, 0x00	; 0
   3e81c:	40 50       	subi	r20, 0x00	; 0
   3e81e:	50 40       	sbci	r21, 0x00	; 0
   3e820:	6d 4f       	sbci	r22, 0xFD	; 253
   3e822:	7f 4f       	sbci	r23, 0xFF	; 255
   3e824:	ce 01       	movw	r24, r28
   3e826:	01 96       	adiw	r24, 0x01	; 1
   3e828:	29 e0       	ldi	r18, 0x09	; 9
   3e82a:	30 e0       	ldi	r19, 0x00	; 0
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
   3e82c:	c4 d3       	rcall	.+1928   	; 0x3efb6 <memcpy_PF>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   3e82e:	29 e0       	ldi	r18, 0x09	; 9
   3e830:	dd cf       	rjmp	.-70     	; 0x3e7ec <tftpPoll+0xb0>
   3e832:	80 91 22 02 	lds	r24, 0x0222
   3e836:	90 91 23 02 	lds	r25, 0x0223

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
   3e83a:	20 91 20 02 	lds	r18, 0x0220
   3e83e:	30 91 21 02 	lds	r19, 0x0221
   3e842:	28 17       	cp	r18, r24
   3e844:	39 07       	cpc	r19, r25
   3e846:	20 f4       	brcc	.+8      	; 0x3e850 <tftpPoll+0x114>
   3e848:	90 93 21 02 	sts	0x0221, r25
   3e84c:	80 93 20 02 	sts	0x0220, r24
   3e850:	19 82       	std	Y+1, r1	; 0x01
   3e852:	84 e0       	ldi	r24, 0x04	; 4
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
   3e854:	8a 83       	std	Y+2, r24	; 0x02
   3e856:	80 91 22 02 	lds	r24, 0x0222

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
   3e85a:	90 91 23 02 	lds	r25, 0x0223
   3e85e:	9b 83       	std	Y+3, r25	; 0x03
   3e860:	8c 83       	std	Y+4, r24	; 0x04
   3e862:	24 e0       	ldi	r18, 0x04	; 4
   3e864:	c3 cf       	rjmp	.-122    	; 0x3e7ec <tftpPoll+0xb0>
   3e866:	85 01       	movw	r16, r10
   3e868:	0f 5f       	subi	r16, 0xFF	; 255
   3e86a:	1f 4f       	sbci	r17, 0xFF	; 255
   3e86c:	d6 01       	movw	r26, r12
   3e86e:	4d 91       	ld	r20, X+
   3e870:	6d 01       	movw	r12, r26
   3e872:	c5 01       	movw	r24, r10
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
   3e874:	64 e7       	ldi	r22, 0x74	; 116
   3e876:	a6 96       	adiw	r28, 0x26	; 38
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
   3e878:	2f af       	sts	0x7f, r18
   3e87a:	a6 97       	sbiw	r28, 0x26	; 38
   3e87c:	d2 dc       	rcall	.-1628   	; 0x3e222 <spiWriteReg>
   3e87e:	a6 96       	adiw	r28, 0x26	; 38
   3e880:	2f ad       	sts	0x6f, r18
   3e882:	a6 97       	sbiw	r28, 0x26	; 38
   3e884:	b0 e6       	ldi	r27, 0x60	; 96
   3e886:	00 30       	cpi	r16, 0x00	; 0
   3e888:	1b 07       	cpc	r17, r27
   3e88a:	11 f0       	breq	.+4      	; 0x3e890 <tftpPoll+0x154>
   3e88c:	58 01       	movw	r10, r16
   3e88e:	03 c0       	rjmp	.+6      	; 0x3e896 <tftpPoll+0x15a>
   3e890:	a1 2c       	mov	r10, r1
   3e892:	b8 e5       	ldi	r27, 0x58	; 88
   3e894:	bb 2e       	mov	r11, r27
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
   3e896:	21 50       	subi	r18, 0x01	; 1
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
   3e898:	31 f7       	brne	.-52     	; 0x3e866 <tftpPoll+0x12a>
   3e89a:	a5 01       	movw	r20, r10
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
   3e89c:	40 50       	subi	r20, 0x00	; 0
   3e89e:	58 45       	sbci	r21, 0x58	; 88
   3e8a0:	84 e2       	ldi	r24, 0x24	; 36
   3e8a2:	97 e0       	ldi	r25, 0x07	; 7
   3e8a4:	6c e6       	ldi	r22, 0x6C	; 108
			*txPtr = lastPacket & 0xff;
   3e8a6:	d6 dc       	rcall	.-1620   	; 0x3e254 <spiWriteWord>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   3e8a8:	81 e0       	ldi	r24, 0x01	; 1
   3e8aa:	97 e0       	ldi	r25, 0x07	; 7
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, S3_TXBUF_CB, *txPtr++);
   3e8ac:	6c e6       	ldi	r22, 0x6C	; 108
   3e8ae:	40 e2       	ldi	r20, 0x20	; 32
   3e8b0:	b8 dc       	rcall	.-1680   	; 0x3e222 <spiWriteReg>
   3e8b2:	81 e0       	ldi	r24, 0x01	; 1
   3e8b4:	97 e0       	ldi	r25, 0x07	; 7
   3e8b6:	68 e6       	ldi	r22, 0x68	; 104
   3e8b8:	e3 dc       	rcall	.-1594   	; 0x3e280 <spiReadReg>
   3e8ba:	88 23       	and	r24, r24
   3e8bc:	d1 f7       	brne	.-12     	; 0x3e8b2 <tftpPoll+0x176>
   3e8be:	e4 e0       	ldi	r30, 0x04	; 4
   3e8c0:	fe 16       	cp	r15, r30
   3e8c2:	39 f4       	brne	.+14     	; 0x3e8d2 <tftpPoll+0x196>
   3e8c4:	81 e0       	ldi	r24, 0x01	; 1
		if(writePointer == 0xFFFF) writePointer = 0x0000;  //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
   3e8c6:	97 e0       	ldi	r25, 0x07	; 7
   3e8c8:	6c e6       	ldi	r22, 0x6C	; 108
   3e8ca:	40 e1       	ldi	r20, 0x10	; 16
   3e8cc:	aa dc       	rcall	.-1708   	; 0x3e222 <spiWriteReg>
   3e8ce:	80 e0       	ldi	r24, 0x00	; 0
   3e8d0:	01 c0       	rjmp	.+2      	; 0x3e8d4 <tftpPoll+0x198>
   3e8d2:	81 e0       	ldi	r24, 0x01	; 1
   3e8d4:	cb 59       	subi	r28, 0x9B	; 155
   3e8d6:	df 4f       	sbci	r29, 0xFF	; 255
   3e8d8:	de bf       	out	0x3e, r29	; 62
   3e8da:	cd bf       	out	0x3d, r28	; 61
   3e8dc:	df 91       	pop	r29
   3e8de:	cf 91       	pop	r28
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
   3e8e0:	1f 91       	pop	r17
	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer - S3_TX_START);
   3e8e2:	0f 91       	pop	r16
   3e8e4:	ff 90       	pop	r15
   3e8e6:	df 90       	pop	r13
   3e8e8:	cf 90       	pop	r12
   3e8ea:	bf 90       	pop	r11
   3e8ec:	af 90       	pop	r10
   3e8ee:	08 95       	ret

0003e8f0 <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
   3e8f0:	fc 01       	movw	r30, r24
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3e8f2:	80 e0       	ldi	r24, 0x00	; 0

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
   3e8f4:	90 81       	ld	r25, Z
   3e8f6:	9c 30       	cpi	r25, 0x0C	; 12
   3e8f8:	49 f4       	brne	.+18     	; 0x3e90c <validImage+0x1c>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
   3e8fa:	91 81       	ldd	r25, Z+1	; 0x01
   3e8fc:	94 39       	cpi	r25, 0x94	; 148
   3e8fe:	41 f4       	brne	.+16     	; 0x3e910 <validImage+0x20>

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3e900:	8c 5f       	subi	r24, 0xFC	; 252
   3e902:	34 96       	adiw	r30, 0x04	; 4
   3e904:	84 33       	cpi	r24, 0x34	; 52
   3e906:	b1 f7       	brne	.-20     	; 0x3e8f4 <validImage+0x4>
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
   3e908:	81 e0       	ldi	r24, 0x01	; 1
   3e90a:	08 95       	ret
				tracenum(i);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i]);
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
   3e90c:	80 e0       	ldi	r24, 0x00	; 0
   3e90e:	08 95       	ret
				tracenum(i + 1);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i + 1]);
				tracePGM(mDebugVald_0x94);
			)
			return(0);
   3e910:	80 e0       	ldi	r24, 0x00	; 0
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
}
   3e912:	08 95       	ret

0003e914 <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
   3e914:	82 e0       	ldi	r24, 0x02	; 2
   3e916:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
   3e91a:	88 e1       	ldi	r24, 0x18	; 24
   3e91c:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
   3e920:	86 e0       	ldi	r24, 0x06	; 6
   3e922:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
   3e926:	80 e1       	ldi	r24, 0x10	; 16
   3e928:	80 93 c4 00 	sts	0x00C4, r24

#if (DEBUG > 0)
	DDRD = 0x92;
#endif

}
   3e92c:	08 95       	ret

0003e92e <putch>:


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
   3e92e:	90 91 c0 00 	lds	r25, 0x00C0
   3e932:	95 ff       	sbrs	r25, 5
   3e934:	fc cf       	rjmp	.-8      	; 0x3e92e <putch>
	UART_DATA_REG = c;
   3e936:	80 93 c6 00 	sts	0x00C6, r24
}
   3e93a:	08 95       	ret

0003e93c <puthex>:


void puthex(uint8_t c)
{
	c &= 0xf;
   3e93c:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
   3e93e:	8a 30       	cpi	r24, 0x0A	; 10
   3e940:	08 f0       	brcs	.+2      	; 0x3e944 <puthex+0x8>
   3e942:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
   3e944:	80 5d       	subi	r24, 0xD0	; 208
   3e946:	f3 cf       	rjmp	.-26     	; 0x3e92e <putch>

0003e948 <getch>:
   3e948:	80 91 c0 00 	lds	r24, 0x00C0

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
   3e94c:	87 ff       	sbrs	r24, 7
   3e94e:	fc cf       	rjmp	.-8      	; 0x3e948 <getch>
   3e950:	80 91 c0 00 	lds	r24, 0x00C0
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
   3e954:	84 fd       	sbrc	r24, 4
   3e956:	01 c0       	rjmp	.+2      	; 0x3e95a <getch+0x12>
   3e958:	a8 95       	wdr
   3e95a:	80 91 c6 00 	lds	r24, 0x00C6
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
   3e95e:	08 95       	ret

0003e960 <serialPoll>:
   3e960:	80 91 c0 00 	lds	r24, 0x00C0
}


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
   3e964:	87 ff       	sbrs	r24, 7
   3e966:	05 c0       	rjmp	.+10     	; 0x3e972 <serialPoll+0x12>
   3e968:	27 d0       	rcall	.+78     	; 0x3e9b8 <resetTick>
   3e96a:	81 e0       	ldi	r24, 0x01	; 1
		resetTick();
   3e96c:	80 93 2a 02 	sts	0x022A, r24
		serialFlashing = TRUE;
   3e970:	47 c0       	rjmp	.+142    	; 0x3ea00 <processStk500boot>
   3e972:	81 e0       	ldi	r24, 0x01	; 1
   3e974:	08 95       	ret

0003e976 <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
   3e976:	80 91 84 00 	lds	r24, 0x0084
   3e97a:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
   3e97e:	92 ff       	sbrs	r25, 2
   3e980:	04 c0       	rjmp	.+8      	; 0x3e98a <updateLed+0x14>
   3e982:	25 b1       	in	r18, 0x05	; 5
   3e984:	20 58       	subi	r18, 0x80	; 128
   3e986:	25 b9       	out	0x05, r18	; 5
   3e988:	01 c0       	rjmp	.+2      	; 0x3e98c <updateLed+0x16>
	else LED_PORT &= ~_BV(LED); // Led pin low
   3e98a:	2f 98       	cbi	0x05, 7	; 5

	if(next_timer_1 < last_timer_1) {
   3e98c:	20 91 24 02 	lds	r18, 0x0224
   3e990:	30 91 25 02 	lds	r19, 0x0225
   3e994:	82 17       	cp	r24, r18
   3e996:	93 07       	cpc	r25, r19
   3e998:	50 f4       	brcc	.+20     	; 0x3e9ae <updateLed+0x38>
		tick++;
   3e99a:	20 91 26 02 	lds	r18, 0x0226
   3e99e:	30 91 27 02 	lds	r19, 0x0227
   3e9a2:	2f 5f       	subi	r18, 0xFF	; 255
   3e9a4:	3f 4f       	sbci	r19, 0xFF	; 255
   3e9a6:	30 93 27 02 	sts	0x0227, r19
   3e9aa:	20 93 26 02 	sts	0x0226, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
   3e9ae:	90 93 25 02 	sts	0x0225, r25
   3e9b2:	80 93 24 02 	sts	0x0224, r24
}
   3e9b6:	08 95       	ret

0003e9b8 <resetTick>:

void resetTick(void)
{
	TCNT1 = 0;
   3e9b8:	10 92 85 00 	sts	0x0085, r1
   3e9bc:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
   3e9c0:	10 92 27 02 	sts	0x0227, r1
   3e9c4:	10 92 26 02 	sts	0x0226, r1
}
   3e9c8:	08 95       	ret

0003e9ca <timedOut>:

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   3e9ca:	80 e0       	ldi	r24, 0x00	; 0
   3e9cc:	90 e0       	ldi	r25, 0x00	; 0
   3e9ce:	dc 01       	movw	r26, r24
   3e9d0:	ab bf       	out	0x3b, r26	; 59
   3e9d2:	fc 01       	movw	r30, r24
   3e9d4:	87 91       	elpm	r24, Z+
   3e9d6:	96 91       	elpm	r25, Z
   3e9d8:	2f ef       	ldi	r18, 0xFF	; 255
   3e9da:	8f 3f       	cpi	r24, 0xFF	; 255
   3e9dc:	92 07       	cpc	r25, r18
   3e9de:	51 f0       	breq	.+20     	; 0x3e9f4 <timedOut+0x2a>
   3e9e0:	81 e0       	ldi	r24, 0x01	; 1
   3e9e2:	20 91 26 02 	lds	r18, 0x0226
   3e9e6:	30 91 27 02 	lds	r19, 0x0227
   3e9ea:	25 30       	cpi	r18, 0x05	; 5
   3e9ec:	31 05       	cpc	r19, r1
   3e9ee:	18 f4       	brcc	.+6      	; 0x3e9f6 <timedOut+0x2c>
   3e9f0:	80 e0       	ldi	r24, 0x00	; 0
   3e9f2:	08 95       	ret
   3e9f4:	80 e0       	ldi	r24, 0x00	; 0
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
   3e9f6:	08 95       	ret

0003e9f8 <appStart>:
void appStart(void) {
	__asm__ __volatile__ (
   3e9f8:	ee 27       	eor	r30, r30
   3e9fa:	ff 27       	eor	r31, r31
   3e9fc:	09 94       	ijmp
		"clr	r30		\n\t"
		"clr	r31		\n\t"
		"ijmp	\n\t"
	);
}
   3e9fe:	08 95       	ret

0003ea00 <processStk500boot>:
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
{
   3ea00:	2f 92       	push	r2
   3ea02:	3f 92       	push	r3
   3ea04:	4f 92       	push	r4
   3ea06:	5f 92       	push	r5
   3ea08:	6f 92       	push	r6
   3ea0a:	7f 92       	push	r7
   3ea0c:	8f 92       	push	r8
   3ea0e:	9f 92       	push	r9
   3ea10:	af 92       	push	r10
   3ea12:	bf 92       	push	r11
   3ea14:	cf 92       	push	r12
   3ea16:	df 92       	push	r13
   3ea18:	ef 92       	push	r14
   3ea1a:	ff 92       	push	r15
   3ea1c:	0f 93       	push	r16
   3ea1e:	1f 93       	push	r17
   3ea20:	cf 93       	push	r28
   3ea22:	df 93       	push	r29
   3ea24:	cd b7       	in	r28, 0x3d	; 61
   3ea26:	de b7       	in	r29, 0x3e	; 62
   3ea28:	c2 52       	subi	r28, 0x22	; 34
   3ea2a:	d1 40       	sbci	r29, 0x01	; 1
   3ea2c:	de bf       	out	0x3e, r29	; 62
   3ea2e:	cd bf       	out	0x3d, r28	; 61
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
	unsigned char	checksum		=	0;
	unsigned char	seqNum			=	0;
   3ea30:	cc 24       	eor	r12, r12
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
	unsigned char	checksum		=	0;
   3ea32:	10 e0       	ldi	r17, 0x00	; 0
uint8_t processStk500boot(void)
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
   3ea34:	80 e0       	ldi	r24, 0x00	; 0
   3ea36:	90 e0       	ldi	r25, 0x00	; 0


uint8_t processStk500boot(void)
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
   3ea38:	22 24       	eor	r2, r2
   3ea3a:	33 24       	eor	r3, r3
   3ea3c:	21 01       	movw	r4, r2
// }


uint8_t processStk500boot(void)
{
	address_t		address			=	0;
   3ea3e:	88 24       	eor	r8, r8
   3ea40:	99 24       	eor	r9, r9
   3ea42:	54 01       	movw	r10, r8

			switch(msgParseState) {
				case ST_START:

					if(c == MESSAGE_START) {
						msgParseState	=	ST_GET_SEQ_NUM;
   3ea44:	77 24       	eor	r7, r7
   3ea46:	73 94       	inc	r7
   3ea48:	c2 5e       	subi	r28, 0xE2	; 226
   3ea4a:	de 4f       	sbci	r29, 0xFE	; 254
   3ea4c:	28 82       	st	Y, r2
   3ea4e:	39 82       	std	Y+1, r3	; 0x01
   3ea50:	4a 82       	std	Y+2, r4	; 0x02
   3ea52:	5b 82       	std	Y+3, r5	; 0x03
   3ea54:	ce 51       	subi	r28, 0x1E	; 30
   3ea56:	d1 40       	sbci	r29, 0x01	; 1
   3ea58:	2c 01       	movw	r4, r24
   3ea5a:	6c 2c       	mov	r6, r12
   3ea5c:	e1 2e       	mov	r14, r17
   3ea5e:	7f c2       	rjmp	.+1278   	; 0x3ef5e <processStk500boot+0x55e>
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
// 			if(boot_state == 1) {
// 				boot_state	=	0;
 				c			=	getch();
   3ea60:	ce 5d       	subi	r28, 0xDE	; 222
   3ea62:	de 4f       	sbci	r29, 0xFE	; 254
   3ea64:	98 83       	st	Y, r25
   3ea66:	c2 52       	subi	r28, 0x22	; 34
   3ea68:	d1 40       	sbci	r29, 0x01	; 1
   3ea6a:	6e df       	rcall	.-292    	; 0x3e948 <getch>
   3ea6c:	ce 5d       	subi	r28, 0xDE	; 222
// 			} else {
// 				//	c	=	recchar();
// 				c = recchar_timeout();
// 			}

			switch(msgParseState) {
   3ea6e:	de 4f       	sbci	r29, 0xFE	; 254
   3ea70:	98 81       	ld	r25, Y
   3ea72:	c2 52       	subi	r28, 0x22	; 34
   3ea74:	d1 40       	sbci	r29, 0x01	; 1
   3ea76:	93 30       	cpi	r25, 0x03	; 3
   3ea78:	e1 f0       	breq	.+56     	; 0x3eab2 <processStk500boot+0xb2>
   3ea7a:	94 30       	cpi	r25, 0x04	; 4
   3ea7c:	28 f4       	brcc	.+10     	; 0x3ea88 <processStk500boot+0x88>
   3ea7e:	91 30       	cpi	r25, 0x01	; 1
   3ea80:	69 f0       	breq	.+26     	; 0x3ea9c <processStk500boot+0x9c>
   3ea82:	92 30       	cpi	r25, 0x02	; 2
   3ea84:	78 f4       	brcc	.+30     	; 0x3eaa4 <processStk500boot+0xa4>
   3ea86:	07 c0       	rjmp	.+14     	; 0x3ea96 <processStk500boot+0x96>
   3ea88:	95 30       	cpi	r25, 0x05	; 5
   3ea8a:	11 f1       	breq	.+68     	; 0x3ead0 <processStk500boot+0xd0>
   3ea8c:	95 30       	cpi	r25, 0x05	; 5
   3ea8e:	c0 f0       	brcs	.+48     	; 0x3eac0 <processStk500boot+0xc0>
   3ea90:	96 30       	cpi	r25, 0x06	; 6
   3ea92:	91 f5       	brne	.+100    	; 0x3eaf8 <processStk500boot+0xf8>
   3ea94:	2d c0       	rjmp	.+90     	; 0x3eaf0 <processStk500boot+0xf0>
   3ea96:	8b 31       	cpi	r24, 0x1B	; 27
				case ST_START:

					if(c == MESSAGE_START) {
   3ea98:	19 f7       	brne	.-58     	; 0x3ea60 <processStk500boot+0x60>
   3ea9a:	85 c2       	rjmp	.+1290   	; 0x3efa6 <processStk500boot+0x5a6>
   3ea9c:	e8 26       	eor	r14, r24

				case ST_GET_SEQ_NUM:
#ifdef _FIX_ISSUE_505_
					seqNum			=	c;
					msgParseState	=	ST_MSG_SIZE_1;
					checksum		^=	c;
   3ea9e:	68 2e       	mov	r6, r24
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
// 			if(boot_state == 1) {
// 				boot_state	=	0;
 				c			=	getch();
   3eaa0:	92 e0       	ldi	r25, 0x02	; 2
					break;

				case ST_GET_SEQ_NUM:
#ifdef _FIX_ISSUE_505_
					seqNum			=	c;
					msgParseState	=	ST_MSG_SIZE_1;
   3eaa2:	de cf       	rjmp	.-68     	; 0x3ea60 <processStk500boot+0x60>
					} else {
						msgParseState	=	ST_START;
					}

#endif
					break;
   3eaa4:	08 2f       	mov	r16, r24

				case ST_MSG_SIZE_1:
					msgLength		=	c << 8;
   3eaa6:	10 e0       	ldi	r17, 0x00	; 0
   3eaa8:	10 2f       	mov	r17, r16
   3eaaa:	00 27       	eor	r16, r16
   3eaac:	e8 26       	eor	r14, r24
					msgParseState	=	ST_MSG_SIZE_2;
					checksum		^=	c;
   3eaae:	93 e0       	ldi	r25, 0x03	; 3
#endif
					break;

				case ST_MSG_SIZE_1:
					msgLength		=	c << 8;
					msgParseState	=	ST_MSG_SIZE_2;
   3eab0:	d7 cf       	rjmp	.-82     	; 0x3ea60 <processStk500boot+0x60>
					checksum		^=	c;
					break;
   3eab2:	28 2f       	mov	r18, r24

				case ST_MSG_SIZE_2:
					msgLength		|=	c;
   3eab4:	30 e0       	ldi	r19, 0x00	; 0
   3eab6:	02 2b       	or	r16, r18
   3eab8:	13 2b       	or	r17, r19
   3eaba:	e8 26       	eor	r14, r24
					msgParseState	=	ST_GET_TOKEN;
					checksum		^=	c;
   3eabc:	94 e0       	ldi	r25, 0x04	; 4
					checksum		^=	c;
					break;

				case ST_MSG_SIZE_2:
					msgLength		|=	c;
					msgParseState	=	ST_GET_TOKEN;
   3eabe:	d0 cf       	rjmp	.-96     	; 0x3ea60 <processStk500boot+0x60>
					checksum		^=	c;
					break;
   3eac0:	8e 30       	cpi	r24, 0x0E	; 14

				case ST_GET_TOKEN:

					if(c == TOKEN) {
   3eac2:	09 f0       	breq	.+2      	; 0x3eac6 <processStk500boot+0xc6>
   3eac4:	74 c2       	rjmp	.+1256   	; 0x3efae <processStk500boot+0x5ae>
   3eac6:	e8 26       	eor	r14, r24
						msgParseState	=	ST_GET_DATA;
						checksum		^=	c;
   3eac8:	44 24       	eor	r4, r4
						ii				=	0;
   3eaca:	55 24       	eor	r5, r5
   3eacc:	95 e0       	ldi	r25, 0x05	; 5
					break;

				case ST_GET_TOKEN:

					if(c == TOKEN) {
						msgParseState	=	ST_GET_DATA;
   3eace:	c8 cf       	rjmp	.-112    	; 0x3ea60 <processStk500boot+0x60>
   3ead0:	e1 e0       	ldi	r30, 0x01	; 1
					}

					break;

				case ST_GET_DATA:
					msgBuffer[ii++]	=	c;
   3ead2:	f0 e0       	ldi	r31, 0x00	; 0
   3ead4:	ec 0f       	add	r30, r28
   3ead6:	fd 1f       	adc	r31, r29
   3ead8:	e4 0d       	add	r30, r4
   3eada:	f5 1d       	adc	r31, r5
   3eadc:	80 83       	st	Z, r24
   3eade:	08 94       	sec
   3eae0:	41 1c       	adc	r4, r1
   3eae2:	51 1c       	adc	r5, r1
   3eae4:	e8 26       	eor	r14, r24
					checksum		^=	c;
   3eae6:	40 16       	cp	r4, r16

					if(ii == msgLength) {
   3eae8:	51 06       	cpc	r5, r17
   3eaea:	09 f0       	breq	.+2      	; 0x3eaee <processStk500boot+0xee>
   3eaec:	b9 cf       	rjmp	.-142    	; 0x3ea60 <processStk500boot+0x60>
   3eaee:	61 c2       	rjmp	.+1218   	; 0x3efb2 <processStk500boot+0x5b2>
   3eaf0:	8e 15       	cp	r24, r14

					break;

				case ST_GET_CHECK:

					if(c == checksum) {
   3eaf2:	09 f0       	breq	.+2      	; 0x3eaf6 <processStk500boot+0xf6>
   3eaf4:	5c c2       	rjmp	.+1208   	; 0x3efae <processStk500boot+0x5ae>
   3eaf6:	03 c0       	rjmp	.+6      	; 0x3eafe <processStk500boot+0xfe>
   3eaf8:	97 30       	cpi	r25, 0x07	; 7
		/*
		 * Collect received bytes to a complete message
		 */
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
   3eafa:	09 f0       	breq	.+2      	; 0x3eafe <processStk500boot+0xfe>
   3eafc:	b1 cf       	rjmp	.-158    	; 0x3ea60 <processStk500boot+0x60>
   3eafe:	29 81       	ldd	r18, Y+1	; 0x01

		/*
		 * Now process the STK500 commands, see Atmel Appnote AVR068
		 */

		switch(msgBuffer[0]) {
   3eb00:	23 31       	cpi	r18, 0x13	; 19
   3eb02:	09 f4       	brne	.+2      	; 0x3eb06 <processStk500boot+0x106>
   3eb04:	05 c1       	rjmp	.+522    	; 0x3ed10 <processStk500boot+0x310>
   3eb06:	24 31       	cpi	r18, 0x14	; 20
   3eb08:	c0 f4       	brcc	.+48     	; 0x3eb3a <processStk500boot+0x13a>
   3eb0a:	26 30       	cpi	r18, 0x06	; 6
   3eb0c:	09 f4       	brne	.+2      	; 0x3eb10 <processStk500boot+0x110>
   3eb0e:	d3 c0       	rjmp	.+422    	; 0x3ecb6 <processStk500boot+0x2b6>
   3eb10:	27 30       	cpi	r18, 0x07	; 7
   3eb12:	48 f4       	brcc	.+18     	; 0x3eb26 <processStk500boot+0x126>
   3eb14:	22 30       	cpi	r18, 0x02	; 2
   3eb16:	69 f1       	breq	.+90     	; 0x3eb72 <processStk500boot+0x172>
   3eb18:	23 30       	cpi	r18, 0x03	; 3
   3eb1a:	09 f4       	brne	.+2      	; 0x3eb1e <processStk500boot+0x11e>
   3eb1c:	6e c0       	rjmp	.+220    	; 0x3ebfa <processStk500boot+0x1fa>
   3eb1e:	21 30       	cpi	r18, 0x01	; 1
   3eb20:	09 f0       	breq	.+2      	; 0x3eb24 <processStk500boot+0x124>
   3eb22:	d7 c1       	rjmp	.+942    	; 0x3eed2 <processStk500boot+0x4d2>
   3eb24:	53 c0       	rjmp	.+166    	; 0x3ebcc <processStk500boot+0x1cc>
   3eb26:	21 31       	cpi	r18, 0x11	; 17
   3eb28:	09 f4       	brne	.+2      	; 0x3eb2c <processStk500boot+0x12c>
   3eb2a:	74 c0       	rjmp	.+232    	; 0x3ec14 <processStk500boot+0x214>
   3eb2c:	22 31       	cpi	r18, 0x12	; 18
   3eb2e:	08 f0       	brcs	.+2      	; 0x3eb32 <processStk500boot+0x132>
   3eb30:	b4 c0       	rjmp	.+360    	; 0x3ec9a <processStk500boot+0x29a>
   3eb32:	20 31       	cpi	r18, 0x10	; 16
   3eb34:	09 f0       	breq	.+2      	; 0x3eb38 <processStk500boot+0x138>
   3eb36:	cd c1       	rjmp	.+922    	; 0x3eed2 <processStk500boot+0x4d2>
   3eb38:	1c c0       	rjmp	.+56     	; 0x3eb72 <processStk500boot+0x172>
   3eb3a:	28 31       	cpi	r18, 0x18	; 24
   3eb3c:	09 f4       	brne	.+2      	; 0x3eb40 <processStk500boot+0x140>
   3eb3e:	85 c0       	rjmp	.+266    	; 0x3ec4a <processStk500boot+0x24a>
   3eb40:	29 31       	cpi	r18, 0x19	; 25
   3eb42:	50 f4       	brcc	.+20     	; 0x3eb58 <processStk500boot+0x158>
   3eb44:	25 31       	cpi	r18, 0x15	; 21
   3eb46:	09 f4       	brne	.+2      	; 0x3eb4a <processStk500boot+0x14a>
   3eb48:	e3 c0       	rjmp	.+454    	; 0x3ed10 <processStk500boot+0x310>
   3eb4a:	25 31       	cpi	r18, 0x15	; 21
   3eb4c:	08 f4       	brcc	.+2      	; 0x3eb50 <processStk500boot+0x150>
   3eb4e:	71 c1       	rjmp	.+738    	; 0x3ee32 <processStk500boot+0x432>
   3eb50:	26 31       	cpi	r18, 0x16	; 22
   3eb52:	09 f0       	breq	.+2      	; 0x3eb56 <processStk500boot+0x156>
   3eb54:	be c1       	rjmp	.+892    	; 0x3eed2 <processStk500boot+0x4d2>
   3eb56:	6d c1       	rjmp	.+730    	; 0x3ee32 <processStk500boot+0x432>
   3eb58:	2a 31       	cpi	r18, 0x1A	; 26
   3eb5a:	09 f4       	brne	.+2      	; 0x3eb5e <processStk500boot+0x15e>
   3eb5c:	69 c0       	rjmp	.+210    	; 0x3ec30 <processStk500boot+0x230>
   3eb5e:	2a 31       	cpi	r18, 0x1A	; 26
   3eb60:	08 f4       	brcc	.+2      	; 0x3eb64 <processStk500boot+0x164>
   3eb62:	89 c0       	rjmp	.+274    	; 0x3ec76 <processStk500boot+0x276>
   3eb64:	2b 31       	cpi	r18, 0x1B	; 27
   3eb66:	09 f4       	brne	.+2      	; 0x3eb6a <processStk500boot+0x16a>
   3eb68:	58 c0       	rjmp	.+176    	; 0x3ec1a <processStk500boot+0x21a>
   3eb6a:	2d 31       	cpi	r18, 0x1D	; 29
   3eb6c:	09 f0       	breq	.+2      	; 0x3eb70 <processStk500boot+0x170>
   3eb6e:	b1 c1       	rjmp	.+866    	; 0x3eed2 <processStk500boot+0x4d2>
   3eb70:	02 c0       	rjmp	.+4      	; 0x3eb76 <processStk500boot+0x176>
   3eb72:	20 e0       	ldi	r18, 0x00	; 0
   3eb74:	50 c0       	rjmp	.+160    	; 0x3ec16 <processStk500boot+0x216>
   3eb76:	8d 81       	ldd	r24, Y+5	; 0x05
#ifndef REMOVE_CMD_SPI_MULTI
			case CMD_SPI_MULTI: {
				unsigned char answerByte;
				unsigned char flag = 0;

				if(msgBuffer[4] == 0x30) {
   3eb78:	80 33       	cpi	r24, 0x30	; 48
   3eb7a:	39 f4       	brne	.+14     	; 0x3eb8a <processStk500boot+0x18a>
   3eb7c:	9f 81       	ldd	r25, Y+7	; 0x07
					unsigned char signatureIndex	=	msgBuffer[6];
   3eb7e:	99 23       	and	r25, r25

					if(signatureIndex == 0) {
   3eb80:	b1 f0       	breq	.+44     	; 0x3ebae <processStk500boot+0x1ae>
   3eb82:	91 30       	cpi	r25, 0x01	; 1
						//answerByte	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
						answerByte	=	SIGNATURE_0;
					} else if(signatureIndex == 1) {
   3eb84:	b1 f4       	brne	.+44     	; 0x3ebb2 <processStk500boot+0x1b2>
   3eb86:	98 e9       	ldi	r25, 0x98	; 152
						//answerByte	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
						answerByte	=	SIGNATURE_1;
   3eb88:	17 c0       	rjmp	.+46     	; 0x3ebb8 <processStk500boot+0x1b8>
   3eb8a:	98 2f       	mov	r25, r24
					} else {
						//answerByte	=	SIGNATURE_BYTES & 0x000000FF;
						answerByte	=	SIGNATURE_2;
					}
				} else if(msgBuffer[4] & 0x50) {
   3eb8c:	90 75       	andi	r25, 0x50	; 80
   3eb8e:	99 f0       	breq	.+38     	; 0x3ebb6 <processStk500boot+0x1b6>
   3eb90:	80 35       	cpi	r24, 0x50	; 80
					//*	Issue 544: 	stk500v2 bootloader doesn't support reading fuses
					//*	I cant find the docs that say what these are supposed to be but this was figured out by trial and error
					//	answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
					//	answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
					//	answerByte	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
					if(msgBuffer[4] == 0x50) {
   3eb92:	21 f4       	brne	.+8      	; 0x3eb9c <processStk500boot+0x19c>
   3eb94:	99 e0       	ldi	r25, 0x09	; 9
						answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
   3eb96:	e0 e0       	ldi	r30, 0x00	; 0
   3eb98:	f0 e0       	ldi	r31, 0x00	; 0
   3eb9a:	05 c0       	rjmp	.+10     	; 0x3eba6 <processStk500boot+0x1a6>
   3eb9c:	88 35       	cpi	r24, 0x58	; 88
					} else if(msgBuffer[4] == 0x58) {
   3eb9e:	59 f4       	brne	.+22     	; 0x3ebb6 <processStk500boot+0x1b6>
   3eba0:	e3 e0       	ldi	r30, 0x03	; 3
						answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
   3eba2:	f0 e0       	ldi	r31, 0x00	; 0
   3eba4:	99 e0       	ldi	r25, 0x09	; 9
   3eba6:	90 93 57 00 	sts	0x0057, r25
   3ebaa:	94 91       	lpm	r25, Z
   3ebac:	05 c0       	rjmp	.+10     	; 0x3ebb8 <processStk500boot+0x1b8>
   3ebae:	9e e1       	ldi	r25, 0x1E	; 30
				if(msgBuffer[4] == 0x30) {
					unsigned char signatureIndex	=	msgBuffer[6];

					if(signatureIndex == 0) {
						//answerByte	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
						answerByte	=	SIGNATURE_0;
   3ebb0:	03 c0       	rjmp	.+6      	; 0x3ebb8 <processStk500boot+0x1b8>
   3ebb2:	91 e0       	ldi	r25, 0x01	; 1
					} else if(signatureIndex == 1) {
						//answerByte	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
						answerByte	=	SIGNATURE_1;
					} else {
						//answerByte	=	SIGNATURE_BYTES & 0x000000FF;
						answerByte	=	SIGNATURE_2;
   3ebb4:	01 c0       	rjmp	.+2      	; 0x3ebb8 <processStk500boot+0x1b8>
   3ebb6:	90 e0       	ldi	r25, 0x00	; 0
					if(msgBuffer[4] == 0x50) {
						answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
					} else if(msgBuffer[4] == 0x58) {
						answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
					} else {
						answerByte	=	0;
   3ebb8:	1a 82       	std	Y+2, r1	; 0x02
					answerByte	=	0; // for all others command are not implemented, return dummy value for AVRDUDE happy <Worapoht>
				}

				if(!flag) {
					msgLength		=	7;
					msgBuffer[1]	=	STATUS_CMD_OK;
   3ebba:	1b 82       	std	Y+3, r1	; 0x03
					msgBuffer[2]	=	0;
   3ebbc:	8c 83       	std	Y+4, r24	; 0x04
					msgBuffer[3]	=	msgBuffer[4];
   3ebbe:	1d 82       	std	Y+5, r1	; 0x05
					msgBuffer[4]	=	0;
   3ebc0:	9e 83       	std	Y+6, r25	; 0x06
					msgBuffer[5]	=	answerByte;
   3ebc2:	1f 82       	std	Y+7, r1	; 0x07
					msgBuffer[6]	=	STATUS_CMD_OK;
   3ebc4:	20 e0       	ldi	r18, 0x00	; 0
   3ebc6:	07 e0       	ldi	r16, 0x07	; 7
				} else {
					answerByte	=	0; // for all others command are not implemented, return dummy value for AVRDUDE happy <Worapoht>
				}

				if(!flag) {
					msgLength		=	7;
   3ebc8:	10 e0       	ldi	r17, 0x00	; 0
   3ebca:	88 c1       	rjmp	.+784    	; 0x3eedc <processStk500boot+0x4dc>
   3ebcc:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;
#endif
			case CMD_SIGN_ON:
				msgLength		=	11;
				msgBuffer[1] 	=	STATUS_CMD_OK;
   3ebce:	88 e0       	ldi	r24, 0x08	; 8
				msgBuffer[2] 	=	8;
   3ebd0:	8b 83       	std	Y+3, r24	; 0x03
   3ebd2:	81 e4       	ldi	r24, 0x41	; 65
				msgBuffer[3] 	=	'A';
   3ebd4:	8c 83       	std	Y+4, r24	; 0x04
   3ebd6:	86 e5       	ldi	r24, 0x56	; 86
				msgBuffer[4] 	=	'V';
   3ebd8:	8d 83       	std	Y+5, r24	; 0x05
   3ebda:	82 e5       	ldi	r24, 0x52	; 82
				msgBuffer[5] 	=	'R';
   3ebdc:	8e 83       	std	Y+6, r24	; 0x06
   3ebde:	89 e4       	ldi	r24, 0x49	; 73
				msgBuffer[6] 	=	'I';
   3ebe0:	8f 83       	std	Y+7, r24	; 0x07
   3ebe2:	83 e5       	ldi	r24, 0x53	; 83
				msgBuffer[7] 	=	'S';
   3ebe4:	88 87       	std	Y+8, r24	; 0x08
   3ebe6:	80 e5       	ldi	r24, 0x50	; 80
				msgBuffer[8] 	=	'P';
   3ebe8:	89 87       	std	Y+9, r24	; 0x09
   3ebea:	8f e5       	ldi	r24, 0x5F	; 95
				msgBuffer[9] 	=	'_';
   3ebec:	8a 87       	std	Y+10, r24	; 0x0a
   3ebee:	82 e3       	ldi	r24, 0x32	; 50
				msgBuffer[10]	=	'2';
   3ebf0:	8b 87       	std	Y+11, r24	; 0x0b
   3ebf2:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3ebf4:	0b e0       	ldi	r16, 0x0B	; 11
				}
			}
			break;
#endif
			case CMD_SIGN_ON:
				msgLength		=	11;
   3ebf6:	10 e0       	ldi	r17, 0x00	; 0
   3ebf8:	71 c1       	rjmp	.+738    	; 0x3eedc <processStk500boot+0x4dc>
				msgBuffer[6] 	=	'I';
				msgBuffer[7] 	=	'S';
				msgBuffer[8] 	=	'P';
				msgBuffer[9] 	=	'_';
				msgBuffer[10]	=	'2';
				break;
   3ebfa:	ea 81       	ldd	r30, Y+2	; 0x02
   3ebfc:	e0 59       	subi	r30, 0x90	; 144
   3ebfe:	e3 30       	cpi	r30, 0x03	; 3
   3ec00:	28 f4       	brcc	.+10     	; 0x3ec0c <processStk500boot+0x20c>
   3ec02:	f0 e0       	ldi	r31, 0x00	; 0
   3ec04:	e4 5e       	subi	r30, 0xE4	; 228
   3ec06:	fd 4f       	sbci	r31, 0xFD	; 253
   3ec08:	80 81       	ld	r24, Z
   3ec0a:	01 c0       	rjmp	.+2      	; 0x3ec0e <processStk500boot+0x20e>
   3ec0c:	80 e0       	ldi	r24, 0x00	; 0

			case CMD_GET_PARAMETER: {
				unsigned char value;

				switch(msgBuffer[1]) {
   3ec0e:	1a 82       	std	Y+2, r1	; 0x02
						value	=	0;
						break;
				}

				msgLength		=	3;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3ec10:	8b 83       	std	Y+3, r24	; 0x03
				msgBuffer[2]	=	value;
   3ec12:	3f c0       	rjmp	.+126    	; 0x3ec92 <processStk500boot+0x292>
   3ec14:	21 e0       	ldi	r18, 0x01	; 1
			}
			break;

			case CMD_LEAVE_PROGMODE_ISP:
				isLeave	=	1;
   3ec16:	1a 82       	std	Y+2, r1	; 0x02
				//*	fall thru

			case CMD_SET_PARAMETER:
			case CMD_ENTER_PROGMODE_ISP:
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3ec18:	5f c1       	rjmp	.+702    	; 0x3eed8 <processStk500boot+0x4d8>
   3ec1a:	8d 81       	ldd	r24, Y+5	; 0x05
				break;

			case CMD_READ_SIGNATURE_ISP: {
				unsigned char signatureIndex	=	msgBuffer[4];
   3ec1c:	88 23       	and	r24, r24
				unsigned char signature;

				if(signatureIndex == 0)
   3ec1e:	21 f0       	breq	.+8      	; 0x3ec28 <processStk500boot+0x228>
   3ec20:	81 30       	cpi	r24, 0x01	; 1
					//signature	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
					signature	=	SIGNATURE_0;
				else if(signatureIndex == 1)
   3ec22:	21 f4       	brne	.+8      	; 0x3ec2c <processStk500boot+0x22c>
   3ec24:	88 e9       	ldi	r24, 0x98	; 152
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
   3ec26:	24 c0       	rjmp	.+72     	; 0x3ec70 <processStk500boot+0x270>
   3ec28:	8e e1       	ldi	r24, 0x1E	; 30
				unsigned char signatureIndex	=	msgBuffer[4];
				unsigned char signature;

				if(signatureIndex == 0)
					//signature	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
					signature	=	SIGNATURE_0;
   3ec2a:	22 c0       	rjmp	.+68     	; 0x3ec70 <processStk500boot+0x270>
   3ec2c:	81 e0       	ldi	r24, 0x01	; 1
				else if(signatureIndex == 1)
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
				else
					//signature	=	SIGNATURE_BYTES & 0x000000FF;
					signature	=	SIGNATURE_2;
   3ec2e:	20 c0       	rjmp	.+64     	; 0x3ec70 <processStk500boot+0x270>
   3ec30:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;

			case CMD_READ_LOCK_ISP:
				msgLength		=	4;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3ec32:	e1 e0       	ldi	r30, 0x01	; 1
				msgBuffer[2]	=	boot_lock_fuse_bits_get(GET_LOCK_BITS);
   3ec34:	f0 e0       	ldi	r31, 0x00	; 0
   3ec36:	89 e0       	ldi	r24, 0x09	; 9
   3ec38:	80 93 57 00 	sts	0x0057, r24
   3ec3c:	e4 91       	lpm	r30, Z
   3ec3e:	eb 83       	std	Y+3, r30	; 0x03
   3ec40:	1c 82       	std	Y+4, r1	; 0x04
				msgBuffer[3]	=	STATUS_CMD_OK;
   3ec42:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3ec44:	04 e0       	ldi	r16, 0x04	; 4
				msgBuffer[3]	=	STATUS_CMD_OK;
			}
			break;

			case CMD_READ_LOCK_ISP:
				msgLength		=	4;
   3ec46:	10 e0       	ldi	r17, 0x00	; 0
   3ec48:	49 c1       	rjmp	.+658    	; 0x3eedc <processStk500boot+0x4dc>
				msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[2]	=	boot_lock_fuse_bits_get(GET_LOCK_BITS);
				msgBuffer[3]	=	STATUS_CMD_OK;
				break;
   3ec4a:	8b 81       	ldd	r24, Y+3	; 0x03

			case CMD_READ_FUSE_ISP: {
				unsigned char fuseBits;

				if(msgBuffer[2] == 0x50) {
   3ec4c:	80 35       	cpi	r24, 0x50	; 80
   3ec4e:	51 f4       	brne	.+20     	; 0x3ec64 <processStk500boot+0x264>
   3ec50:	8c 81       	ldd	r24, Y+4	; 0x04
					if(msgBuffer[3] == 0x08)
   3ec52:	88 30       	cpi	r24, 0x08	; 8
   3ec54:	19 f4       	brne	.+6      	; 0x3ec5c <processStk500boot+0x25c>
   3ec56:	e2 e0       	ldi	r30, 0x02	; 2
						fuseBits	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
   3ec58:	f0 e0       	ldi	r31, 0x00	; 0
   3ec5a:	06 c0       	rjmp	.+12     	; 0x3ec68 <processStk500boot+0x268>
   3ec5c:	89 e0       	ldi	r24, 0x09	; 9
					else
						fuseBits	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
   3ec5e:	e0 e0       	ldi	r30, 0x00	; 0
   3ec60:	f0 e0       	ldi	r31, 0x00	; 0
   3ec62:	03 c0       	rjmp	.+6      	; 0x3ec6a <processStk500boot+0x26a>
   3ec64:	e3 e0       	ldi	r30, 0x03	; 3
				} else {
					fuseBits	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
   3ec66:	f0 e0       	ldi	r31, 0x00	; 0
   3ec68:	89 e0       	ldi	r24, 0x09	; 9
   3ec6a:	80 93 57 00 	sts	0x0057, r24
   3ec6e:	84 91       	lpm	r24, Z
   3ec70:	1a 82       	std	Y+2, r1	; 0x02
				}

				msgLength		=	4;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3ec72:	8b 83       	std	Y+3, r24	; 0x03
				msgBuffer[2]	=	fuseBits;
   3ec74:	e5 cf       	rjmp	.-54     	; 0x3ec40 <processStk500boot+0x240>
   3ec76:	8d 81       	ldd	r24, Y+5	; 0x05

#ifndef REMOVE_PROGRAM_LOCK_BIT_SUPPORT
			case CMD_PROGRAM_LOCK_ISP: {
				unsigned char lockBits	=	msgBuffer[4];

				lockBits	=	(~lockBits) & 0x3C;	// mask BLBxx bits
   3ec78:	83 6c       	ori	r24, 0xC3	; 195
				boot_lock_bits_set(lockBits);		// and program it
   3ec7a:	99 e0       	ldi	r25, 0x09	; 9
   3ec7c:	e1 e0       	ldi	r30, 0x01	; 1
   3ec7e:	f0 e0       	ldi	r31, 0x00	; 0
   3ec80:	08 2e       	mov	r0, r24
   3ec82:	90 93 57 00 	sts	0x0057, r25
   3ec86:	e8 95       	spm
   3ec88:	07 b6       	in	r0, 0x37	; 55
				boot_spm_busy_wait();
   3ec8a:	00 fc       	sbrc	r0, 0
   3ec8c:	fd cf       	rjmp	.-6      	; 0x3ec88 <processStk500boot+0x288>
   3ec8e:	1a 82       	std	Y+2, r1	; 0x02

				msgLength		=	3;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3ec90:	1b 82       	std	Y+3, r1	; 0x03
				msgBuffer[2]	=	STATUS_CMD_OK;
   3ec92:	20 e0       	ldi	r18, 0x00	; 0
			}
			break;
   3ec94:	03 e0       	ldi	r16, 0x03	; 3

				lockBits	=	(~lockBits) & 0x3C;	// mask BLBxx bits
				boot_lock_bits_set(lockBits);		// and program it
				boot_spm_busy_wait();

				msgLength		=	3;
   3ec96:	10 e0       	ldi	r17, 0x00	; 0
   3ec98:	21 c1       	rjmp	.+578    	; 0x3eedc <processStk500boot+0x4dc>
				msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[2]	=	STATUS_CMD_OK;
			}
			break;
   3ec9a:	80 ec       	ldi	r24, 0xC0	; 192
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
				msgLength		=	2;
				//	msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[1]	=	STATUS_CMD_FAILED;	//*	isue 543, return FAILED instead of OK
   3ec9c:	8a 83       	std	Y+2, r24	; 0x02
   3ec9e:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3eca0:	02 e0       	ldi	r16, 0x02	; 2
			}
			break;
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
				msgLength		=	2;
   3eca2:	10 e0       	ldi	r17, 0x00	; 0
   3eca4:	c2 5e       	subi	r28, 0xE2	; 226
				msgBuffer[2]	=	STATUS_CMD_OK;
			}
			break;
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
   3eca6:	de 4f       	sbci	r29, 0xFE	; 254
   3eca8:	18 82       	st	Y, r1
   3ecaa:	19 82       	std	Y+1, r1	; 0x01
   3ecac:	1a 82       	std	Y+2, r1	; 0x02
   3ecae:	1b 82       	std	Y+3, r1	; 0x03
   3ecb0:	ce 51       	subi	r28, 0x1E	; 30
   3ecb2:	d1 40       	sbci	r29, 0x01	; 1
   3ecb4:	13 c1       	rjmp	.+550    	; 0x3eedc <processStk500boot+0x4dc>
				msgLength		=	2;
				//	msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[1]	=	STATUS_CMD_FAILED;	//*	isue 543, return FAILED instead of OK
				break;
   3ecb6:	8a 80       	ldd	r8, Y+2	; 0x02

			case CMD_LOAD_ADDRESS:
#if defined(RAMPZ)
				address	=	(((address_t)(msgBuffer[1]) << 24) | ((address_t)(msgBuffer[2]) << 16) | ((address_t)(msgBuffer[3]) << 8) | (msgBuffer[4])) << 1;
   3ecb8:	99 24       	eor	r9, r9
   3ecba:	aa 24       	eor	r10, r10
   3ecbc:	bb 24       	eor	r11, r11
   3ecbe:	b8 2c       	mov	r11, r8
   3ecc0:	aa 24       	eor	r10, r10
   3ecc2:	99 24       	eor	r9, r9
   3ecc4:	88 24       	eor	r8, r8
   3ecc6:	8b 81       	ldd	r24, Y+3	; 0x03
   3ecc8:	90 e0       	ldi	r25, 0x00	; 0
   3ecca:	a0 e0       	ldi	r26, 0x00	; 0
   3eccc:	b0 e0       	ldi	r27, 0x00	; 0
   3ecce:	dc 01       	movw	r26, r24
   3ecd0:	99 27       	eor	r25, r25
   3ecd2:	88 27       	eor	r24, r24
   3ecd4:	88 2a       	or	r8, r24
   3ecd6:	99 2a       	or	r9, r25
   3ecd8:	aa 2a       	or	r10, r26
   3ecda:	bb 2a       	or	r11, r27
   3ecdc:	8d 81       	ldd	r24, Y+5	; 0x05
   3ecde:	90 e0       	ldi	r25, 0x00	; 0
   3ece0:	a0 e0       	ldi	r26, 0x00	; 0
   3ece2:	b0 e0       	ldi	r27, 0x00	; 0
   3ece4:	88 2a       	or	r8, r24
   3ece6:	99 2a       	or	r9, r25
   3ece8:	aa 2a       	or	r10, r26
   3ecea:	bb 2a       	or	r11, r27
   3ecec:	8c 81       	ldd	r24, Y+4	; 0x04
   3ecee:	90 e0       	ldi	r25, 0x00	; 0
   3ecf0:	a0 e0       	ldi	r26, 0x00	; 0
   3ecf2:	b0 e0       	ldi	r27, 0x00	; 0
   3ecf4:	ba 2f       	mov	r27, r26
   3ecf6:	a9 2f       	mov	r26, r25
   3ecf8:	98 2f       	mov	r25, r24
   3ecfa:	88 27       	eor	r24, r24
   3ecfc:	88 2a       	or	r8, r24
   3ecfe:	99 2a       	or	r9, r25
   3ed00:	aa 2a       	or	r10, r26
   3ed02:	bb 2a       	or	r11, r27
   3ed04:	88 0c       	add	r8, r8
   3ed06:	99 1c       	adc	r9, r9
   3ed08:	aa 1c       	adc	r10, r10
   3ed0a:	bb 1c       	adc	r11, r11
   3ed0c:	1a 82       	std	Y+2, r1	; 0x02
#else
				address	=	(((msgBuffer[3]) << 8) | (msgBuffer[4])) << 1;		//convert word to byte address
#endif
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3ed0e:	e3 c0       	rjmp	.+454    	; 0x3eed6 <processStk500boot+0x4d6>
   3ed10:	4a 81       	ldd	r20, Y+2	; 0x02
				break;

			case CMD_PROGRAM_FLASH_ISP:
			case CMD_PROGRAM_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
   3ed12:	50 e0       	ldi	r21, 0x00	; 0
   3ed14:	14 2f       	mov	r17, r20
   3ed16:	00 27       	eor	r16, r16
   3ed18:	8b 81       	ldd	r24, Y+3	; 0x03
   3ed1a:	90 e0       	ldi	r25, 0x00	; 0
   3ed1c:	08 2b       	or	r16, r24
   3ed1e:	19 2b       	or	r17, r25
   3ed20:	23 31       	cpi	r18, 0x13	; 19
				unsigned int	data;
				unsigned char	highByte, lowByte;
				address_t		tempaddress	=	address;


				if(msgBuffer[0] == CMD_PROGRAM_FLASH_ISP) {
   3ed22:	09 f0       	breq	.+2      	; 0x3ed26 <processStk500boot+0x326>
   3ed24:	5d c0       	rjmp	.+186    	; 0x3ede0 <processStk500boot+0x3e0>
   3ed26:	c2 5e       	subi	r28, 0xE2	; 226
					// erase only main section (bootloader protection)
					if(eraseAddress < APP_END) {
   3ed28:	de 4f       	sbci	r29, 0xFE	; 254
   3ed2a:	88 81       	ld	r24, Y
   3ed2c:	99 81       	ldd	r25, Y+1	; 0x01
   3ed2e:	aa 81       	ldd	r26, Y+2	; 0x02
   3ed30:	bb 81       	ldd	r27, Y+3	; 0x03
   3ed32:	ce 51       	subi	r28, 0x1E	; 30
   3ed34:	d1 40       	sbci	r29, 0x01	; 1
   3ed36:	80 30       	cpi	r24, 0x00	; 0
   3ed38:	e0 ec       	ldi	r30, 0xC0	; 192
   3ed3a:	9e 07       	cpc	r25, r30
   3ed3c:	e3 e0       	ldi	r30, 0x03	; 3
   3ed3e:	ae 07       	cpc	r26, r30
   3ed40:	e0 e0       	ldi	r30, 0x00	; 0
   3ed42:	be 07       	cpc	r27, r30
   3ed44:	f0 f4       	brcc	.+60     	; 0x3ed82 <processStk500boot+0x382>
   3ed46:	23 e0       	ldi	r18, 0x03	; 3
						boot_page_erase(eraseAddress);	// Perform page erase
   3ed48:	fc 01       	movw	r30, r24
   3ed4a:	a0 93 5b 00 	sts	0x005B, r26
   3ed4e:	20 93 57 00 	sts	0x0057, r18
   3ed52:	e8 95       	spm
   3ed54:	07 b6       	in	r0, 0x37	; 55
						boot_spm_busy_wait();		// Wait until the memory is erased.
   3ed56:	00 fc       	sbrc	r0, 0
   3ed58:	fd cf       	rjmp	.-6      	; 0x3ed54 <processStk500boot+0x354>
   3ed5a:	c2 5e       	subi	r28, 0xE2	; 226
						eraseAddress += SPM_PAGESIZE;	// point to next page to be erase
   3ed5c:	de 4f       	sbci	r29, 0xFE	; 254
   3ed5e:	88 81       	ld	r24, Y
   3ed60:	99 81       	ldd	r25, Y+1	; 0x01
   3ed62:	aa 81       	ldd	r26, Y+2	; 0x02
   3ed64:	bb 81       	ldd	r27, Y+3	; 0x03
   3ed66:	ce 51       	subi	r28, 0x1E	; 30
   3ed68:	d1 40       	sbci	r29, 0x01	; 1
   3ed6a:	80 50       	subi	r24, 0x00	; 0
   3ed6c:	9f 4f       	sbci	r25, 0xFF	; 255
   3ed6e:	af 4f       	sbci	r26, 0xFF	; 255
   3ed70:	bf 4f       	sbci	r27, 0xFF	; 255
   3ed72:	c2 5e       	subi	r28, 0xE2	; 226
   3ed74:	de 4f       	sbci	r29, 0xFE	; 254
   3ed76:	88 83       	st	Y, r24
   3ed78:	99 83       	std	Y+1, r25	; 0x01
   3ed7a:	aa 83       	std	Y+2, r26	; 0x02
   3ed7c:	bb 83       	std	Y+3, r27	; 0x03
   3ed7e:	ce 51       	subi	r28, 0x1E	; 30
   3ed80:	d1 40       	sbci	r29, 0x01	; 1
   3ed82:	8b 85       	ldd	r24, Y+11	; 0x0b
   3ed84:	de 01       	movw	r26, r28
   3ed86:	1d 96       	adiw	r26, 0x0d	; 13
   3ed88:	b5 01       	movw	r22, r10
			case CMD_READ_FUSE_ISP: {
				unsigned char fuseBits;

				if(msgBuffer[2] == 0x50) {
					if(msgBuffer[3] == 0x08)
						fuseBits	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
   3ed8a:	a4 01       	movw	r20, r8
   3ed8c:	fd 01       	movw	r30, r26
//
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
   3ed8e:	31 97       	sbiw	r30, 0x01	; 1
   3ed90:	20 81       	ld	r18, Z
					/* Write FLASH */
					do {
						lowByte		=	*p++;
						highByte 	=	*p++;

						data		=	(highByte << 8) | lowByte;
   3ed92:	30 e0       	ldi	r19, 0x00	; 0
   3ed94:	32 2f       	mov	r19, r18
   3ed96:	22 27       	eor	r18, r18
   3ed98:	90 e0       	ldi	r25, 0x00	; 0
   3ed9a:	28 2b       	or	r18, r24
   3ed9c:	39 2b       	or	r19, r25
   3ed9e:	09 01       	movw	r0, r18
						boot_page_fill(address, data);
   3eda0:	fa 01       	movw	r30, r20
   3eda2:	60 93 5b 00 	sts	0x005B, r22
   3eda6:	70 92 57 00 	sts	0x0057, r7
   3edaa:	e8 95       	spm
   3edac:	11 24       	eor	r1, r1
   3edae:	4e 5f       	subi	r20, 0xFE	; 254

						address	=	address + 2;	// Select next word in memory
   3edb0:	5f 4f       	sbci	r21, 0xFF	; 255
   3edb2:	6f 4f       	sbci	r22, 0xFF	; 255
   3edb4:	7f 4f       	sbci	r23, 0xFF	; 255
   3edb6:	02 50       	subi	r16, 0x02	; 2
						size	-=	2;				// Reduce number of bytes to write by two
   3edb8:	10 40       	sbci	r17, 0x00	; 0
   3edba:	19 f0       	breq	.+6      	; 0x3edc2 <processStk500boot+0x3c2>
					} while(size);					// Loop until all bytes written
   3edbc:	8c 91       	ld	r24, X
					}

					/* Write FLASH */
					do {
						lowByte		=	*p++;
						highByte 	=	*p++;
   3edbe:	12 96       	adiw	r26, 0x02	; 2
   3edc0:	e5 cf       	rjmp	.-54     	; 0x3ed8c <processStk500boot+0x38c>
   3edc2:	85 e0       	ldi	r24, 0x05	; 5

						address	=	address + 2;	// Select next word in memory
						size	-=	2;				// Reduce number of bytes to write by two
					} while(size);					// Loop until all bytes written

					boot_page_write(tempaddress);
   3edc4:	f4 01       	movw	r30, r8
   3edc6:	a0 92 5b 00 	sts	0x005B, r10
   3edca:	80 93 57 00 	sts	0x0057, r24
   3edce:	e8 95       	spm
   3edd0:	07 b6       	in	r0, 0x37	; 55
					boot_spm_busy_wait();
   3edd2:	00 fc       	sbrc	r0, 0
   3edd4:	fd cf       	rjmp	.-6      	; 0x3edd0 <processStk500boot+0x3d0>
   3edd6:	81 e1       	ldi	r24, 0x11	; 17
					boot_rww_enable();				// Re-enable the RWW section
   3edd8:	80 93 57 00 	sts	0x0057, r24
   3eddc:	e8 95       	spm
   3edde:	25 c0       	rjmp	.+74     	; 0x3ee2a <processStk500boot+0x42a>
   3ede0:	98 01       	movw	r18, r16
				unsigned int	data;
				unsigned char	highByte, lowByte;
				address_t		tempaddress	=	address;


				if(msgBuffer[0] == CMD_PROGRAM_FLASH_ISP) {
   3ede2:	b5 01       	movw	r22, r10
   3ede4:	a4 01       	movw	r20, r8
   3ede6:	fe 01       	movw	r30, r28
				break;

			case CMD_PROGRAM_FLASH_ISP:
			case CMD_PROGRAM_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
				unsigned char*	p	=	msgBuffer + 10;
   3ede8:	3b 96       	adiw	r30, 0x0b	; 11
   3edea:	41 bd       	out	0x21, r20	; 33
					//*	issue 543, this should work, It has not been tested.
					//	#if (!defined(__AVR_ATmega1280__) && !defined(__AVR_ATmega2560__)  && !defined(__AVR_ATmega2561__)  && !defined(__AVR_ATmega1284P__)  && !defined(__AVR_ATmega640__))
#if (defined(EEARL) && defined(EEARH)  && defined(EEMWE)  && defined(EEWE)  && defined(EEDR))
					/* write EEPROM */
					do {
						EEARL	=	address;			// Setup EEPROM address
   3edec:	bb 27       	eor	r27, r27
						EEARH	=	(address >> 8);
   3edee:	a7 2f       	mov	r26, r23
   3edf0:	96 2f       	mov	r25, r22
   3edf2:	85 2f       	mov	r24, r21
   3edf4:	82 bd       	out	0x22, r24	; 34
   3edf6:	4f 5f       	subi	r20, 0xFF	; 255
						address++;						// Select next EEPROM byte
   3edf8:	5f 4f       	sbci	r21, 0xFF	; 255
   3edfa:	6f 4f       	sbci	r22, 0xFF	; 255
   3edfc:	7f 4f       	sbci	r23, 0xFF	; 255
   3edfe:	81 91       	ld	r24, Z+

						EEDR	=	*p++;				// get byte from buffer
   3ee00:	80 bd       	out	0x20, r24	; 32
   3ee02:	fa 9a       	sbi	0x1f, 2	; 31
						EECR	|=	(1 << EEMWE);			// Write data into EEPROM
   3ee04:	f9 9a       	sbi	0x1f, 1	; 31
						EECR	|=	(1 << EEWE);
   3ee06:	f9 99       	sbic	0x1f, 1	; 31

						while(EECR & (1 << EEWE))
   3ee08:	fe cf       	rjmp	.-4      	; 0x3ee06 <processStk500boot+0x406>
   3ee0a:	21 50       	subi	r18, 0x01	; 1
							;	// Wait for write operation to finish

						size--;						// Decrease number of bytes to write
   3ee0c:	30 40       	sbci	r19, 0x00	; 0
   3ee0e:	69 f7       	brne	.-38     	; 0x3edea <processStk500boot+0x3ea>
					} while(size);					// Loop until all bytes written
   3ee10:	01 50       	subi	r16, 0x01	; 1
//
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
   3ee12:	10 40       	sbci	r17, 0x00	; 0
   3ee14:	a8 01       	movw	r20, r16
   3ee16:	60 e0       	ldi	r22, 0x00	; 0
   3ee18:	70 e0       	ldi	r23, 0x00	; 0
   3ee1a:	4f 5f       	subi	r20, 0xFF	; 255
   3ee1c:	5f 4f       	sbci	r21, 0xFF	; 255
   3ee1e:	6f 4f       	sbci	r22, 0xFF	; 255
   3ee20:	7f 4f       	sbci	r23, 0xFF	; 255
   3ee22:	48 0d       	add	r20, r8

						while(EECR & (1 << EEWE))
							;	// Wait for write operation to finish

						size--;						// Decrease number of bytes to write
					} while(size);					// Loop until all bytes written
   3ee24:	59 1d       	adc	r21, r9
   3ee26:	6a 1d       	adc	r22, r10
   3ee28:	7b 1d       	adc	r23, r11
   3ee2a:	1a 82       	std	Y+2, r1	; 0x02

#endif
				}

				msgLength	=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3ee2c:	4a 01       	movw	r8, r20
			}
			break;
   3ee2e:	5b 01       	movw	r10, r22
   3ee30:	52 c0       	rjmp	.+164    	; 0x3eed6 <processStk500boot+0x4d6>
   3ee32:	8a 81       	ldd	r24, Y+2	; 0x02

			case CMD_READ_FLASH_ISP:
			case CMD_READ_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
   3ee34:	90 e0       	ldi	r25, 0x00	; 0
   3ee36:	f8 2e       	mov	r15, r24
   3ee38:	ee 24       	eor	r14, r14
   3ee3a:	8b 81       	ldd	r24, Y+3	; 0x03
   3ee3c:	90 e0       	ldi	r25, 0x00	; 0
   3ee3e:	e8 2a       	or	r14, r24
   3ee40:	f9 2a       	or	r15, r25
   3ee42:	87 01       	movw	r16, r14
				unsigned char*	p		=	msgBuffer + 1;
				msgLength				=	size + 3;
   3ee44:	0d 5f       	subi	r16, 0xFD	; 253
   3ee46:	1f 4f       	sbci	r17, 0xFF	; 255
   3ee48:	1a 82       	std	Y+2, r1	; 0x02

				*p++	=	STATUS_CMD_OK;
   3ee4a:	24 31       	cpi	r18, 0x14	; 20

				if(msgBuffer[0] == CMD_READ_FLASH_ISP) {
   3ee4c:	c9 f4       	brne	.+50     	; 0x3ee80 <processStk500boot+0x480>
   3ee4e:	de 01       	movw	r26, r28
   3ee50:	13 96       	adiw	r26, 0x03	; 3
   3ee52:	a7 01       	movw	r20, r14
   3ee54:	9d 01       	movw	r18, r26
   3ee56:	d5 01       	movw	r26, r10
   3ee58:	c4 01       	movw	r24, r8
   3ee5a:	ab bf       	out	0x3b, r26	; 59

					// Read FLASH
					do {
						//#if defined(RAMPZ)
#if (FLASHEND > 0x10000)
						data	=	pgm_read_word_far(address);
   3ee5c:	fc 01       	movw	r30, r24
   3ee5e:	67 91       	elpm	r22, Z+
   3ee60:	76 91       	elpm	r23, Z
   3ee62:	f9 01       	movw	r30, r18
#else
						data	=	pgm_read_word_near(address);
#endif
						*p++	=	(unsigned char)data;		//LSB
   3ee64:	60 83       	st	Z, r22
   3ee66:	71 83       	std	Z+1, r23	; 0x01
						*p++	=	(unsigned char)(data >> 8);	//MSB
   3ee68:	2e 5f       	subi	r18, 0xFE	; 254
//
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
   3ee6a:	3f 4f       	sbci	r19, 0xFF	; 255
   3ee6c:	02 96       	adiw	r24, 0x02	; 2
#else
						data	=	pgm_read_word_near(address);
#endif
						*p++	=	(unsigned char)data;		//LSB
						*p++	=	(unsigned char)(data >> 8);	//MSB
						address	+=	2;							// Select next word in memory
   3ee6e:	a1 1d       	adc	r26, r1
   3ee70:	b1 1d       	adc	r27, r1
   3ee72:	42 50       	subi	r20, 0x02	; 2
						size	-=	2;
   3ee74:	50 40       	sbci	r21, 0x00	; 0
   3ee76:	89 f7       	brne	.-30     	; 0x3ee5a <processStk500boot+0x45a>
					} while(size);
   3ee78:	4c 01       	movw	r8, r24
   3ee7a:	5d 01       	movw	r10, r26
   3ee7c:	d9 01       	movw	r26, r18
   3ee7e:	26 c0       	rjmp	.+76     	; 0x3eecc <processStk500boot+0x4cc>
   3ee80:	97 01       	movw	r18, r14
				unsigned char*	p		=	msgBuffer + 1;
				msgLength				=	size + 3;

				*p++	=	STATUS_CMD_OK;

				if(msgBuffer[0] == CMD_READ_FLASH_ISP) {
   3ee82:	b5 01       	movw	r22, r10
   3ee84:	a4 01       	movw	r20, r8
   3ee86:	fe 01       	movw	r30, r28
   3ee88:	33 96       	adiw	r30, 0x03	; 3
   3ee8a:	41 bd       	out	0x21, r20	; 33
						size	-=	2;
					} while(size);
				} else {
					/* Read EEPROM */
					do {
						EEARL	=	address;			// Setup EEPROM address
   3ee8c:	bb 27       	eor	r27, r27
						EEARH	=	((address >> 8));
   3ee8e:	a7 2f       	mov	r26, r23
   3ee90:	96 2f       	mov	r25, r22
   3ee92:	85 2f       	mov	r24, r21
   3ee94:	82 bd       	out	0x22, r24	; 34
   3ee96:	4f 5f       	subi	r20, 0xFF	; 255
						address++;					// Select next EEPROM byte
   3ee98:	5f 4f       	sbci	r21, 0xFF	; 255
   3ee9a:	6f 4f       	sbci	r22, 0xFF	; 255
   3ee9c:	7f 4f       	sbci	r23, 0xFF	; 255
   3ee9e:	f8 9a       	sbi	0x1f, 0	; 31
						EECR	|=	(1 << EERE);			// Read EEPROM
   3eea0:	80 b5       	in	r24, 0x20	; 32
						*p++	=	EEDR;				// Send EEPROM data
   3eea2:	81 93       	st	Z+, r24
   3eea4:	21 50       	subi	r18, 0x01	; 1
						size--;
   3eea6:	30 40       	sbci	r19, 0x00	; 0
   3eea8:	81 f7       	brne	.-32     	; 0x3ee8a <processStk500boot+0x48a>
					} while(size);
   3eeaa:	c7 01       	movw	r24, r14
//
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
   3eeac:	01 97       	sbiw	r24, 0x01	; 1
   3eeae:	a0 e0       	ldi	r26, 0x00	; 0
   3eeb0:	b0 e0       	ldi	r27, 0x00	; 0
   3eeb2:	01 96       	adiw	r24, 0x01	; 1
   3eeb4:	a1 1d       	adc	r26, r1
   3eeb6:	b1 1d       	adc	r27, r1
   3eeb8:	88 0e       	add	r8, r24
						EEARH	=	((address >> 8));
						address++;					// Select next EEPROM byte
						EECR	|=	(1 << EERE);			// Read EEPROM
						*p++	=	EEDR;				// Send EEPROM data
						size--;
					} while(size);
   3eeba:	99 1e       	adc	r9, r25
   3eebc:	aa 1e       	adc	r10, r26
   3eebe:	bb 1e       	adc	r11, r27
   3eec0:	a3 e0       	ldi	r26, 0x03	; 3
   3eec2:	b0 e0       	ldi	r27, 0x00	; 0
   3eec4:	ac 0f       	add	r26, r28
   3eec6:	bd 1f       	adc	r27, r29
   3eec8:	ae 0d       	add	r26, r14
   3eeca:	bf 1d       	adc	r27, r15
   3eecc:	1c 92       	st	X, r1
				}

				*p++	=	STATUS_CMD_OK;
   3eece:	20 e0       	ldi	r18, 0x00	; 0
			}
			break;
   3eed0:	05 c0       	rjmp	.+10     	; 0x3eedc <processStk500boot+0x4dc>
   3eed2:	80 ec       	ldi	r24, 0xC0	; 192

			default:
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_FAILED;
   3eed4:	8a 83       	std	Y+2, r24	; 0x02
   3eed6:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3eed8:	02 e0       	ldi	r16, 0x02	; 2
				*p++	=	STATUS_CMD_OK;
			}
			break;

			default:
				msgLength		=	2;
   3eeda:	10 e0       	ldi	r17, 0x00	; 0
   3eedc:	8b e1       	ldi	r24, 0x1B	; 27
		}

		/*
		 * Now send answer message back
		 */
		putch(MESSAGE_START);
   3eede:	ce 5d       	subi	r28, 0xDE	; 222
   3eee0:	de 4f       	sbci	r29, 0xFE	; 254
   3eee2:	28 83       	st	Y, r18
   3eee4:	c2 52       	subi	r28, 0x22	; 34
   3eee6:	d1 40       	sbci	r29, 0x01	; 1
   3eee8:	22 dd       	rcall	.-1468   	; 0x3e92e <putch>
   3eeea:	86 2d       	mov	r24, r6
   3eeec:	20 dd       	rcall	.-1472   	; 0x3e92e <putch>
		checksum	=	MESSAGE_START ^ 0;

		putch(seqNum);
   3eeee:	81 2f       	mov	r24, r17
   3eef0:	99 27       	eor	r25, r25
   3eef2:	d8 2e       	mov	r13, r24
		checksum	^=	seqNum;

		c			=	((msgLength >> 8) & 0xFF);
   3eef4:	1c dd       	rcall	.-1480   	; 0x3e92e <putch>
   3eef6:	80 2f       	mov	r24, r16
   3eef8:	1a dd       	rcall	.-1484   	; 0x3e92e <putch>
		putch(c);
   3eefa:	8e e0       	ldi	r24, 0x0E	; 14
   3eefc:	18 dd       	rcall	.-1488   	; 0x3e92e <putch>
		checksum	^=	c;

		c			=	msgLength & 0x00FF;
		putch(c);
   3eefe:	25 e1       	ldi	r18, 0x15	; 21
   3ef00:	e2 2e       	mov	r14, r18
   3ef02:	e6 24       	eor	r14, r6
		checksum ^= c;

		putch(TOKEN);
   3ef04:	e0 26       	eor	r14, r16
   3ef06:	ed 24       	eor	r14, r13
   3ef08:	6e 01       	movw	r12, r28
		putch(seqNum);
		checksum	^=	seqNum;

		c			=	((msgLength >> 8) & 0xFF);
		putch(c);
		checksum	^=	c;
   3ef0a:	08 94       	sec
   3ef0c:	c1 1c       	adc	r12, r1
   3ef0e:	d1 1c       	adc	r13, r1

		c			=	msgLength & 0x00FF;
		putch(c);
		checksum ^= c;
   3ef10:	12 01       	movw	r2, r4

		putch(TOKEN);
		checksum ^= TOKEN;
   3ef12:	0d c0       	rjmp	.+26     	; 0x3ef2e <processStk500boot+0x52e>

		p	=	msgBuffer;
   3ef14:	d6 01       	movw	r26, r12
   3ef16:	4d 90       	ld	r4, X+
   3ef18:	6d 01       	movw	r12, r26
   3ef1a:	84 2d       	mov	r24, r4
   3ef1c:	ce 5d       	subi	r28, 0xDE	; 222
   3ef1e:	de 4f       	sbci	r29, 0xFE	; 254

		while(msgLength) {
			c	=	*p++;
   3ef20:	28 83       	st	Y, r18
   3ef22:	c2 52       	subi	r28, 0x22	; 34
   3ef24:	d1 40       	sbci	r29, 0x01	; 1
			putch(c);
   3ef26:	03 dd       	rcall	.-1530   	; 0x3e92e <putch>
   3ef28:	e4 24       	eor	r14, r4
   3ef2a:	01 50       	subi	r16, 0x01	; 1
   3ef2c:	10 40       	sbci	r17, 0x00	; 0
   3ef2e:	ce 5d       	subi	r28, 0xDE	; 222
   3ef30:	de 4f       	sbci	r29, 0xFE	; 254
   3ef32:	28 81       	ld	r18, Y
   3ef34:	c2 52       	subi	r28, 0x22	; 34
			checksum ^= c;
   3ef36:	d1 40       	sbci	r29, 0x01	; 1
			msgLength--;
   3ef38:	01 15       	cp	r16, r1
   3ef3a:	11 05       	cpc	r17, r1
   3ef3c:	59 f7       	brne	.-42     	; 0x3ef14 <processStk500boot+0x514>
   3ef3e:	21 01       	movw	r4, r2
   3ef40:	8e 2d       	mov	r24, r14
   3ef42:	ce 5d       	subi	r28, 0xDE	; 222
   3ef44:	de 4f       	sbci	r29, 0xFE	; 254
		putch(TOKEN);
		checksum ^= TOKEN;

		p	=	msgBuffer;

		while(msgLength) {
   3ef46:	28 83       	st	Y, r18
   3ef48:	c2 52       	subi	r28, 0x22	; 34
   3ef4a:	d1 40       	sbci	r29, 0x01	; 1
   3ef4c:	f0 dc       	rcall	.-1568   	; 0x3e92e <putch>
			putch(c);
			checksum ^= c;
			msgLength--;
		}

		putch(checksum);
   3ef4e:	63 94       	inc	r6
   3ef50:	ce 5d       	subi	r28, 0xDE	; 222
   3ef52:	de 4f       	sbci	r29, 0xFE	; 254
   3ef54:	28 81       	ld	r18, Y
   3ef56:	c2 52       	subi	r28, 0x22	; 34
   3ef58:	d1 40       	sbci	r29, 0x01	; 1
   3ef5a:	22 23       	and	r18, r18
   3ef5c:	19 f4       	brne	.+6      	; 0x3ef64 <processStk500boot+0x564>
		seqNum++;
   3ef5e:	00 e0       	ldi	r16, 0x00	; 0
	unsigned int	msgLength		=	0;
	unsigned char	msgBuffer[285];
	unsigned char	c, *p;
	unsigned char   isLeave = 0;

	while(!isLeave) {
   3ef60:	10 e0       	ldi	r17, 0x00	; 0
   3ef62:	25 c0       	rjmp	.+74     	; 0x3efae <processStk500boot+0x5ae>
   3ef64:	00 00       	nop
   3ef66:	81 e1       	ldi	r24, 0x11	; 17
   3ef68:	80 93 57 00 	sts	0x0057, r24
   3ef6c:	e8 95       	spm
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
{
   3ef6e:	82 e0       	ldi	r24, 0x02	; 2
   3ef70:	90 e0       	ldi	r25, 0x00	; 0
   3ef72:	6e ee       	ldi	r22, 0xEE	; 238
		putch(checksum);
		seqNum++;

	}

	asm volatile("nop");			// wait until port has changed
   3ef74:	31 d0       	rcall	.+98     	; 0x3efd8 <__eewr_byte_m2560>
	 * Now leave bootloader
	 */
	//TODO: find out what this does
	//UART_STATUS_REG	&=	0xfd;
#if defined(RWWSRE)
	boot_rww_enable();				// enable application section
   3ef76:	80 e0       	ldi	r24, 0x00	; 0
   3ef78:	ce 5d       	subi	r28, 0xDE	; 222
   3ef7a:	de 4f       	sbci	r29, 0xFE	; 254
   3ef7c:	de bf       	out	0x3e, r29	; 62
#endif
	eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3ef7e:	cd bf       	out	0x3d, r28	; 61
   3ef80:	df 91       	pop	r29
   3ef82:	cf 91       	pop	r28
   3ef84:	1f 91       	pop	r17
   3ef86:	0f 91       	pop	r16
	return(0);
}
   3ef88:	ff 90       	pop	r15
   3ef8a:	ef 90       	pop	r14
   3ef8c:	df 90       	pop	r13
   3ef8e:	cf 90       	pop	r12
   3ef90:	bf 90       	pop	r11
   3ef92:	af 90       	pop	r10
   3ef94:	9f 90       	pop	r9
   3ef96:	8f 90       	pop	r8
   3ef98:	7f 90       	pop	r7
   3ef9a:	6f 90       	pop	r6
   3ef9c:	5f 90       	pop	r5
   3ef9e:	4f 90       	pop	r4
   3efa0:	3f 90       	pop	r3
   3efa2:	2f 90       	pop	r2
   3efa4:	08 95       	ret
   3efa6:	8b e1       	ldi	r24, 0x1B	; 27
   3efa8:	e8 2e       	mov	r14, r24
   3efaa:	91 e0       	ldi	r25, 0x01	; 1
   3efac:	59 cd       	rjmp	.-1358   	; 0x3ea60 <processStk500boot+0x60>
   3efae:	90 e0       	ldi	r25, 0x00	; 0
   3efb0:	57 cd       	rjmp	.-1362   	; 0x3ea60 <processStk500boot+0x60>
   3efb2:	96 e0       	ldi	r25, 0x06	; 6
   3efb4:	55 cd       	rjmp	.-1366   	; 0x3ea60 <processStk500boot+0x60>

0003efb6 <memcpy_PF>:
   3efb6:	fa 01       	movw	r30, r20
			switch(msgParseState) {
				case ST_START:

					if(c == MESSAGE_START) {
						msgParseState	=	ST_GET_SEQ_NUM;
						checksum		=	MESSAGE_START ^ 0;
   3efb8:	dc 01       	movw	r26, r24
   3efba:	02 c0       	rjmp	.+4      	; 0x3efc0 <memcpy_PF+0xa>

			switch(msgParseState) {
				case ST_START:

					if(c == MESSAGE_START) {
						msgParseState	=	ST_GET_SEQ_NUM;
   3efbc:	05 90       	lpm	r0, Z+
   3efbe:	0d 92       	st	X+, r0
					if(c == TOKEN) {
						msgParseState	=	ST_GET_DATA;
						checksum		^=	c;
						ii				=	0;
					} else {
						msgParseState	=	ST_START;
   3efc0:	21 50       	subi	r18, 0x01	; 1
   3efc2:	30 40       	sbci	r19, 0x00	; 0
				case ST_GET_DATA:
					msgBuffer[ii++]	=	c;
					checksum		^=	c;

					if(ii == msgLength) {
						msgParseState	=	ST_GET_CHECK;
   3efc4:	d8 f7       	brcc	.-10     	; 0x3efbc <memcpy_PF+0x6>
   3efc6:	08 95       	ret

0003efc8 <__eerd_byte_m2560>:
   3efc8:	f9 99       	sbic	0x1f, 1	; 31
   3efca:	fe cf       	rjmp	.-4      	; 0x3efc8 <__eerd_byte_m2560>
   3efcc:	92 bd       	out	0x22, r25	; 34
   3efce:	81 bd       	out	0x21, r24	; 33
   3efd0:	f8 9a       	sbi	0x1f, 0	; 31
   3efd2:	99 27       	eor	r25, r25
   3efd4:	80 b5       	in	r24, 0x20	; 32
   3efd6:	08 95       	ret

0003efd8 <__eewr_byte_m2560>:
   3efd8:	26 2f       	mov	r18, r22

0003efda <__eewr_r18_m2560>:
   3efda:	f9 99       	sbic	0x1f, 1	; 31
   3efdc:	fe cf       	rjmp	.-4      	; 0x3efda <__eewr_r18_m2560>
   3efde:	1f ba       	out	0x1f, r1	; 31
   3efe0:	92 bd       	out	0x22, r25	; 34
   3efe2:	81 bd       	out	0x21, r24	; 33
   3efe4:	20 bd       	out	0x20, r18	; 32
   3efe6:	0f b6       	in	r0, 0x3f	; 63
   3efe8:	f8 94       	cli
   3efea:	fa 9a       	sbi	0x1f, 2	; 31
   3efec:	f9 9a       	sbi	0x1f, 1	; 31
   3efee:	0f be       	out	0x3f, r0	; 63
   3eff0:	01 96       	adiw	r24, 0x01	; 1
   3eff2:	08 95       	ret

0003eff4 <_exit>:
   3eff4:	f8 94       	cli

0003eff6 <__stop_program>:
   3eff6:	ff cf       	rjmp	.-2      	; 0x3eff6 <__stop_program>
