URL: http://vlsicad.cs.ucla.edu/~abk/papers/journal/j30.ps
Refering-URL: http://vlsicad.cs.ucla.edu/~abk/publications.html
Root-URL: http://www.cs.ucla.edu
Abstract: Copyright (C) 1997, 1998 by the Association for Computing Machinery, Inc. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or direct commercial advantage and that copies show this notice on the first page or initial screen of a display along with the full citation. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works, requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept, ACM Inc., 1515 Broadway, New York, NY 10036 USA, fax +1 (212) 869-0481, or permissions@acm.org 
Abstract-found: 1
Intro-found: 1
Reference: <author> Boese, K. D. and Kahng, A. B. </author> <year> 1992. </year> <title> Zero-skew clock routing trees with minimum wire-length. </title> <booktitle> In Proc. IEEE Int. ASIC Conf. </booktitle> <month> (Sept. </month> <year> 1992). </year> <pages> pp. </pages> <month> 1.1.1-1.1.5. </month>
Reference: <author> Boese, K. D., Kahng, A. B., McCoy, B. A., and Robins, G. </author> <year> 1995. </year> <title> Near-optimal critical sink routing tree constructions. </title> <journal> IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 14, </journal> <volume> 12 (Dec.), </volume> <pages> 1417-1436. </pages>
Reference: <author> Borah, M., Owens, R. M., and Irwin, M. J. </author> <year> 1994. </year> <title> An edge-based heuristic for Steiner routing. </title> <journal> IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 13, </journal> <volume> 12 (Dec.), </volume> <pages> 1563-1568. </pages>
Reference: <author> Chao, T.-H., Hsu, Y.-C. H., and Ho, J.-M. </author> <year> 1992. </year> <title> Zero skew clock net routing. </title> <booktitle> In Proc. Design Automation Conf (1992). </booktitle> <pages> pp. 518-523. </pages>
Reference: <author> Chao, T.-H., Hsu, Y.-C. H., Ho, J.-M., Boese, K. D., and Kahng, A. B. </author> <year> 1992. </year> <title> Zero skew clock routing with minimum wirelength. </title> <journal> IEEE Trans. on Circuits and Systems 39, </journal> <volume> 11 (Nov.), </volume> <pages> 799-814. </pages>
Reference: <author> Chung, J. and Cheng, C.-K. </author> <year> 1994. </year> <title> Skew sensitivity minimization of buffered clock tree. </title> <booktitle> In Proc. Int. Conf. on Computer Aided Design (1994). </booktitle> <pages> pp. 280-283. </pages>

Reference: <author> Cong, J., Kahng, A. B., Koh, C.-K., and Tsao, C.-W. A. </author> <year> 1995a. </year> <title> Bounded-skew clock and Steiner routing under Elmore delay. </title> <booktitle> In Proc. Int. Conf. on Computer Aided Design (1995). </booktitle> <pages> pp. 66-71. </pages>
Reference: <author> Cong, J., Kahng, A. B., Koh, C.-K., and Tsao, C.-W. A. </author> <year> 1995b. </year> <title> Bounded-skew clock and steiner routing under Elmore delay. </title> <type> Technical Report 950030 (Aug.), </type> <institution> UCLA CS Dept. </institution>
Reference: <author> Cong, J. and Koh, C.-K. </author> <year> 1994. </year> <title> Simultaneous driver and wire sizing for performance and power optimization. </title> <booktitle> IEEE Trans. on Very Large Scale Integration (VLSI) Systems 2, </booktitle> <month> 4 (Dec.), </month> <pages> 408-423. </pages>
Reference: <author> Cong, J. and Koh, C.-K. </author> <year> 1995. </year> <title> Minimum-cost bounded-skew clock routing. </title> <booktitle> In Proc. IEEE Int. Symp. on Circuits and Systems (April 1995). </booktitle> <pages> pp. </pages> <note> 1.215-1.218. 45 Cong, </note> <author> J., Koh, C.-K., and Leung, K.-S. </author> <year> 1996. </year> <title> Simultaneous buffer and wire sizing for performance and power optimization. </title> <booktitle> In Proc. Int. Symp. on Low Power Electronics and Design (Aug. </booktitle> <year> 1996). </year> <pages> pp. 271-276. </pages>
Reference: <author> Cong, J. and Leung, K. S. </author> <year> 1995. </year> <title> Optimal wiresizing under the distributed Elmore delay model. </title> <journal> IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 14, </journal> <volume> 3 (March), </volume> <pages> 321-336. </pages>
Reference: <author> Edahiro, M. </author> <year> 1991. </year> <title> Minimum skew and minimum path length routing in vlsi layout design. </title> <journal> NEC Research and Development 32, </journal> <volume> 4 (Oct.), </volume> <pages> 569-575. </pages>
Reference: <author> Edahiro, M. </author> <year> 1992. </year> <title> Minimum path-length equi-distant routing. </title> <booktitle> In Proc. IEEE Asia-Pacific Conf. on Circuits and Systems (Dec. </booktitle> <year> 1992). </year> <pages> pp. 41-46. </pages>
Reference: <author> Edahiro, M. </author> <year> 1993a. </year> <title> A clustering-based optimization algorithm in zero-skew routing. </title> <booktitle> In Proc. Design Automation Conf (June 1993). </booktitle> <pages> pp. 612-616. </pages>
Reference: <author> Edahiro, M. </author> <year> 1993b. </year> <title> Delay minimization for zero-skew routing. </title> <booktitle> In Proc. Int. Conf. on Computer Aided Design (1993). </booktitle> <pages> pp. 563-566. </pages>
Reference: <author> Edahiro, M. </author> <year> 1994. </year> <title> An efficient zero-skew routing algorithm. </title> <booktitle> In Proc. Design Automation Conf (June 1994). </booktitle> <pages> pp. 375-380. </pages>
Reference: <author> Elmore, W. C. </author> <year> 1948. </year> <title> The transient response of damped linear networks with particular regard to wide-band amplifiers. </title> <journal> Journal of Applied Physics 19, </journal> <volume> 1 (Jan.), </volume> <pages> 55-63. </pages>
Reference: <author> Friedman, E. G., Ed. </author> <year> 1995. </year> <title> Clock Distribution networks in VLSI Circuits and Systems: </title>
References-found: 18

