
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673089    0.002474    6.822546 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.822546   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000258   20.971441 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871443   clock uncertainty
                                  0.000000   20.871443   clock reconvergence pessimism
                                  0.396348   21.267790   library recovery time
                                             21.267790   data required time
---------------------------------------------------------------------------------------------
                                             21.267790   data required time
                                             -6.822546   data arrival time
---------------------------------------------------------------------------------------------
                                             14.445244   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000428    0.971612 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.047444    1.402778    2.381834    3.353446 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.402778    0.000576    3.354022 ^ _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020135    0.723341    1.189874    4.543896 ^ _138_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _074_ (net)
                      0.723341    0.000317    4.544213 ^ _141_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.011647    0.504904    0.347952    4.892165 v _141_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.504904    0.000283    4.892447 v _144_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008030    0.441059    0.950786    5.843233 v _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.441059    0.000193    5.843426 v _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011143    0.832212    0.595674    6.439100 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.832212    0.000330    6.439429 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.439429   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000449   20.971634 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871634   clock uncertainty
                                  0.000000   20.871634   clock reconvergence pessimism
                                 -0.710752   20.160881   library setup time
                                             20.160881   data required time
---------------------------------------------------------------------------------------------
                                             20.160881   data required time
                                             -6.439429   data arrival time
---------------------------------------------------------------------------------------------
                                             13.721453   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 data_in[4]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
