#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov  2 09:04:02 2022
# Process ID: 22500
# Current directory: C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18868 C:\Users\umaff\Documents\Vivado\k-and-s-project\ks_vivado\ks_vivado.xpr
# Log file: C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/vivado.log
# Journal file: C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado\vivado.jou
# Running On: Ulisses, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 8434 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.xpr
INFO: [Project 1-313] Project file moved from 'C:/projetos/k-and-s-project/ks_vivado' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'ks_vivado.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/ram_model.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ram_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'tb_k_and_s'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1625.715 ; gain = 31.125
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1698.988 ; gain = 0.000
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.988 ; gain = 0.000
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1698.988 ; gain = 0.000
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1698.988 ; gain = 0.000
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1698.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1698.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1698.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.988 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1698.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1698.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1698.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.988 ; gain = 0.000
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2380.246 ; gain = 0.000
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.246 ; gain = 0.000
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]] ;0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]] ;0000
[[ RAM ]]  0 810F
[[ RAM ]]  1 8130
[[ RAM ]]  2 8151
[[ RAM ]]  3 8172
[[ RAM ]]  4 826F
[[ RAM ]]  5 8250
[[ RAM ]]  6 8231
[[ RAM ]]  7 8212
[[ RAM ]]  8 810F
[[ RAM ]]  9 8130
[[ RAM ]] 10 8151
[[ RAM ]] 11 8172
[[ RAM ]] 12 FFFF
[[ RAM ]] 13 000A
[[ RAM ]] 14 0005
[[ RAM ]] 15 0003
[[ RAM ]] 16 0002
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] ;end of file
[[ RAM ]] ;end of file
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2380.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.246 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100 us
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 XXXX
[[ RAM ]]  8 XXXX
[[ RAM ]]  9 XXXX
[[ RAM ]] 10 XXXX
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1645 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1645 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
restart
INFO: [Wavedata 42-604] Simulation restarted
run 900 ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2380.246 ; gain = 0.000
run all
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 XXXX
[[ RAM ]]  8 XXXX
[[ RAM ]]  9 XXXX
[[ RAM ]] 10 XXXX
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1645 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1645 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 XXXX
[[ RAM ]]  8 XXXX
[[ RAM ]]  9 XXXX
[[ RAM ]] 10 XXXX
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1645 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1645 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2688.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2688.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2688.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2688.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2688.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2688.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2771.281 ; gain = 0.000
add_bp {C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv} 59
remove_bps -file {C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv} -line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2771.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.285 ; gain = 32.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3033.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.848 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 XXXX
[[ RAM ]] 16 XXXX
[[ RAM ]] 17 XXXX
[[ RAM ]] 18 XXXX
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1735 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1735 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
run 20 us
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 2545 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 2545 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
save_wave_config {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3079.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3079.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3092.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3092.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3092.637 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 30 us
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 0002
[[ RAM ]] 16 0003
[[ RAM ]] 17 0005
[[ RAM ]] 18 000A
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1735 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1735 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
restart
INFO: [Wavedata 42-604] Simulation restarted
run 25 us
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 0002
[[ RAM ]] 16 0003
[[ RAM ]] 17 0005
[[ RAM ]] 18 000A
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1735 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1735 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810F
[[ RAM ]]  3 8130
[[ RAM ]]  4 8151
[[ RAM ]]  5 8172
[[ RAM ]]  6 826F
[[ RAM ]]  7 8250
[[ RAM ]]  8 8231
[[ RAM ]]  9 8212
[[ RAM ]] 10 810F
[[ RAM ]] 11 8130
[[ RAM ]] 12 8151
[[ RAM ]] 13 8172
[[ RAM ]] 14 FFFF
[[ RAM ]] 15 000A
[[ RAM ]] 16 0005
[[ RAM ]] 17 0003
[[ RAM ]] 18 0002
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/umaff/Documents/Vivado/k-and-s-project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3092.637 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 30 us
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1455 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1455 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.637 ; gain = 0.000
run all
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1455 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1455 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
run 500 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 s
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]Memory Dumped - releasing memory
[[ TBT ]] Memory dump is finished, stop simulation in two clock cycle
Failure: [[ TBT ]] Testbench finished normally... ignore this failure!
Time: 1455 ns  Iteration: 1  Process: /tb_k_and_s/testbench_control  File: C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd
$finish called at time : 1455 ns : File "C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/tb_k_and_s.vhd" Line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_k_and_s'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj"
"xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/umaff/Documents/Vivado/k-and-s-project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/umaff/Documents/Vivado/k-and-s-project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ; start
[[ RAM ]]  0 0000
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  1 0000
[[ RAM ]]  2 810B
[[ RAM ]]  3 812C
[[ RAM ]]  4 814D
[[ RAM ]]  5 816E
[[ RAM ]]  6 A101
[[ RAM ]]  7 A216
[[ RAM ]]  8 A32B
[[ RAM ]]  9 A433
[[ RAM ]] 10 FFFF
[[ RAM ]] 11 000A
[[ RAM ]] 12 0005
[[ RAM ]] 13 0003
[[ RAM ]] 14 0002
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.637 ; gain = 0.000
restart
