Fitter report for ProjektMotorRegel
Fri Feb 21 09:03:38 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Interconnect Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Fri Feb 21 09:03:38 2014     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; ProjektMotorRegel                         ;
; Top-level Entity Name              ; MotorStromRegelung                        ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE10E22C7                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 1,880 / 10,320 ( 18 % )                   ;
;     Total combinational functions  ; 1,688 / 10,320 ( 16 % )                   ;
;     Dedicated logic registers      ; 1,040 / 10,320 ( 10 % )                   ;
; Total registers                    ; 1040                                      ;
; Total pins                         ; 32 / 92 ( 35 % )                          ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 32,768 / 423,936 ( 8 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.86        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   9.1%      ;
+----------------------------+-------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+------------------+------------------------+
; Pin Name         ; Reason                 ;
+------------------+------------------------+
; oslv2_red_led[0] ; Missing drive strength ;
; oslv2_red_led[1] ; Missing drive strength ;
; or_main_spi.miso ; Missing drive strength ;
; oslv6_pwmA[0]    ; Missing drive strength ;
; oslv6_pwmA[1]    ; Missing drive strength ;
; oslv6_pwmA[2]    ; Missing drive strength ;
; oslv6_pwmA[3]    ; Missing drive strength ;
; oslv6_pwmA[4]    ; Missing drive strength ;
; oslv6_pwmA[5]    ; Missing drive strength ;
; oslv6_pwmB[0]    ; Missing drive strength ;
; oslv6_pwmB[1]    ; Missing drive strength ;
; oslv6_pwmB[2]    ; Missing drive strength ;
; oslv6_pwmB[3]    ; Missing drive strength ;
; oslv6_pwmB[4]    ; Missing drive strength ;
; oslv6_pwmB[5]    ; Missing drive strength ;
+------------------+------------------------+


+--------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                    ;
+--------------+----------------+--------------+------------------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To             ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------------------+---------------+----------------+
; Location     ;                ;              ; ir_current_spi[0].miso ; PIN_72        ; QSF Assignment ;
; Location     ;                ;              ; ir_current_spi[1].miso ; PIN_69        ; QSF Assignment ;
; Location     ;                ;              ; ir_current_spi[2].miso ; PIN_65        ; QSF Assignment ;
; Location     ;                ;              ; ir_current_spi[3].miso ; PIN_39        ; QSF Assignment ;
; Location     ;                ;              ; ir_current_spi[4].miso ; PIN_33        ; QSF Assignment ;
; Location     ;                ;              ; ir_current_spi[5].miso ; PIN_30        ; QSF Assignment ;
; Location     ;                ;              ; or_current_spi.cs_n    ; PIN_64        ; QSF Assignment ;
; Location     ;                ;              ; or_current_spi.sclk    ; PIN_66        ; QSF Assignment ;
; I/O Standard ;                ;              ; ir_current_spi[0].miso ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; ir_current_spi[1].miso ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; ir_current_spi[2].miso ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; ir_current_spi[3].miso ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; ir_current_spi[4].miso ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; ir_current_spi[5].miso ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; or_current_spi.cs_n    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; or_current_spi.sclk    ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2816 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2816 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1965    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 178     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 662     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 11      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/ProjektMotorRegel.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 1,880 / 10,320 ( 18 % )      ;
;     -- Combinational with no register       ; 840                          ;
;     -- Register only                        ; 192                          ;
;     -- Combinational with a register        ; 848                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 783                          ;
;     -- 3 input functions                    ; 415                          ;
;     -- <=2 input functions                  ; 490                          ;
;     -- Register only                        ; 192                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 1210                         ;
;     -- arithmetic mode                      ; 478                          ;
;                                             ;                              ;
; Total registers*                            ; 1,040 / 10,732 ( 10 % )      ;
;     -- Dedicated logic registers            ; 1,040 / 10,320 ( 10 % )      ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )              ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 142 / 645 ( 22 % )           ;
; User inserted logic elements                ; 0                            ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 32 / 92 ( 35 % )             ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )               ;
;                                             ;                              ;
; Global signals                              ; 5                            ;
; M9Ks                                        ; 4 / 46 ( 9 % )               ;
; Total block memory bits                     ; 32,768 / 423,936 ( 8 % )     ;
; Total block memory implementation bits      ; 36,864 / 423,936 ( 9 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )               ;
; PLLs                                        ; 1 / 2 ( 50 % )               ;
; Global clocks                               ; 5 / 10 ( 50 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 5%                 ;
; Peak interconnect usage (total/H/V)         ; 12% / 11% / 14%              ;
; Maximum fan-out node                        ; isl_clock_40MHz~inputclkctrl ;
; Maximum fan-out                             ; 427                          ;
; Highest non-global fan-out signal           ; r.spi_addr[0]                ;
; Highest non-global fan-out                  ; 108                          ;
; Total fan-out                               ; 8697                         ;
; Average fan-out                             ; 2.95                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 1321 / 10320 ( 13 % ) ; 113 / 10320 ( 1 % )  ; 446 / 10320 ( 4 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 725                   ; 40                   ; 75                             ; 0                              ;
;     -- Register only                        ; 26                    ; 8                    ; 158                            ; 0                              ;
;     -- Combinational with a register        ; 570                   ; 65                   ; 213                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 614                   ; 42                   ; 127                            ; 0                              ;
;     -- 3 input functions                    ; 303                   ; 41                   ; 71                             ; 0                              ;
;     -- <=2 input functions                  ; 378                   ; 22                   ; 90                             ; 0                              ;
;     -- Register only                        ; 26                    ; 8                    ; 158                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 877                   ; 101                  ; 232                            ; 0                              ;
;     -- arithmetic mode                      ; 418                   ; 4                    ; 56                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 596                   ; 73                   ; 371                            ; 0                              ;
;     -- Dedicated logic registers            ; 596 / 10320 ( 6 % )   ; 73 / 10320 ( < 1 % ) ; 371 / 10320 ( 4 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 94 / 645 ( 15 % )     ; 11 / 645 ( 2 % )     ; 38 / 645 ( 6 % )               ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 32                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                     ; 0                    ; 32768                          ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                    ; 36864                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 4 / 46 ( 8 % )                 ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )       ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 2 / 12 ( 16 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 372                   ; 111                  ; 509                            ; 1                              ;
;     -- Registered Input Connections         ; 371                   ; 82                   ; 405                            ; 0                              ;
;     -- Output Connections                   ; 494                   ; 127                  ; 1                              ; 371                            ;
;     -- Registered Output Connections        ; 2                     ; 126                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 6295                  ; 703                  ; 2310                           ; 379                            ;
;     -- Registered Connections               ; 2334                  ; 517                  ; 1128                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 0                     ; 103                  ; 391                            ; 372                            ;
;     -- sld_hub:auto_hub                     ; 103                   ; 16                   ; 119                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 391                   ; 119                  ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 372                   ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 20                    ; 18                   ; 65                             ; 1                              ;
;     -- Output Ports                         ; 16                    ; 36                   ; 18                             ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 10                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 26                   ; 1                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 1                    ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 14                   ; 9                              ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ir_main_spi.cs_n ; 75    ; 5        ; 34           ; 3            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ir_main_spi.mosi ; 80    ; 5        ; 34           ; 7            ; 7            ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ir_main_spi.sclk ; 76    ; 5        ; 34           ; 4            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; isl_clock_40MHz  ; 23    ; 1        ; 0            ; 11           ; 7            ; 428                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; isl_toggle       ; 74    ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_A[0]   ; 83    ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_A[1]   ; 84    ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_A[2]   ; 98    ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_A[3]   ; 99    ; 6        ; 34           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_A[4]   ; 105   ; 6        ; 34           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_A[5]   ; 106   ; 6        ; 34           ; 20           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_B[0]   ; 85    ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_B[1]   ; 86    ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_B[2]   ; 100   ; 6        ; 34           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_B[3]   ; 101   ; 6        ; 34           ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_B[4]   ; 103   ; 6        ; 34           ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; islv6_enc_B[5]   ; 104   ; 6        ; 34           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; or_main_spi.miso ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv2_red_led[0] ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv2_red_led[1] ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmA[0]    ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmA[1]    ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmA[2]    ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmA[3]    ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmA[4]    ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmA[5]    ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmB[0]    ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmB[1]    ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmB[2]    ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmB[3]    ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmB[4]    ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oslv6_pwmB[5]    ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; islv6_enc_B[1]          ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; islv6_enc_A[2]          ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; islv6_enc_A[3]          ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; islv6_enc_B[3]          ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; islv6_enc_B[4]          ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 11 ( 64 % )  ; 3.3V          ; --           ;
; 2        ; 4 / 8 ( 50 % )   ; 3.3V          ; --           ;
; 3        ; 3 / 11 ( 27 % )  ; 3.3V          ; --           ;
; 4        ; 4 / 14 ( 29 % )  ; 3.3V          ; --           ;
; 5        ; 10 / 13 ( 77 % ) ; 3.3V          ; --           ;
; 6        ; 8 / 10 ( 80 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; oslv2_red_led[1]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; oslv2_red_led[0]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; isl_clock_40MHz                                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; oslv6_pwmB[5]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; oslv6_pwmA[5]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; oslv6_pwmB[4]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; oslv6_pwmA[4]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; oslv6_pwmB[3]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; oslv6_pwmA[3]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; oslv6_pwmB[2]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; oslv6_pwmA[2]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; oslv6_pwmB[1]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; oslv6_pwmA[1]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; oslv6_pwmB[0]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; oslv6_pwmA[0]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; isl_toggle                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; ir_main_spi.cs_n                                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; ir_main_spi.sclk                                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; or_main_spi.miso                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; ir_main_spi.mosi                                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; islv6_enc_A[0]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; islv6_enc_A[1]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; islv6_enc_B[0]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; islv6_enc_B[1]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; islv6_enc_A[2]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; islv6_enc_A[3]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; islv6_enc_B[2]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; islv6_enc_B[3]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; islv6_enc_B[4]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; islv6_enc_B[5]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; islv6_enc_A[4]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; islv6_enc_A[5]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; u_pwm_pll|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; No compensation                                                              ;
; Compensate clock              ; --                                                                           ;
; Compensated input/output pins ; --                                                                           ;
; Switchover type               ; --                                                                           ;
; Input frequency 0             ; 40.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                           ;
; Nominal PFD frequency         ; 40.0 MHz                                                                     ;
; Nominal VCO frequency         ; 639.8 MHz                                                                    ;
; VCO post scale K counter      ; 2                                                                            ;
; VCO frequency control         ; Auto                                                                         ;
; VCO phase shift step          ; 195 ps                                                                       ;
; VCO multiply                  ; --                                                                           ;
; VCO divide                    ; --                                                                           ;
; Freq min lock                 ; 18.75 MHz                                                                    ;
; Freq max lock                 ; 40.64 MHz                                                                    ;
; M VCO Tap                     ; 0                                                                            ;
; M Initial                     ; 1                                                                            ;
; M value                       ; 16                                                                           ;
; N value                       ; 1                                                                            ;
; Charge pump current           ; setting 1                                                                    ;
; Loop filter resistance        ; setting 27                                                                   ;
; Loop filter capacitance       ; setting 0                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ;
; Bandwidth type                ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                          ;
; PLL location                  ; PLL_1                                                                        ;
; Inclk0 signal                 ; isl_clock_40MHz                                                              ;
; Inclk1 signal                 ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                           ;
+-------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 4    ; 1   ; 160.0 MHz        ; 0 (0 ps)    ; 11.25 (195 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; u_pwm_pll|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 4   ; 10.0 MHz         ; 0 (0 ps)    ; 0.70 (195 ps)    ; 50/50      ; C1      ; 64            ; 32/32 Even ; --            ; 1       ; 0       ; u_pwm_pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                              ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MotorStromRegelung                                                                                  ; 1880 (411)  ; 1040 (225)                ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 32   ; 0            ; 840 (205)    ; 192 (14)          ; 848 (151)        ; |MotorStromRegelung                                                                                                                                                                                                                                                                                              ;              ;
;    |encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|                                            ; 101 (101)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 2 (2)             ; 54 (54)          ; |MotorStromRegelung|encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit                                                                                                                                                                                                                                         ;              ;
;    |encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|                                            ; 101 (101)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 2 (2)             ; 54 (54)          ; |MotorStromRegelung|encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit                                                                                                                                                                                                                                         ;              ;
;    |encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|                                            ; 101 (101)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 2 (2)             ; 54 (54)          ; |MotorStromRegelung|encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit                                                                                                                                                                                                                                         ;              ;
;    |encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|                                            ; 101 (101)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 2 (2)             ; 54 (54)          ; |MotorStromRegelung|encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit                                                                                                                                                                                                                                         ;              ;
;    |encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|                                            ; 101 (101)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 2 (2)             ; 54 (54)          ; |MotorStromRegelung|encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit                                                                                                                                                                                                                                         ;              ;
;    |encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|                                            ; 101 (101)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 2 (2)             ; 54 (54)          ; |MotorStromRegelung|encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit                                                                                                                                                                                                                                         ;              ;
;    |pwm6_12bit:u_pwm8_12bit|                                                                         ; 296 (296)   ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 224 (224)    ; 0 (0)             ; 72 (72)          ; |MotorStromRegelung|pwm6_12bit:u_pwm8_12bit                                                                                                                                                                                                                                                                      ;              ;
;    |pwm_pll:u_pwm_pll|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MotorStromRegelung|pwm_pll:u_pwm_pll                                                                                                                                                                                                                                                                            ;              ;
;       |altpll:altpll_component|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MotorStromRegelung|pwm_pll:u_pwm_pll|altpll:altpll_component                                                                                                                                                                                                                                                    ;              ;
;          |pwm_pll_altpll:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MotorStromRegelung|pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated                                                                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                ; 113 (72)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (27)      ; 8 (8)             ; 65 (40)          ; |MotorStromRegelung|sld_hub:auto_hub                                                                                                                                                                                                                                                                             ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |MotorStromRegelung|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                     ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |MotorStromRegelung|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                   ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 446 (1)     ; 371 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (1)       ; 158 (0)           ; 213 (0)          ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                               ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 445 (72)    ; 371 (62)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (10)      ; 158 (53)          ; 213 (9)          ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 84 (82)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 55 (55)           ; 28 (0)           ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ;              ;
;             |lpm_mux:mux|                                                                            ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (0)           ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                |mux_vsc:auto_generated|                                                              ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                       ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;             |altsyncram_2u14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2u14:auto_generated                                                                                                                                          ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 1 (1)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 113 (113)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 13 (13)           ; 62 (62)          ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;          |sld_ela_control:ela_control|                                                               ; 37 (1)      ; 36 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 25 (0)            ; 11 (1)           ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 8 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 4 (4)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 8 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 12 (2)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (0)             ; 2 (1)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 92 (9)      ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (9)       ; 0 (0)             ; 79 (0)           ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                |cntr_qei:auto_generated|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qei:auto_generated                                                      ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                |cntr_o9j:auto_generated|                                                             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                               ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                |cntr_igi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                     ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |MotorStromRegelung|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
;    |spi_16bit_1ch_slave:u_main_spi|                                                                  ; 49 (49)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 23 (23)          ; |MotorStromRegelung|spi_16bit_1ch_slave:u_main_spi                                                                                                                                                                                                                                                               ;              ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; oslv2_red_led[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv2_red_led[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; or_main_spi.miso ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmA[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmA[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmA[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmA[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmB[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmB[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmB[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmB[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmB[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oslv6_pwmB[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; isl_clock_40MHz  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ir_main_spi.sclk ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ir_main_spi.cs_n ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ir_main_spi.mosi ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; isl_toggle       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; islv6_enc_A[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; islv6_enc_B[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; islv6_enc_A[0]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; islv6_enc_B[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; islv6_enc_A[3]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; islv6_enc_B[3]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; islv6_enc_A[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; islv6_enc_B[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; islv6_enc_A[5]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; islv6_enc_B[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; islv6_enc_A[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; islv6_enc_B[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                         ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+
; isl_clock_40MHz                                                                                          ;                   ;         ;
; ir_main_spi.sclk                                                                                         ;                   ;         ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in.sclk                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]           ; 1                 ; 6       ;
; ir_main_spi.cs_n                                                                                         ;                   ;         ;
;      - spi_16bit_1ch_slave:u_main_spi|v~1                                                                ; 0                 ; 6       ;
;      - ir_main_spi.cs_n~_wirecell                                                                        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]           ; 0                 ; 6       ;
; ir_main_spi.mosi                                                                                         ;                   ;         ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[0]~0                                                ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[12]~1                                               ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[11]~2                                               ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[10]~3                                               ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[9]~4                                                ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[1]~5                                                ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[2]~6                                                ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[3]~7                                                ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[4]~8                                                ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[5]~9                                                ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[6]~10                                               ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[7]~11                                               ; 1                 ; 6       ;
;      - spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[8]~12                                               ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]~feeder    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]~feeder ; 1                 ; 6       ;
; isl_toggle                                                                                               ;                   ;         ;
;      - r.toggle_prev1                                                                                    ; 0                 ; 6       ;
; islv6_enc_A[1]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.sl_enc_a1~feeder                           ; 0                 ; 6       ;
; islv6_enc_B[1]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.sl_enc_b1~feeder                           ; 0                 ; 6       ;
; islv6_enc_A[0]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.sl_enc_a1~feeder                           ; 1                 ; 6       ;
; islv6_enc_B[0]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.sl_enc_b1                                  ; 0                 ; 6       ;
; islv6_enc_A[3]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.sl_enc_a1~feeder                           ; 1                 ; 6       ;
; islv6_enc_B[3]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.sl_enc_b1                                  ; 1                 ; 6       ;
; islv6_enc_A[2]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.sl_enc_a1                                  ; 0                 ; 6       ;
; islv6_enc_B[2]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.sl_enc_b1~feeder                           ; 0                 ; 6       ;
; islv6_enc_A[5]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.sl_enc_a1                                  ; 1                 ; 6       ;
; islv6_enc_B[5]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.sl_enc_b1~feeder                           ; 0                 ; 6       ;
; islv6_enc_A[4]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.sl_enc_a1~feeder                           ; 0                 ; 6       ;
; islv6_enc_B[4]                                                                                           ;                   ;         ;
;      - encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.sl_enc_b1~feeder                           ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Decoder0~2                                                                                                                                                                                                                                    ; LCCOMB_X16_Y14_N12 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Decoder0~3                                                                                                                                                                                                                                    ; LCCOMB_X16_Y14_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Decoder0~4                                                                                                                                                                                                                                    ; LCCOMB_X16_Y14_N24 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Decoder0~5                                                                                                                                                                                                                                    ; LCCOMB_X16_Y14_N18 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Decoder0~6                                                                                                                                                                                                                                    ; LCCOMB_X16_Y14_N28 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Decoder0~7                                                                                                                                                                                                                                    ; LCCOMB_X16_Y14_N14 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LessThan1~7                                                                                                                                                                                                                                   ; LCCOMB_X2_Y23_N6   ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                  ; JTAG_X1_Y12_N0     ; 250     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                  ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; comb_proc~0                                                                                                                                                                                                                                   ; LCCOMB_X18_Y8_N14  ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[12]~38                                                                                                                                                                           ; LCCOMB_X13_Y15_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_velo[5]~0                                                                                                                                                                            ; LCCOMB_X13_Y16_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[8]~38                                                                                                                                                                            ; LCCOMB_X12_Y18_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_velo[13]~0                                                                                                                                                                           ; LCCOMB_X17_Y18_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[14]~38                                                                                                                                                                           ; LCCOMB_X19_Y18_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_velo[15]~0                                                                                                                                                                           ; LCCOMB_X16_Y17_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[10]~38                                                                                                                                                                           ; LCCOMB_X12_Y11_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_velo[9]~0                                                                                                                                                                            ; LCCOMB_X14_Y11_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[0]~38                                                                                                                                                                            ; LCCOMB_X24_Y18_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_velo[0]~0                                                                                                                                                                            ; LCCOMB_X23_Y18_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[5]~38                                                                                                                                                                            ; LCCOMB_X23_Y20_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_velo[0]~0                                                                                                                                                                            ; LCCOMB_X23_Y19_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; isl_clock_40MHz                                                                                                                                                                                                                               ; PIN_23             ; 427     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; isl_clock_40MHz                                                                                                                                                                                                                               ; PIN_23             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pwm6_12bit:u_pwm8_12bit|r.state                                                                                                                                                                                                               ; FF_X21_Y16_N25     ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                      ; PLL_1              ; 35      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                      ; PLL_1              ; 336     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; r.activate[2]~0                                                                                                                                                                                                                               ; LCCOMB_X18_Y8_N28  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; r.activate[2]~1                                                                                                                                                                                                                               ; LCCOMB_X22_Y15_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; r.activate[2]~2                                                                                                                                                                                                                               ; LCCOMB_X22_Y15_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; r.spi_addr[3]                                                                                                                                                                                                                                 ; FF_X21_Y15_N5      ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; r.spi_out_main[10]~10                                                                                                                                                                                                                         ; LCCOMB_X22_Y16_N24 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; r.spi_out_main[10]~12                                                                                                                                                                                                                         ; LCCOMB_X21_Y12_N30 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; r.spi_out_main[15]~16                                                                                                                                                                                                                         ; LCCOMB_X23_Y16_N8  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; r.spi_out_main[15]~17                                                                                                                                                                                                                         ; LCCOMB_X23_Y16_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; r.toggle_cnt[0]~63                                                                                                                                                                                                                            ; LCCOMB_X18_Y8_N6   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; r_next.current_sp[4][11]~57                                                                                                                                                                                                                   ; LCCOMB_X19_Y15_N20 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; r_next.current_sp[5][11]~58                                                                                                                                                                                                                   ; LCCOMB_X19_Y15_N30 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                      ; FF_X25_Y10_N5      ; 30      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                              ; LCCOMB_X25_Y11_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                ; FF_X23_Y10_N15     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                ; FF_X26_Y10_N27     ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                ; LCCOMB_X26_Y10_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                       ; LCCOMB_X25_Y11_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                        ; LCCOMB_X25_Y11_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~10                                                                                                                                                                                   ; LCCOMB_X25_Y11_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~9                                                                                                                                                                                    ; LCCOMB_X25_Y11_N26 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; FF_X25_Y10_N23     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; FF_X24_Y10_N23     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                           ; FF_X25_Y11_N3      ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                           ; FF_X25_Y11_N17     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                    ; LCCOMB_X25_Y10_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                          ; FF_X25_Y11_N9      ; 23      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                ; LCCOMB_X21_Y11_N24 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                ; LCCOMB_X18_Y13_N2  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                             ; LCCOMB_X19_Y11_N20 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                ; FF_X28_Y10_N1      ; 174     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                    ; FF_X19_Y13_N5      ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; LCCOMB_X19_Y11_N12 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; LCCOMB_X19_Y11_N10 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                ; LCCOMB_X22_Y10_N26 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; LCCOMB_X23_Y11_N20 ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X22_Y10_N18 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0    ; LCCOMB_X23_Y11_N26 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; LCCOMB_X22_Y11_N16 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; LCCOMB_X23_Y11_N14 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~12                                                                                                                                      ; LCCOMB_X24_Y8_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                 ; LCCOMB_X24_Y8_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0                                                                                                                                                    ; LCCOMB_X23_Y11_N0  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; LCCOMB_X22_Y11_N24 ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_active                                                                                                                                                                                                   ; FF_X22_Y12_N11     ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_bit[3]~0                                                                                                                                                                                                 ; LCCOMB_X21_Y12_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                             ; JTAG_X1_Y12_N0 ; 250     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; isl_clock_40MHz                                                                          ; PIN_23         ; 427     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 35      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1          ; 336     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all           ; FF_X28_Y10_N1  ; 174     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; r.spi_addr[1]                                                                                                                                                                                                                                                                                              ; 108     ;
; r.spi_addr[0]                                                                                                                                                                                                                                                                                              ; 108     ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                        ; 55      ;
; r.spi_addr[2]                                                                                                                                                                                                                                                                                              ; 50      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                     ; 39      ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                                                                             ; 34      ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|comb_process~1                                                                                                                                                                                                                                        ; 34      ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|comb_process~1                                                                                                                                                                                                                                        ; 34      ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|comb_process~1                                                                                                                                                                                                                                        ; 34      ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|comb_process~1                                                                                                                                                                                                                                        ; 34      ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|comb_process~1                                                                                                                                                                                                                                        ; 34      ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|comb_process~1                                                                                                                                                                                                                                        ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                                                                          ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                                                                   ; 32      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                        ; 30      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                   ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                 ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                        ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                              ; 28      ;
; comb_proc~0                                                                                                                                                                                                                                                                                                ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                             ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                             ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                              ; 27      ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[12]                                                                                                                                                                                                                                                                      ; 27      ;
; LessThan1~7                                                                                                                                                                                                                                                                                                ; 26      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                       ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                               ; 23      ;
; r.spi_addr[3]                                                                                                                                                                                                                                                                                              ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                          ; 22      ;
; pwm6_12bit:u_pwm8_12bit|r.state                                                                                                                                                                                                                                                                            ; 22      ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_active                                                                                                                                                                                                                                                                ; 22      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                        ; 21      ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|comb_process~2                                                                                                                                                                                                                                        ; 21      ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|comb_process~2                                                                                                                                                                                                                                        ; 21      ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|comb_process~2                                                                                                                                                                                                                                        ; 21      ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|comb_process~2                                                                                                                                                                                                                                        ; 21      ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|comb_process~2                                                                                                                                                                                                                                        ; 21      ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|comb_process~2                                                                                                                                                                                                                                        ; 21      ;
; r.toggle_cnt[0]~63                                                                                                                                                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~4                                                                                                                                                                                   ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                 ; 18      ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[12]                                                                                                                                                                                                                                                          ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                      ; 17      ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|LessThan1~4                                                                                                                                                                                                                                           ; 17      ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|LessThan1~4                                                                                                                                                                                                                                           ; 17      ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|LessThan1~4                                                                                                                                                                                                                                           ; 17      ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|LessThan1~4                                                                                                                                                                                                                                           ; 17      ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|LessThan1~4                                                                                                                                                                                                                                           ; 17      ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|LessThan1~4                                                                                                                                                                                                                                           ; 17      ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[2]                                                                                                                                                                                                                                                                       ; 17      ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_velo[0]~0                                                                                                                                                                                                                                         ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[0]~38                                                                                                                                                                                                                                         ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[5]~38                                                                                                                                                                                                                                         ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_velo[0]~0                                                                                                                                                                                                                                         ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_velo[9]~0                                                                                                                                                                                                                                         ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[14]~38                                                                                                                                                                                                                                        ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[10]~38                                                                                                                                                                                                                                        ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_velo[15]~0                                                                                                                                                                                                                                        ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_velo[13]~0                                                                                                                                                                                                                                        ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[12]~38                                                                                                                                                                                                                                        ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_velo[5]~0                                                                                                                                                                                                                                         ; 16      ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[8]~38                                                                                                                                                                                                                                         ; 16      ;
; pwm6_12bit:u_pwm8_12bit|comb_procss~1                                                                                                                                                                                                                                                                      ; 16      ;
; pwm6_12bit:u_pwm8_12bit|comb_procss~0                                                                                                                                                                                                                                                                      ; 16      ;
; ir_main_spi.mosi~input                                                                                                                                                                                                                                                                                     ; 15      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                           ; 15      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                        ; 15      ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|Add2~2                                                                                                                                                                                                                                                ; 15      ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|Add2~2                                                                                                                                                                                                                                                ; 15      ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|Add2~2                                                                                                                                                                                                                                                ; 15      ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|Add2~2                                                                                                                                                                                                                                                ; 15      ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|Add2~2                                                                                                                                                                                                                                                ; 15      ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|Add2~2                                                                                                                                                                                                                                                ; 15      ;
; pwm6_12bit:u_pwm8_12bit|Add2~18                                                                                                                                                                                                                                                                            ; 15      ;
; pwm6_12bit:u_pwm8_12bit|Add3~18                                                                                                                                                                                                                                                                            ; 15      ;
; pwm6_12bit:u_pwm8_12bit|Add4~18                                                                                                                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                ; 14      ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|\comb_process:v.u_velo[14]~0                                                                                                                                                                                                                          ; 14      ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|\comb_process:v.u_velo[14]~0                                                                                                                                                                                                                          ; 14      ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|\comb_process:v.u_velo[14]~0                                                                                                                                                                                                                          ; 14      ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|\comb_process:v.u_velo[14]~0                                                                                                                                                                                                                          ; 14      ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|\comb_process:v.u_velo[14]~0                                                                                                                                                                                                                          ; 14      ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|\comb_process:v.u_velo[14]~0                                                                                                                                                                                                                          ; 14      ;
; pwm6_12bit:u_pwm8_12bit|comb_procss~2                                                                                                                                                                                                                                                                      ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                         ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                   ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                         ; 13      ;
; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                                                                               ; 13      ;
; r.spi_state                                                                                                                                                                                                                                                                                                ; 13      ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_bit[0]                                                                                                                                                                                                                                                                ; 13      ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_bit[1]                                                                                                                                                                                                                                                                ; 13      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                       ; 12      ;
; r_next.current_sp[5][11]~58                                                                                                                                                                                                                                                                                ; 12      ;
; r_next.current_sp[4][11]~57                                                                                                                                                                                                                                                                                ; 12      ;
; r.spi_out_main[10]~12                                                                                                                                                                                                                                                                                      ; 12      ;
; Decoder0~7                                                                                                                                                                                                                                                                                                 ; 12      ;
; Decoder0~6                                                                                                                                                                                                                                                                                                 ; 12      ;
; Decoder0~5                                                                                                                                                                                                                                                                                                 ; 12      ;
; Decoder0~4                                                                                                                                                                                                                                                                                                 ; 12      ;
; Decoder0~3                                                                                                                                                                                                                                                                                                 ; 12      ;
; Decoder0~2                                                                                                                                                                                                                                                                                                 ; 12      ;
; r_next.current_sp[3][4]~10                                                                                                                                                                                                                                                                                 ; 12      ;
; r_next.current_sp[0][8]~8                                                                                                                                                                                                                                                                                  ; 12      ;
; r_next.current_sp[1][0]~5                                                                                                                                                                                                                                                                                  ; 12      ;
; r_next.current_sp[2][7]~2                                                                                                                                                                                                                                                                                  ; 12      ;
; pwm6_12bit:u_pwm8_12bit|Add1~20                                                                                                                                                                                                                                                                            ; 12      ;
; pwm6_12bit:u_pwm8_12bit|Add2~16                                                                                                                                                                                                                                                                            ; 12      ;
; pwm6_12bit:u_pwm8_12bit|Add3~16                                                                                                                                                                                                                                                                            ; 12      ;
; pwm6_12bit:u_pwm8_12bit|Add4~16                                                                                                                                                                                                                                                                            ; 12      ;
; pwm6_12bit:u_pwm8_12bit|Add5~2                                                                                                                                                                                                                                                                             ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                 ; 11      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                        ; 11      ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                             ; 11      ;
; ~GND                                                                                                                                                                                                                                                                                                       ; 11      ;
; r.spi_addr[4]                                                                                                                                                                                                                                                                                              ; 11      ;
; pwm6_12bit:u_pwm8_12bit|Add1~18                                                                                                                                                                                                                                                                            ; 10      ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[3]                                                                                                                                                                                                                                                                       ; 10      ;
; pwm6_12bit:u_pwm8_12bit|Add5~0                                                                                                                                                                                                                                                                             ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                             ; 9       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                               ; 9       ;
; r.spi_out_main[1]~14                                                                                                                                                                                                                                                                                       ; 9       ;
; r.spi_out_main[1]~13                                                                                                                                                                                                                                                                                       ; 9       ;
; LessThan3~0                                                                                                                                                                                                                                                                                                ; 9       ;
; LessThan2~3                                                                                                                                                                                                                                                                                                ; 9       ;
; r.toggle_reset                                                                                                                                                                                                                                                                                             ; 9       ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[5]                                                                                                                                                                                                                                                                       ; 9       ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[6]                                                                                                                                                                                                                                                                       ; 9       ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[7]                                                                                                                                                                                                                                                                       ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                    ; 8       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                                                                           ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[8]                                                                                                                                                                                                                                                           ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[7]                                                                                                                                                                                                                                                           ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[6]                                                                                                                                                                                                                                                           ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[5]                                                                                                                                                                                                                                                           ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[4]                                                                                                                                                                                                                                                           ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[3]                                                                                                                                                                                                                                                           ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[2]                                                                                                                                                                                                                                                           ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[1]                                                                                                                                                                                                                                                           ; 8       ;
; Mux89~3                                                                                                                                                                                                                                                                                                    ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[9]                                                                                                                                                                                                                                                           ; 8       ;
; Mux88~3                                                                                                                                                                                                                                                                                                    ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[10]                                                                                                                                                                                                                                                          ; 8       ;
; Mux99~3                                                                                                                                                                                                                                                                                                    ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[11]                                                                                                                                                                                                                                                          ; 8       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in_value[0]                                                                                                                                                                                                                                                           ; 8       ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[4]                                                                                                                                                                                                                                                                       ; 8       ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[10]                                                                                                                                                                                                                                                                      ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                      ; 7       ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                                                                             ; 7       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_bit[2]                                                                                                                                                                                                                                                                ; 7       ;
; LessThan0~6                                                                                                                                                                                                                                                                                                ; 7       ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[8]                                                                                                                                                                                                                                                                       ; 7       ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[9]                                                                                                                                                                                                                                                                       ; 7       ;
; pwm6_12bit:u_pwm8_12bit|r.clk_cnt[11]                                                                                                                                                                                                                                                                      ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|run                                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                   ; 6       ;
; r.spi_out_main[1]~15                                                                                                                                                                                                                                                                                       ; 6       ;
; r.spi_out_main[10]~10                                                                                                                                                                                                                                                                                      ; 6       ;
; \comb_proc:v.pwm_val[0][0]~0                                                                                                                                                                                                                                                                               ; 6       ;
; \comb_proc:v.pwm_val[0][1]~0                                                                                                                                                                                                                                                                               ; 6       ;
; \comb_proc:v.pwm_val[0][2]~0                                                                                                                                                                                                                                                                               ; 6       ;
; \comb_proc:v.pwm_val[0][3]~0                                                                                                                                                                                                                                                                               ; 6       ;
; \comb_proc:v.pwm_val[0][4]~0                                                                                                                                                                                                                                                                               ; 6       ;
; \comb_proc:v.pwm_val[0][5]~0                                                                                                                                                                                                                                                                               ; 6       ;
; \comb_proc:v.pwm_val[0][6]~0                                                                                                                                                                                                                                                                               ; 6       ;
; \comb_proc:v.pwm_val[0][7]~0                                                                                                                                                                                                                                                                               ; 6       ;
; \comb_proc:v.pwm_val[0][8]~0                                                                                                                                                                                                                                                                               ; 6       ;
; r.activate[2]~0                                                                                                                                                                                                                                                                                            ; 6       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_bit[3]                                                                                                                                                                                                                                                                ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4]~0                                                              ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                                                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                          ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~10                                                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~9                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                   ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[11]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[12]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[13]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[14]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[2]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[3]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[4]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[5]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[6]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[7]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[8]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[9]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[10]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.sl_enc_a3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.sl_enc_b3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.sl_enc_b3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.sl_enc_a3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[11]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[12]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[13]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[14]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[2]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[3]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[4]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[5]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[6]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[7]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[8]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[9]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[10]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[11]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[12]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[13]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[14]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[2]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[3]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[4]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[5]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[6]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[7]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[8]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[9]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[10]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.sl_enc_a3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.sl_enc_b3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.sl_enc_b3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.sl_enc_a3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[11]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[12]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[13]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[14]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[2]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[3]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[4]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[5]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[6]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[7]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[8]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[9]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[10]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[11]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[12]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[13]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[14]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[2]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[3]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[4]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[5]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[6]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[7]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[8]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[9]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[10]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.sl_enc_b3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.sl_enc_a3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[11]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[12]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[13]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[14]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[2]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[3]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[4]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[5]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[6]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[7]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[8]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[9]                                                                                                                                                                                                                                        ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[10]                                                                                                                                                                                                                                       ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.sl_enc_a3                                                                                                                                                                                                                                           ; 5       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.sl_enc_b3                                                                                                                                                                                                                                           ; 5       ;
; r.activate[2]~1                                                                                                                                                                                                                                                                                            ; 5       ;
; r.spi_addr_autoinc1                                                                                                                                                                                                                                                                                        ; 5       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_bit[3]~0                                                                                                                                                                                                                                                              ; 5       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_bit[5]                                                                                                                                                                                                                                                                ; 5       ;
; ir_main_spi.cs_n~input                                                                                                                                                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~12                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qei:auto_generated|counter_reg_bit[0]                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qei:auto_generated|counter_reg_bit[1]                                                 ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                   ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.sl_dir_velo                                                                                                                                                                                                                                         ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[15]                                                                                                                                                                                                                                       ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[0]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_clk_cnt[1]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.sl_enc_a2                                                                                                                                                                                                                                           ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.sl_enc_a2                                                                                                                                                                                                                                           ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.sl_dir_velo                                                                                                                                                                                                                                         ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[15]                                                                                                                                                                                                                                       ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[0]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_clk_cnt[1]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.sl_dir_velo                                                                                                                                                                                                                                         ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[15]                                                                                                                                                                                                                                       ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[0]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_clk_cnt[1]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.sl_enc_a2                                                                                                                                                                                                                                           ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.sl_enc_a2                                                                                                                                                                                                                                           ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.sl_dir_velo                                                                                                                                                                                                                                         ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[15]                                                                                                                                                                                                                                       ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[0]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_clk_cnt[1]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.sl_dir_velo                                                                                                                                                                                                                                         ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[15]                                                                                                                                                                                                                                       ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[0]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_clk_cnt[1]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.sl_enc_a2                                                                                                                                                                                                                                           ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.sl_dir_velo                                                                                                                                                                                                                                         ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[15]                                                                                                                                                                                                                                       ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[0]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_clk_cnt[1]                                                                                                                                                                                                                                        ; 4       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.sl_enc_a2                                                                                                                                                                                                                                           ; 4       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~9                                                                                                                                                                                                                                                                  ; 4       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~6                                                                                                                                                                                                                                                                  ; 4       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~2                                                                                                                                                                                                                                                                  ; 4       ;
; r.spi_out_main[15]~17                                                                                                                                                                                                                                                                                      ; 4       ;
; r.spi_out_main[15]~16                                                                                                                                                                                                                                                                                      ; 4       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_in.sclk                                                                                                                                                                                                                                                               ; 4       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~36                                                                                                                                                                                                                                                                           ; 4       ;
; r.pwm_val[5][3]                                                                                                                                                                                                                                                                                            ; 4       ;
; r.pwm_val[5][6]                                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|LessThan0~3                                                                                                                                                                                                                                                                        ; 4       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~31                                                                                                                                                                                                                                                                           ; 4       ;
; r.pwm_val[3][5]                                                                                                                                                                                                                                                                                            ; 4       ;
; r.pwm_val[3][6]                                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|LessThan4~0                                                                                                                                                                                                                                                                        ; 4       ;
; r.pwm_val[3][10]                                                                                                                                                                                                                                                                                           ; 4       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~18                                                                                                                                                                                                                                                                           ; 4       ;
; r.pwm_val[3][9]                                                                                                                                                                                                                                                                                            ; 4       ;
; r.pwm_val[2][2]                                                                                                                                                                                                                                                                                            ; 4       ;
; r.pwm_val[2][5]                                                                                                                                                                                                                                                                                            ; 4       ;
; r.pwm_val[2][6]                                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|LessThan6~0                                                                                                                                                                                                                                                                        ; 4       ;
; r.pwm_val[2][10]                                                                                                                                                                                                                                                                                           ; 4       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~14                                                                                                                                                                                                                                                                           ; 4       ;
; r.pwm_val[2][9]                                                                                                                                                                                                                                                                                            ; 4       ;
; r.pwm_val[1][2]                                                                                                                                                                                                                                                                                            ; 4       ;
; r.pwm_val[1][5]                                                                                                                                                                                                                                                                                            ; 4       ;
; r.pwm_val[1][6]                                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|LessThan8~0                                                                                                                                                                                                                                                                        ; 4       ;
; r.pwm_val[1][10]                                                                                                                                                                                                                                                                                           ; 4       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~10                                                                                                                                                                                                                                                                           ; 4       ;
; r.pwm_val[1][9]                                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~9                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add2~14                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add2~6                                                                                                                                                                                                                                                                             ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add2~4                                                                                                                                                                                                                                                                             ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add3~14                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add3~6                                                                                                                                                                                                                                                                             ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add3~4                                                                                                                                                                                                                                                                             ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add4~14                                                                                                                                                                                                                                                                            ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add4~6                                                                                                                                                                                                                                                                             ; 4       ;
; pwm6_12bit:u_pwm8_12bit|Add4~4                                                                                                                                                                                                                                                                             ; 4       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_out.miso                                                                                                                                                                                                                                                              ; 4       ;
; ir_main_spi.sclk~input                                                                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~12                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3]                                                                ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                        ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.sl_enc_b2                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.sl_enc_a4                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.sl_enc_b2                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.sl_enc_a4                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.sl_enc_b2                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.sl_enc_a4                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.sl_enc_b2                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.sl_enc_a4                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.sl_enc_b2                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.sl_enc_a4                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.sl_enc_a4                                                                                                                                                                                                                                           ; 3       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.sl_enc_b2                                                                                                                                                                                                                                           ; 3       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~8                                                                                                                                                                                                                                                                  ; 3       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~7                                                                                                                                                                                                                                                                  ; 3       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~5                                                                                                                                                                                                                                                                  ; 3       ;
; spi_16bit_1ch_slave:u_main_spi|\comb_process:v.spi_bit[5]~0                                                                                                                                                                                                                                                ; 3       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~0                                                                                                                                                                                                                                                                  ; 3       ;
; Mux90~3                                                                                                                                                                                                                                                                                                    ; 3       ;
; spi_16bit_1ch_slave:u_main_spi|r.spi_clk_last                                                                                                                                                                                                                                                              ; 3       ;
; r.toggle_prev2                                                                                                                                                                                                                                                                                             ; 3       ;
; r.pwm_val[5][4]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[5][7]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[5][5]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.activate[4]                                                                                                                                                                                                                                                                                              ; 3       ;
; r.pwm_val[3][8]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[3][3]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[3][7]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[3][11]                                                                                                                                                                                                                                                                                           ; 3       ;
; r.activate[3]                                                                                                                                                                                                                                                                                              ; 3       ;
; r.pwm_val[2][8]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[2][3]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[2][7]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[2][11]                                                                                                                                                                                                                                                                                           ; 3       ;
; r.activate[2]                                                                                                                                                                                                                                                                                              ; 3       ;
; r.pwm_val[1][8]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[1][3]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[1][7]                                                                                                                                                                                                                                                                                            ; 3       ;
; r.pwm_val[1][11]                                                                                                                                                                                                                                                                                           ; 3       ;
; r.activate[1]                                                                                                                                                                                                                                                                                              ; 3       ;
; r.activate[0]                                                                                                                                                                                                                                                                                              ; 3       ;
; r.toggle_cnt[20]                                                                                                                                                                                                                                                                                           ; 3       ;
; pwm6_12bit:u_pwm8_12bit|Add2~10                                                                                                                                                                                                                                                                            ; 3       ;
; pwm6_12bit:u_pwm8_12bit|Add3~10                                                                                                                                                                                                                                                                            ; 3       ;
; pwm6_12bit:u_pwm8_12bit|Add4~10                                                                                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~9                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~24                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4]                                                                ; 2       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]~3                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|Equal6~0                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|irsr_reg[4]~1                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|Equal0~1                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|Equal0~0                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[1]~0                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan1~11                                                                                                                                                                                                                                                                       ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan0~14                                                                                                                                                                                                                                                                       ; 2       ;
; r.activate[2]~2                                                                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|comb_process~0                                                                                                                                                                                                                                        ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|comb_process~0                                                                                                                                                                                                                                        ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|comb_process~0                                                                                                                                                                                                                                        ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|comb_process~0                                                                                                                                                                                                                                        ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|comb_process~0                                                                                                                                                                                                                                        ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|comb_process~0                                                                                                                                                                                                                                        ; 2       ;
; r_next.current_sp[0][8]~56                                                                                                                                                                                                                                                                                 ; 2       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~3                                                                                                                                                                                                                                                                  ; 2       ;
; spi_16bit_1ch_slave:u_main_spi|Decoder0~1                                                                                                                                                                                                                                                                  ; 2       ;
; r_next.current_sp[3][8]~55                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][8]~54                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][8]~53                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][8]~52                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux91~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; r_next.current_sp[3][7]~51                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][7]~50                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][7]~49                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][7]~48                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux92~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; r_next.current_sp[3][6]~47                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][6]~46                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][6]~45                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][6]~44                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux93~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; r_next.current_sp[3][5]~43                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][5]~42                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][5]~41                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][5]~40                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux94~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; r_next.current_sp[3][4]~39                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][4]~38                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][4]~37                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][4]~36                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux95~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; r_next.current_sp[3][3]~35                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][3]~34                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][3]~33                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][3]~32                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux96~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; r_next.current_sp[3][2]~31                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][2]~30                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][2]~29                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][2]~28                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux97~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; r_next.current_sp[3][1]~27                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][1]~26                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][1]~25                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][1]~24                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux98~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; r_next.current_sp[3][0]~23                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][0]~22                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][0]~21                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][0]~20                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[3][9]~19                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][9]~18                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][9]~17                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][9]~16                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[3][10]~15                                                                                                                                                                                                                                                                                ; 2       ;
; r_next.current_sp[0][10]~14                                                                                                                                                                                                                                                                                ; 2       ;
; r_next.current_sp[1][10]~13                                                                                                                                                                                                                                                                                ; 2       ;
; r_next.current_sp[2][10]~12                                                                                                                                                                                                                                                                                ; 2       ;
; r_next.current_sp[3][11]~11                                                                                                                                                                                                                                                                                ; 2       ;
; r_next.current_sp[0][11]~9                                                                                                                                                                                                                                                                                 ; 2       ;
; Decoder0~1                                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[1][11]~6                                                                                                                                                                                                                                                                                 ; 2       ;
; Decoder0~0                                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[2][11]~3                                                                                                                                                                                                                                                                                 ; 2       ;
; r_next.current_sp[0][8]~1                                                                                                                                                                                                                                                                                  ; 2       ;
; LessThan0~5                                                                                                                                                                                                                                                                                                ; 2       ;
; LessThan0~0                                                                                                                                                                                                                                                                                                ; 2       ;
; r.toggle_prev3                                                                                                                                                                                                                                                                                             ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan5~2                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan5~1                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan5~0                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan7~2                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan7~1                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan7~0                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan9~2                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan9~1                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan9~0                                                                                                                                                                                                                                                                        ; 2       ;
; r.pwm_val[5][10]                                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~37                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[5][2]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[5][1]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[5][0]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan0~4                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~35                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan0~2                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~34                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[5][9]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~33                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[5][8]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[5][11]                                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~32                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|oslv6_pwmA[5]~11                                                                                                                                                                                                                                                                   ; 2       ;
; r.activate[5]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.pwm_val[4][0]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[4][1]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~30                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][2]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~29                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][3]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~28                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][4]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~27                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][5]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~26                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][6]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~25                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][7]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~24                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][8]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~23                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][9]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~22                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][10]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[4][11]                                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan4~14                                                                                                                                                                                                                                                                       ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~21                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[3][4]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[3][2]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[3][1]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[3][0]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~20                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan4~6                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~19                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan4~4                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan4~3                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan4~2                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan4~1                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan6~15                                                                                                                                                                                                                                                                       ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~17                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[2][4]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~16                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan6~6                                                                                                                                                                                                                                                                        ; 2       ;
; r.pwm_val[2][1]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[2][0]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~15                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan6~4                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan6~3                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan6~2                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan6~1                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan8~15                                                                                                                                                                                                                                                                       ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~13                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[1][4]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~12                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan8~6                                                                                                                                                                                                                                                                        ; 2       ;
; r.pwm_val[1][1]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[1][0]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~11                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan8~4                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan8~3                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan8~2                                                                                                                                                                                                                                                                        ; 2       ;
; pwm6_12bit:u_pwm8_12bit|LessThan8~1                                                                                                                                                                                                                                                                        ; 2       ;
; r.pwm_val[0][0]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][1]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~8                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][2]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~7                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][3]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~6                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][4]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~5                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][5]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~4                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][6]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~3                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][7]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~2                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][8]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~1                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][9]                                                                                                                                                                                                                                                                                            ; 2       ;
; pwm6_12bit:u_pwm8_12bit|cnt_I~0                                                                                                                                                                                                                                                                            ; 2       ;
; r.pwm_val[0][10]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.pwm_val[0][11]                                                                                                                                                                                                                                                                                           ; 2       ;
; v~0                                                                                                                                                                                                                                                                                                        ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[15]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[15]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[15]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[15]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[15]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[15]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[12]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[12]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[12]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[12]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[12]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[12]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[14]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[14]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[14]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[14]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[14]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[14]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[13]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[13]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[13]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[13]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[13]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[13]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[3]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[3]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[3]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[3]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[3]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[3]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[0]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[0]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[0]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[0]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[0]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[0]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[1]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[1]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[1]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[1]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[1]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[1]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[2]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[2]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[2]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[2]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[2]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[2]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[7]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[7]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[7]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[7]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[7]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[7]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[4]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[4]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[4]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[4]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[4]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[4]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[6]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[6]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[6]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[6]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[6]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[6]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[5]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[5]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[5]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[5]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[5]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[5]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[11]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[11]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[11]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[11]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[11]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[11]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[8]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[8]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[8]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[8]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[8]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[8]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[9]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[9]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[9]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[9]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[9]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[9]                                                                                                                                                                                                                                            ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:4:u_encoder_16bit|r.u_pos[10]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:5:u_encoder_16bit|r.u_pos[10]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:2:u_encoder_16bit|r.u_pos[10]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:3:u_encoder_16bit|r.u_pos[10]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:0:u_encoder_16bit|r.u_pos[10]                                                                                                                                                                                                                                           ; 2       ;
; encoder_16bit:\u_encoder_16bit_all:1:u_encoder_16bit|r.u_pos[10]                                                                                                                                                                                                                                           ; 2       ;
; r.spi_out_main[15]                                                                                                                                                                                                                                                                                         ; 2       ;
; r.toggle_cnt[15]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[14]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[13]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[12]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[11]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[10]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[9]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[8]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[7]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[6]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[5]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[4]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[3]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[2]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[1]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[0]                                                                                                                                                                                                                                                                                            ; 2       ;
; r.toggle_cnt[19]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[18]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[17]                                                                                                                                                                                                                                                                                           ; 2       ;
; r.toggle_cnt[16]                                                                                                                                                                                                                                                                                           ; 2       ;
; pwm6_12bit:u_pwm8_12bit|Add2~8                                                                                                                                                                                                                                                                             ; 2       ;
; pwm6_12bit:u_pwm8_12bit|Add3~8                                                                                                                                                                                                                                                                             ; 2       ;
; pwm6_12bit:u_pwm8_12bit|Add3~0                                                                                                                                                                                                                                                                             ; 2       ;
; pwm6_12bit:u_pwm8_12bit|Add4~8                                                                                                                                                                                                                                                                             ; 2       ;
; pwm6_12bit:u_pwm8_12bit|Add4~0                                                                                                                                                                                                                                                                             ; 2       ;
; r.led_cnt[24]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[23]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[22]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[21]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[20]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[19]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[18]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[17]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[16]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[15]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[14]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[13]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[12]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[11]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[10]                                                                                                                                                                                                                                                                                              ; 2       ;
; r.led_cnt[9]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[8]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[7]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[6]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[5]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[4]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[3]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; r.led_cnt[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]~feeder                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder                                                                                                                                                                   ; 1       ;
; pwm6_12bit:u_pwm8_12bit|r.state~feeder                                                                                                                                                                                                                                                                     ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                                                  ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                                                  ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                                                  ; 1       ;
; islv6_enc_B[4]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_A[4]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_B[5]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_A[5]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_B[2]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_A[2]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_B[3]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_A[3]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_B[0]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_A[0]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_B[1]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; islv6_enc_A[1]~input                                                                                                                                                                                                                                                                                       ; 1       ;
; isl_toggle~input                                                                                                                                                                                                                                                                                           ; 1       ;
; isl_clock_40MHz~input                                                                                                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena~0                                                                                                                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~11                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                            ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2u14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8192         ; 4            ; 8192         ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 8192                        ; 4                           ; 8192                        ; 4                           ; 32768               ; 4    ; None ; M9K_X15_Y11_N0, M9K_X15_Y9_N0, M9K_X15_Y8_N0, M9K_X15_Y10_N0 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 2,471 / 32,401 ( 8 % ) ;
; C16 interconnects          ; 9 / 1,326 ( < 1 % )    ;
; C4 interconnects           ; 1,126 / 21,816 ( 5 % ) ;
; Direct links               ; 568 / 32,401 ( 2 % )   ;
; Global clocks              ; 5 / 10 ( 50 % )        ;
; Local interconnects        ; 940 / 10,320 ( 9 % )   ;
; R24 interconnects          ; 32 / 1,289 ( 2 % )     ;
; R4 interconnects           ; 1,285 / 28,186 ( 5 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.24) ; Number of LABs  (Total = 142) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 4                             ;
; 3                                           ; 3                             ;
; 4                                           ; 2                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 1                             ;
; 11                                          ; 3                             ;
; 12                                          ; 2                             ;
; 13                                          ; 4                             ;
; 14                                          ; 9                             ;
; 15                                          ; 2                             ;
; 16                                          ; 95                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.65) ; Number of LABs  (Total = 142) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 25                            ;
; 1 Clock                            ; 108                           ;
; 1 Clock enable                     ; 60                            ;
; 1 Sync. clear                      ; 6                             ;
; 1 Sync. load                       ; 6                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 19                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.71) ; Number of LABs  (Total = 142) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 3                             ;
; 3                                            ; 3                             ;
; 4                                            ; 2                             ;
; 5                                            ; 5                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 8                             ;
; 16                                           ; 8                             ;
; 17                                           ; 3                             ;
; 18                                           ; 6                             ;
; 19                                           ; 7                             ;
; 20                                           ; 9                             ;
; 21                                           ; 7                             ;
; 22                                           ; 4                             ;
; 23                                           ; 7                             ;
; 24                                           ; 6                             ;
; 25                                           ; 4                             ;
; 26                                           ; 9                             ;
; 27                                           ; 5                             ;
; 28                                           ; 6                             ;
; 29                                           ; 4                             ;
; 30                                           ; 3                             ;
; 31                                           ; 5                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.07) ; Number of LABs  (Total = 142) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 15                            ;
; 2                                               ; 7                             ;
; 3                                               ; 5                             ;
; 4                                               ; 7                             ;
; 5                                               ; 11                            ;
; 6                                               ; 5                             ;
; 7                                               ; 8                             ;
; 8                                               ; 11                            ;
; 9                                               ; 12                            ;
; 10                                              ; 5                             ;
; 11                                              ; 6                             ;
; 12                                              ; 3                             ;
; 13                                              ; 5                             ;
; 14                                              ; 8                             ;
; 15                                              ; 9                             ;
; 16                                              ; 22                            ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.79) ; Number of LABs  (Total = 142) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 12                            ;
; 4                                            ; 7                             ;
; 5                                            ; 3                             ;
; 6                                            ; 4                             ;
; 7                                            ; 4                             ;
; 8                                            ; 1                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 3                             ;
; 14                                           ; 6                             ;
; 15                                           ; 6                             ;
; 16                                           ; 21                            ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 5                             ;
; 20                                           ; 1                             ;
; 21                                           ; 4                             ;
; 22                                           ; 8                             ;
; 23                                           ; 3                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 3                             ;
; 28                                           ; 0                             ;
; 29                                           ; 4                             ;
; 30                                           ; 1                             ;
; 31                                           ; 4                             ;
; 32                                           ; 1                             ;
; 33                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 32           ; 0            ; 32           ; 0            ; 0            ; 36        ; 32           ; 0            ; 36        ; 36        ; 0            ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 36           ; 4            ; 36           ; 36           ; 0         ; 4            ; 36           ; 0         ; 0         ; 36           ; 36           ; 36           ; 36           ; 19           ; 36           ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; oslv2_red_led[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv2_red_led[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; or_main_spi.miso    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmA[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmA[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmA[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmA[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmA[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmA[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmB[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmB[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmB[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmB[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmB[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oslv6_pwmB[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; isl_clock_40MHz     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ir_main_spi.sclk    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ir_main_spi.cs_n    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ir_main_spi.mosi    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; isl_toggle          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_A[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_B[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_A[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_B[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_A[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_B[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_A[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_B[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_A[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_B[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_A[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; islv6_enc_B[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2u14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.132             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2u14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.132             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2u14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.132             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2u14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.132             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Feb 21 09:03:21 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjektMotorRegel -c ProjektMotorRegel
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10E22C7 for design "ProjektMotorRegel"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22A7 is compatible
    Info (176445): Device EP4CE10E22I7 is compatible
    Info (176445): Device EP4CE6E22A7 is compatible
    Info (176445): Device EP4CE6E22C7 is compatible
    Info (176445): Device EP4CE6E22I7 is compatible
    Info (176445): Device EP4CE15E22C7 is compatible
    Info (176445): Device EP4CE15E22I7 is compatible
    Info (176445): Device EP4CE22E22A7 is compatible
    Info (176445): Device EP4CE22E22C7 is compatible
    Info (176445): Device EP4CE22E22I7 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ProjektMotorRegel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: isl_clock_40MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_pwm_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000
    Warning (332056): Node: u_pwm_pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node isl_clock_40MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "ir_current_spi[0].miso"
    Warning (15710): Ignored I/O standard assignment to node "ir_current_spi[1].miso"
    Warning (15710): Ignored I/O standard assignment to node "ir_current_spi[2].miso"
    Warning (15710): Ignored I/O standard assignment to node "ir_current_spi[3].miso"
    Warning (15710): Ignored I/O standard assignment to node "ir_current_spi[4].miso"
    Warning (15710): Ignored I/O standard assignment to node "ir_current_spi[5].miso"
    Warning (15710): Ignored I/O standard assignment to node "or_current_spi.cs_n"
    Warning (15710): Ignored I/O standard assignment to node "or_current_spi.sclk"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ir_current_spi[0].miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ir_current_spi[1].miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ir_current_spi[2].miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ir_current_spi[3].miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ir_current_spi[4].miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ir_current_spi[5].miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "or_current_spi.cs_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "or_current_spi.sclk" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin isl_clock_40MHz uses I/O standard 3.3-V LVTTL at 23
    Info (169178): Pin ir_main_spi.sclk uses I/O standard 3.3-V LVTTL at 76
    Info (169178): Pin ir_main_spi.cs_n uses I/O standard 3.3-V LVTTL at 75
    Info (169178): Pin ir_main_spi.mosi uses I/O standard 3.3-V LVTTL at 80
    Info (169178): Pin isl_toggle uses I/O standard 3.3-V LVTTL at 74
    Info (169178): Pin islv6_enc_A[1] uses I/O standard 3.3-V LVTTL at 84
    Info (169178): Pin islv6_enc_B[1] uses I/O standard 3.3-V LVTTL at 86
    Info (169178): Pin islv6_enc_A[0] uses I/O standard 3.3-V LVTTL at 83
    Info (169178): Pin islv6_enc_B[0] uses I/O standard 3.3-V LVTTL at 85
    Info (169178): Pin islv6_enc_A[3] uses I/O standard 3.3-V LVTTL at 99
    Info (169178): Pin islv6_enc_B[3] uses I/O standard 3.3-V LVTTL at 101
    Info (169178): Pin islv6_enc_A[2] uses I/O standard 3.3-V LVTTL at 98
    Info (169178): Pin islv6_enc_B[2] uses I/O standard 3.3-V LVTTL at 100
    Info (169178): Pin islv6_enc_A[5] uses I/O standard 3.3-V LVTTL at 106
    Info (169178): Pin islv6_enc_B[5] uses I/O standard 3.3-V LVTTL at 104
    Info (169178): Pin islv6_enc_A[4] uses I/O standard 3.3-V LVTTL at 105
    Info (169178): Pin islv6_enc_B[4] uses I/O standard 3.3-V LVTTL at 103
Info (144001): Generated suppressed messages file D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/ProjektMotorRegel.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Fri Feb 21 09:03:40 2014
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/ProjektMotorRegel.fit.smsg.


