#-----------------------------------------------------------
# PlanAhead v14.1.1 (64-bit)
# Build 179419 by xbuild on Thu Apr 26 11:43:29 MDT 2012
# Start of session at: Tue Jul 08 14:43:24 2014
# Process ID: 1820
# Log file: D:/stage/test_ADC/planAhead_run_1/planAhead.log
# Journal file: D:/stage/test_ADC/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Device-36] Loading parts and site information from C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/stage/test_ADC/pa.fromNetlist.tcl
# create_project -name test_ADC -dir "D:/stage/test_ADC/planAhead_run_2" -part xc3s500efg320-5
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/stage/test_ADC/Test.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/stage/test_ADC} }
# set_property target_constrs_file "contrainte.ucf" [current_fileset -constrset]
Adding file 'D:\stage\test_ADC\contrainte.ucf' to fileset 'constrs_1'
# add_files [list {contrainte.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-5
Release 14.1 - ngc2edif P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Test.ngc ...
WARNING:NetListWriters:298 - No output is written to Test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Test.edif ...
ngc2edif: Total memory usage is 79000 kilobytes

Parsing EDIF File [.\planAhead_run_2\test_ADC.data\cache\Test_ngc_ff10fdd9.edif]
Finished Parsing EDIF File [.\planAhead_run_2\test_ADC.data\cache\Test_ngc_ff10fdd9.edif]
INFO: [Project-86] Reading macro library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [D:\stage\test_ADC\contrainte.ucf]
Finished Parsing UCF File [D:\stage\test_ADC\contrainte.ucf]
INFO: [Project-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16 (HD_SRL16, HD_WSGEN): 1 instances

INFO: [Project-176] Phase 0 Netlist Checksum: dfe3fbb 
link_design: Time (s): elapsed = 00:00:19 . Memory (MB): peak = 479.730 ; gain = 140.836
exit
INFO: [Common-206] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
