
*** Running vivado
    with args -log design_1_smartconnect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_0_0.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_smartconnect_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/ip_generated/xilinx_com_hls_network_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_smartconnect_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.070 ; gain = 100.883 ; free physical = 1171 ; free virtual = 8095
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1251]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (2#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (9#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' requires 10 connections, but only 6 given [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1292]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1271]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (10#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1251]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1597]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_69/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (32#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_69/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (33#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1597]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_Z1B1P3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1898]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00arn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_64/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00arn_0' (43#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_64/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00awn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_66/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00awn_0' (44#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_66/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00bn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_68/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00bn_0' (45#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_68/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00rn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_65/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00rn_0' (46#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_65/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00wn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_67/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00wn_0' (47#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_67/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_Z1B1P3' (48#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1898]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_63/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (50#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_63/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_FWTRCR' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2194]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01e_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_76/synth/bd_48ac_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01e_0' (51#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_76/synth/bd_48ac_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_FWTRCR' (52#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2194]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1R2BU3L' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2495]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01arn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_71/synth/bd_48ac_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01arn_0' (53#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_71/synth/bd_48ac_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01awn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_73/synth/bd_48ac_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01awn_0' (54#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_73/synth/bd_48ac_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01bn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_75/synth/bd_48ac_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01bn_0' (55#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_75/synth/bd_48ac_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01rn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_72/synth/bd_48ac_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01rn_0' (56#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_72/synth/bd_48ac_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01wn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_74/synth/bd_48ac_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01wn_0' (57#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_74/synth/bd_48ac_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1R2BU3L' (58#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2495]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01s2a_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_70/synth/bd_48ac_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01s2a_0' (59#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_70/synth/bd_48ac_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (61#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2791]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (66#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (73#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (76#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_48ac_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_48ac_s00tr_0' requires 86 connections, but only 84 given [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3352]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (77#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2791]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3439]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (78#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (79#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_62/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_0' (80#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_62/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (81#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_61/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_0' (82#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_61/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (83#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3439]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1MKJLH2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3735]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arinsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arinsw_0' (86#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_aroutsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_48ac_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_aroutsw_0' (87#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_48ac_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awinsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awinsw_0' (88#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awoutsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_48ac_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awoutsw_0' (89#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_48ac_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_binsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_48ac_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_binsw_0' (90#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_48ac_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_boutsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_48ac_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_boutsw_0' (91#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_48ac_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_6FNK9A' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1301]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arni_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_48ac_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arni_0' (97#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_48ac_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awni_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_48ac_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awni_0' (98#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_48ac_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_bni_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_48ac_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_bni_0' (100#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_48ac_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rni_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_48ac_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rni_0' (101#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_48ac_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_wni_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_48ac_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_wni_0' (102#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_48ac_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_6FNK9A' (103#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1301]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rinsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rinsw_0' (104#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_routsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_48ac_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_routsw_0' (105#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_48ac_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_winsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_48ac_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_winsw_0' (106#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_48ac_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_woutsw_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_48ac_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_woutsw_0' (107#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_48ac_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1MKJLH2' (108#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3735]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac' (109#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (110#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized0 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized3 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_sample_cycle_ratio has unconnected port slow_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_sample_cycle_ratio has unconnected port fast_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized11 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized11 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized11 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_fi_regulator has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_sc_req[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[6]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[5]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port m_axis_arb_tready
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aresetn
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized2 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized8 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized8 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized8 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized7 has unconnected port s_sc_payld[54]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized7 has unconnected port s_sc_payld[53]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[6]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[5]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port m_axis_arb_tready
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized12 has unconnected port m_sc_aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized12 has unconnected port m_sc_aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized12 has unconnected port m_sc_aresetn
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized6 has unconnected port s_sc_payld[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized6 has unconnected port s_sc_payld[7]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized1 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized1 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized6 has unconnected port s_sc_info[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.820 ; gain = 276.633 ; free physical = 1819 ; free virtual = 8746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1675.820 ; gain = 276.633 ; free physical = 1840 ; free virtual = 8767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1675.820 ; gain = 276.633 ; free physical = 1840 ; free virtual = 8767
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2395.719 ; gain = 1.000 ; free physical = 1144 ; free virtual = 8071
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.719 ; gain = 0.000 ; free physical = 1136 ; free virtual = 8063
Constraint Validation Runtime : Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2436.719 ; gain = 41.000 ; free physical = 1136 ; free virtual = 8063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 1752 ; free virtual = 8680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 1752 ; free virtual = 8680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc, line 204).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 1749 ; free virtual = 8677
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_8_null_bt_supress'
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_8_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_accum_continue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_beat_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
         SM_SUPRESS_BEAT |                              001 |                              100
        SM_GEN_NULL_BEAT |                              010 |                              101
            SM_PASS_BEAT |                              011 |                              001
     SM_WAIT_FOR_AWREADY |                              100 |                              010
      SM_WAIT_FOR_WREADY |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_8_null_bt_supress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_8_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 1435 ; free virtual = 8367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |bd_48ac__GB0  |           1|     29367|
|2     |bd_48ac__GB1  |           1|     23027|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 32    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 7     
	   3 Input      1 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
+---Registers : 
	             2178 Bit    Registers := 6     
	             1066 Bit    Registers := 4     
	             1060 Bit    Registers := 2     
	             1027 Bit    Registers := 2     
	             1024 Bit    Registers := 4     
	              160 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 12    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 269   
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 4     
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input    145 Bit        Muxes := 6     
	   2 Input     55 Bit        Muxes := 5     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 42    
	   7 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 36    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 26    
	   4 Input      3 Bit        Muxes := 14    
	  11 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 6     
	  23 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 77    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 246   
	   3 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 38    
	  12 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_util_v1_0_4_axi_reg_stall__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axi_reg_stall__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_7_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module sc_si_converter_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_8_singleorder__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_singleorder 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_null_bt_supress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sc_exit_v1_0_8_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	             1066 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1027 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	             1066 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	             1060 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_null_bt_supress__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sc_exit_v1_0_8_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	             1066 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             1027 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	             1066 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	             1060 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_8_exit__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    145 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    145 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    145 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    145 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    145 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    145 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[0]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /\gen_wroute_reg.wroute_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]' (FDR) to 'inst/i_0/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[1]' (FDR) to 'inst/i_0/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[2]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[72]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[135] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[139]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[140]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[141]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[142]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[145] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[146] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[147]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[2]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[72]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[92] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[139]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[140]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[141]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[142]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[147]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[3]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[4]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[5]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[6]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[7]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[8]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[9]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[10]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[11]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[12]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[13]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[14]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[15]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[16]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[17]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[18]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[19]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[20]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[21]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[22]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[23]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[24]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[25]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[26]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[27]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[28]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[29]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[30]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[2]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[3]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[4]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[5]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[6]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[7]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[8]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[9]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[10]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[11]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[12]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[13]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[14]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[15]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[16]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[17]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[18]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[19]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[20]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[21]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[22]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[23]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[24]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[25]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[26]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[27]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[28]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[29]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[30]' (FDRE) to 'inst/i_0/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[sc_route][0]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[sc_route][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[2]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1125]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[139]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1126]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[140]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1127]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[141]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1128]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[142]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[2]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1125]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[139]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1126]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[140]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1127]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[141]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1128]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[142]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[2]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1125]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[139]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1126]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[140]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1127]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[141]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1128]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[142]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[2]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1125]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[139]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1126]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[140]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1127]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[141]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1128]' (FDE) to 'inst/i_0/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[142]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'inst/i_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/i_1/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]' (FDR) to 'inst/i_1/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'inst/i_1/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/i_1/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]' (FDR) to 'inst/i_1/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2584 ; free virtual = 9563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |bd_48ac__GB0  |           1|      2794|
|2     |bd_48ac__GB1  |           1|      2762|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2487 ; free virtual = 9465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2481 ; free virtual = 9459
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |bd_48ac__GB0  |           1|      2794|
|2     |bd_48ac__GB1  |           1|      2635|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2483 ; free virtual = 9461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2483 ; free virtual = 9461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2483 ; free virtual = 9461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2483 ; free virtual = 9461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2483 ; free virtual = 9461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2483 ; free virtual = 9461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2483 ; free virtual = 9461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[15] | 1058   | 1058       | 1058   | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[15] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    24|
|2     |LUT1    |   110|
|3     |LUT2    |   218|
|4     |LUT3    |   306|
|5     |LUT4    |   308|
|6     |LUT5    |   181|
|7     |LUT6    |   395|
|8     |SRL16   |     1|
|9     |SRL16E  |    98|
|10    |SRLC32E |    72|
|11    |FDR     |     4|
|12    |FDRE    |  1112|
|13    |FDSE    |    87|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                                                |Module                                                 |Cells |
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                                                     |                                                       |  2916|
|2     |  inst                                                                                  |bd_48ac                                                |  2916|
|3     |    clk_map                                                                             |clk_map_imp_1NMB928                                    |    41|
|4     |      psr_aclk                                                                          |bd_48ac_psr_aclk_0                                     |    41|
|5     |        U0                                                                              |proc_sys_reset                                         |    41|
|6     |          EXT_LPF                                                                       |lpf                                                    |     9|
|7     |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync                                               |     5|
|8     |          SEQ                                                                           |sequence_psr                                           |    31|
|9     |            SEQ_COUNTER                                                                 |upcnt_n                                                |    13|
|10    |    m00_exit_pipeline                                                                   |m00_exit_pipeline_imp_CVVFJV                           |   491|
|11    |      m00_exit                                                                          |bd_48ac_m00e_0                                         |   491|
|12    |        inst                                                                            |sc_exit_v1_0_8_top__1                                  |   491|
|13    |          exit_inst                                                                     |sc_exit_v1_0_8_exit_128                                |    13|
|14    |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter_129                            |   475|
|15    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s_130                                 |   475|
|16    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel_131                      |    54|
|17    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm_146                      |    14|
|18    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_147                  |    40|
|19    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_148                        |    39|
|20    |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel_132                       |    69|
|21    |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo_144                     |    50|
|22    |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0_145     |    18|
|23    |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice_133                  |    90|
|24    |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_140                 |    23|
|25    |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_141                 |    23|
|26    |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1_142 |     7|
|27    |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2_143 |    37|
|28    |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel_134                      |   190|
|29    |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm_136                      |    16|
|30    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_137                  |    39|
|31    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_139                        |    39|
|32    |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress_138                     |   135|
|33    |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel_135                       |    71|
|34    |    m00_nodes                                                                           |m00_nodes_imp_Z1B1P3                                   |    36|
|35    |      m00_ar_node                                                                       |bd_48ac_m00arn_0                                       |     6|
|36    |        inst                                                                            |sc_node_v1_0_10_top                                    |     6|
|37    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_127                         |     2|
|38    |      m00_aw_node                                                                       |bd_48ac_m00awn_0                                       |     6|
|39    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0                    |     6|
|40    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_126         |     2|
|41    |      m00_b_node                                                                        |bd_48ac_m00bn_0                                        |     9|
|42    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1                    |     9|
|43    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_125         |     5|
|44    |      m00_r_node                                                                        |bd_48ac_m00rn_0                                        |     9|
|45    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2                    |     9|
|46    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_124         |     5|
|47    |      m00_w_node                                                                        |bd_48ac_m00wn_0                                        |     6|
|48    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3                    |     6|
|49    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_123         |     2|
|50    |    m01_exit_pipeline                                                                   |m01_exit_pipeline_imp_FWTRCR                           |   493|
|51    |      m01_exit                                                                          |bd_48ac_m01e_0                                         |   493|
|52    |        inst                                                                            |sc_exit_v1_0_8_top                                     |   493|
|53    |          exit_inst                                                                     |sc_exit_v1_0_8_exit                                    |    15|
|54    |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter                                |   475|
|55    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s                                     |   475|
|56    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel                          |    54|
|57    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm                          |    15|
|58    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_121                  |    39|
|59    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_122                        |    38|
|60    |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel                           |    66|
|61    |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo                         |    53|
|62    |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0         |    12|
|63    |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice                      |    91|
|64    |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice                     |    23|
|65    |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_120                 |    23|
|66    |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1     |     8|
|67    |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2     |    37|
|68    |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel                          |   189|
|69    |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm                          |    17|
|70    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator                      |    51|
|71    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd                            |    51|
|72    |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress                         |   121|
|73    |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel                           |    74|
|74    |    m01_nodes                                                                           |m01_nodes_imp_1R2BU3L                                  |    36|
|75    |      m01_ar_node                                                                       |bd_48ac_m01arn_0                                       |     6|
|76    |        inst                                                                            |sc_node_v1_0_10_top__1                                 |     6|
|77    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler                             |     2|
|78    |      m01_aw_node                                                                       |bd_48ac_m01awn_0                                       |     6|
|79    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__1                 |     6|
|80    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0             |     2|
|81    |      m01_b_node                                                                        |bd_48ac_m01bn_0                                        |     9|
|82    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__1                 |     9|
|83    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1             |     5|
|84    |      m01_r_node                                                                        |bd_48ac_m01rn_0                                        |     9|
|85    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__1                 |     9|
|86    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2             |     5|
|87    |      m01_w_node                                                                        |bd_48ac_m01wn_0                                        |     6|
|88    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__1                 |     6|
|89    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3             |     2|
|90    |    s00_entry_pipeline                                                                  |s00_entry_pipeline_imp_1C3JDRS                         |  1486|
|91    |      s00_mmu                                                                           |bd_48ac_s00mmu_0                                       |   410|
|92    |        inst                                                                            |sc_mmu_v1_0_7_top                                      |   410|
|93    |          ar_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0           |   102|
|94    |          aw_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0_119       |    86|
|95    |          \gen_endpoint.decerr_slave_inst                                               |sc_mmu_v1_0_7_decerr_slave                             |   112|
|96    |          \gen_wroute_reg.wroute_split                                                  |sc_util_v1_0_4_axi_splitter                            |    27|
|97    |      s00_si_converter                                                                  |bd_48ac_s00sic_0                                       |  1034|
|98    |        inst                                                                            |sc_si_converter_v1_0_7_top                             |  1034|
|99    |          \converter.wrap_narrow_inst                                                   |sc_si_converter_v1_0_7_wrap_narrow                     |  1022|
|100   |            ar_reg_slice                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized1           |    74|
|101   |            aw_reg_slice                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized1_17        |    71|
|102   |            \gen_thread_loop[0].r_cmd_fifo                                              |sc_util_v1_0_4_axic_reg_srl_fifo                       |    59|
|103   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_111                             |     2|
|104   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_112                             |     2|
|105   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_113                             |     3|
|106   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_114                             |     2|
|107   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_115                             |     2|
|108   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_116                             |     2|
|109   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_117                             |     2|
|110   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_118                             |     2|
|111   |            \gen_thread_loop[0].r_payld_fifo                                            |sc_si_converter_v1_0_7_offset_fifo                     |   269|
|112   |              cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_68    |    80|
|113   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_103                             |     2|
|114   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_104                             |     3|
|115   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_105                             |     4|
|116   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_106                             |     2|
|117   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_107                             |     2|
|118   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_108                             |     2|
|119   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_109                             |     3|
|120   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_110                             |     3|
|121   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_69              |     1|
|122   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_70              |     1|
|123   |              \gen_srls[12].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_71              |     1|
|124   |              \gen_srls[13].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_72              |     1|
|125   |              \gen_srls[14].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_73              |     1|
|126   |              \gen_srls[15].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_74              |     1|
|127   |              \gen_srls[16].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_75              |     1|
|128   |              \gen_srls[17].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_76              |     1|
|129   |              \gen_srls[18].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_77              |     1|
|130   |              \gen_srls[19].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_78              |     1|
|131   |              \gen_srls[20].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_79              |     1|
|132   |              \gen_srls[21].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_80              |     1|
|133   |              \gen_srls[22].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_81              |     1|
|134   |              \gen_srls[23].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_82              |     1|
|135   |              \gen_srls[24].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_83              |     1|
|136   |              \gen_srls[25].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_84              |     1|
|137   |              \gen_srls[26].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_85              |     1|
|138   |              \gen_srls[27].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_86              |     1|
|139   |              \gen_srls[28].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_87              |     1|
|140   |              \gen_srls[29].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_88              |     1|
|141   |              \gen_srls[30].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_89              |     1|
|142   |              \gen_srls[31].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_90              |     1|
|143   |              \gen_srls[32].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_91              |     1|
|144   |              \gen_srls[33].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_92              |     1|
|145   |              \gen_srls[34].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_93              |     1|
|146   |              \gen_srls[35].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_94              |     1|
|147   |              \gen_srls[37].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_95              |     1|
|148   |              \gen_srls[38].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_96              |     7|
|149   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_97              |     2|
|150   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_98              |     1|
|151   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_99              |     1|
|152   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_100             |     1|
|153   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_101             |     1|
|154   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_102             |     1|
|155   |            w_cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1       |    80|
|156   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_62                              |     2|
|157   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_63                              |     2|
|158   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_64                              |     2|
|159   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_65                              |     2|
|160   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_66                              |     2|
|161   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_67                              |     2|
|162   |            w_payld_fifo                                                                |sc_si_converter_v1_0_7_offset_fifo__parameterized0     |   254|
|163   |              cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0       |    86|
|164   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl                                 |     2|
|165   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_55                              |     4|
|166   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_56                              |     8|
|167   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_57                              |     2|
|168   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_58                              |     2|
|169   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_59                              |     2|
|170   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_60                              |     3|
|171   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_61                              |     3|
|172   |              \gen_srls[100].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0                 |     1|
|173   |              \gen_srls[101].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_18              |     1|
|174   |              \gen_srls[102].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_19              |     1|
|175   |              \gen_srls[103].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_20              |     7|
|176   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_21              |     2|
|177   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_22              |     1|
|178   |              \gen_srls[68].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_23              |     1|
|179   |              \gen_srls[69].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_24              |     1|
|180   |              \gen_srls[70].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_25              |     1|
|181   |              \gen_srls[71].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_26              |     1|
|182   |              \gen_srls[72].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_27              |     1|
|183   |              \gen_srls[73].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_28              |     1|
|184   |              \gen_srls[74].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_29              |     1|
|185   |              \gen_srls[75].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_30              |     1|
|186   |              \gen_srls[76].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_31              |     1|
|187   |              \gen_srls[77].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_32              |     1|
|188   |              \gen_srls[78].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_33              |     1|
|189   |              \gen_srls[79].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_34              |     1|
|190   |              \gen_srls[80].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_35              |     1|
|191   |              \gen_srls[81].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_36              |     1|
|192   |              \gen_srls[82].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_37              |     1|
|193   |              \gen_srls[83].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_38              |     1|
|194   |              \gen_srls[84].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_39              |     1|
|195   |              \gen_srls[85].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_40              |     1|
|196   |              \gen_srls[86].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_41              |     1|
|197   |              \gen_srls[87].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_42              |     1|
|198   |              \gen_srls[88].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_43              |     1|
|199   |              \gen_srls[89].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_44              |     1|
|200   |              \gen_srls[90].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_45              |     1|
|201   |              \gen_srls[91].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_46              |     1|
|202   |              \gen_srls[92].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_47              |     1|
|203   |              \gen_srls[93].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_48              |     1|
|204   |              \gen_srls[94].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_49              |     1|
|205   |              \gen_srls[95].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_50              |     1|
|206   |              \gen_srls[96].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_51              |     1|
|207   |              \gen_srls[97].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_52              |     1|
|208   |              \gen_srls[98].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_53              |     1|
|209   |              \gen_srls[99].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_54              |     1|
|210   |          splitter_inst                                                                 |sc_si_converter_v1_0_7_splitter                        |    10|
|211   |      s00_transaction_regulator                                                         |bd_48ac_s00tr_0                                        |    42|
|212   |        inst                                                                            |sc_transaction_regulator_v1_0_8_top                    |    42|
|213   |          \gen_endpoint.gen_r_singleorder.r_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder            |    21|
|214   |          \gen_endpoint.gen_w_singleorder.w_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder_16         |    19|
|215   |    s00_nodes                                                                           |s00_nodes_imp_1FAO4F6                                  |    30|
|216   |      s00_ar_node                                                                       |bd_48ac_sarn_0                                         |     6|
|217   |        inst                                                                            |sc_node_v1_0_10_top__parameterized4                    |     6|
|218   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized4             |     2|
|219   |      s00_aw_node                                                                       |bd_48ac_sawn_0                                         |     6|
|220   |        inst                                                                            |sc_node_v1_0_10_top__parameterized5                    |     6|
|221   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized5             |     2|
|222   |      s00_b_node                                                                        |bd_48ac_sbn_0                                          |     6|
|223   |        inst                                                                            |sc_node_v1_0_10_top__parameterized6                    |     6|
|224   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized6             |     2|
|225   |      s00_r_node                                                                        |bd_48ac_srn_0                                          |     6|
|226   |        inst                                                                            |sc_node_v1_0_10_top__parameterized7                    |     6|
|227   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized7             |     2|
|228   |      s00_w_node                                                                        |bd_48ac_swn_0                                          |     6|
|229   |        inst                                                                            |sc_node_v1_0_10_top__parameterized8                    |     6|
|230   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized8             |     2|
|231   |    switchboards                                                                        |switchboards_imp_1MKJLH2                               |   303|
|232   |      b_la_out_swbd                                                                     |bd_48ac_boutsw_0                                       |     2|
|233   |        inst                                                                            |sc_switchboard_v1_0_6_top__parameterized2              |     2|
|234   |          \gen_mi[0].inst_mux_payld                                                     |sc_util_v1_0_4_mux__parameterized1                     |     2|
|235   |      i_nodes                                                                           |i_nodes_imp_6FNK9A                                     |   267|
|236   |        i_ar_node                                                                       |bd_48ac_arni_0                                         |    43|
|237   |          inst                                                                          |sc_node_v1_0_10_top__parameterized9                    |    43|
|238   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized9             |    36|
|239   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_12                        |     4|
|240   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo_13                                |    30|
|241   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo_14                            |    30|
|242   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_15              |     7|
|243   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized4             |     3|
|244   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized6_11             |     3|
|245   |        i_aw_node                                                                       |bd_48ac_awni_0                                         |    43|
|246   |          inst                                                                          |sc_node_v1_0_10_top__parameterized10                   |    43|
|247   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized10            |    36|
|248   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_9                         |     4|
|249   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo                                   |    30|
|250   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo                               |    30|
|251   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_10              |     7|
|252   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized5             |     3|
|253   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized6_8              |     3|
|254   |        i_b_node                                                                        |bd_48ac_bni_0                                          |    44|
|255   |          inst                                                                          |sc_node_v1_0_10_top__parameterized11                   |    44|
|256   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized11            |    18|
|257   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_6                         |     3|
|258   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized0                   |    13|
|259   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized0               |    13|
|260   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_7               |     6|
|261   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized6             |    22|
|262   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr_3                           |     9|
|263   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_4               |     6|
|264   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_5               |     6|
|265   |        i_r_node                                                                        |bd_48ac_rni_0                                          |    74|
|266   |          inst                                                                          |sc_node_v1_0_10_top__parameterized12                   |    74|
|267   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized12            |    48|
|268   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_1                         |     3|
|269   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized1                   |    43|
|270   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized1               |    43|
|271   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_2               |     6|
|272   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized7             |    22|
|273   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr                             |     9|
|274   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1                 |     6|
|275   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_0               |     6|
|276   |        i_w_node                                                                        |bd_48ac_wni_0                                          |    63|
|277   |          inst                                                                          |sc_node_v1_0_10_top__parameterized13                   |    63|
|278   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized13            |    56|
|279   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator                           |     4|
|280   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized2                   |    50|
|281   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized2               |    50|
|282   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0                 |     7|
|283   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized8             |     3|
|284   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized6                |     3|
|285   |      r_la_out_swbd                                                                     |bd_48ac_routsw_0                                       |    34|
|286   |        inst                                                                            |sc_switchboard_v1_0_6_top__parameterized4              |    34|
|287   |          \gen_mi[0].inst_mux_payld                                                     |sc_util_v1_0_4_mux__parameterized3                     |    34|
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2436.719 ; gain = 1037.531 ; free physical = 2483 ; free virtual = 9461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2436.719 ; gain = 276.633 ; free physical = 2537 ; free virtual = 9515
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2436.727 ; gain = 1037.531 ; free physical = 2537 ; free virtual = 9515
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2436.727 ; gain = 0.000 ; free physical = 2481 ; free virtual = 9460
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
418 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2436.727 ; gain = 1049.109 ; free physical = 2544 ; free virtual = 9522
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.727 ; gain = 0.000 ; free physical = 2544 ; free virtual = 9522
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_0_0, cache-ID = f094053bde39e6a8
INFO: [Coretcl 2-1174] Renamed 286 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.730 ; gain = 0.000 ; free physical = 2534 ; free virtual = 9519
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_smartconnect_0_0_utilization_synth.rpt -pb design_1_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 20:16:32 2019...
