// Seed: 2084617444
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output wand  id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  tri1  id_7,
    output wor   id_8,
    output tri0  id_9,
    input  uwire id_10,
    input  uwire id_11,
    output wire  id_12,
    input  wand  id_13
);
  wire id_15;
  logic [7:0] id_16;
  ;
  assign module_1.id_1 = 0;
  assign id_1 = id_11;
  assign id_3 = id_10 & -1 == id_16[-1];
  wand id_17 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1
);
  assign id_1 = 1 !=? (1);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
