#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Oct 04 11:50:23 2020
# Process ID: 14720
# Log file: D:/FPGA/CHIATANSO/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/CHIATANSO/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/CHIATANSO/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  CKHT]]
startgroup
set_property package_pin P46 [get_ports LED]
endgroup
set_property iostandard LVTTL [get_ports [list LED]]
set_property drive 8 [get_ports [list LED]]
set_property drive 12 [get_ports [list LED]]
startgroup
set_property package_pin P129 [get_ports CKHT]
endgroup
set_property iostandard LVTTL [get_ports [list CKHT]]
save_constraints
