`timescale 1ns/10ps

module register #(parameter WIDTH=64) (d, q, en, reset, clk);
	input logic  [WIDTH-1:0] d;
	input logic  en, reset, clk;
	output logic [WIDTH-1:0] q;
	
	logic [WIDTH-1:0] data;
	
	initial assert(WIDTH>0);
	
	genvar i;
	
	generate
		for(i=0; i<WIDTH; i++) begin: eachDff
			mux_2to1 TheMux (.select(en), .a(q[i]), .b(d[i]), .y(data[i]));
			D_FF theDFF (.q(q[i]), .d(data[i]), .clk, .reset);
		end
		
	endgenerate
	
endmodule


module register_testbench();
	logic [63:0] q, d;
	logic en, reset, clk;
	
	register dut (.d, .q, .en, .reset, .clk);
	
	parameter CLOCK_PERIOD = 100; 
	
		initial begin 
	
		clk <= 0;
	
		forever #(CLOCK_PERIOD/2) clk <= ~clk;
 
		end
		
	initial begin
	
		reset <= 1;											@(posedge clk)	
		reset <= 0; en <= 1; d <= 64'd25;			@(posedge clk)	
																@(posedge clk)	
																@(posedge clk)	
																@(posedge clk)	
		en <= 0; d <= 64'd3;								@(posedge clk)	
																@(posedge clk)	
																@(posedge clk)	
													         @(posedge clk)	
		en <= 1; d <= 64'd5;								@(posedge clk)
																@(posedge clk)	
																@(posedge clk)	
																@(posedge clk)		
																@(posedge clk)	
																@(posedge clk)	
		reset <= 1;											@(posedge clk)	
																@(posedge clk)	
																@(posedge clk)	
																$stop;
	end
endmodule
	