LAB 6:

Design and model a counter VHDL Process and verify the functionality of the model by using ModelSim.