Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date             : Mon Nov 19 19:44:57 2018
| Host             : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command          : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
| Design           : base_wrapper
| Device           : xc7z020clg400-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.429        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.293        |
| Device Static (W)        | 0.136        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 41.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        6 |       --- |             --- |
| Slice Logic              |     0.003 |     4997 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1807 |     53200 |            3.40 |
|   Register               |    <0.001 |     2334 |    106400 |            2.19 |
|   CARRY4                 |    <0.001 |       33 |     13300 |            0.25 |
|   LUT as Distributed RAM |    <0.001 |       16 |     17400 |            0.09 |
|   LUT as Shift Register  |    <0.001 |       86 |     17400 |            0.49 |
|   F7/F8 Muxes            |    <0.001 |       13 |     53200 |            0.02 |
|   Others                 |     0.000 |      324 |       --- |             --- |
| Signals                  |     0.018 |     3742 |       --- |             --- |
| I/O                      |     0.056 |       66 |       125 |           52.80 |
| PS7                      |     1.203 |        1 |       --- |             --- |
| Static Power             |     0.136 |          |           |                 |
| Total                    |     1.429 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.034 |      0.013 |
| Vccaux    |       1.800 |     0.016 |       0.002 |      0.014 |
| Vcco33    |       3.300 |     0.017 |       0.016 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.915 |       0.887 |      0.027 |
| Vccpaux   |       1.800 |     0.079 |       0.069 |      0.010 |
| Vccpll    |       1.800 |     0.022 |       0.019 |      0.003 |
| Vcco_ddr  |       1.200 |     0.130 |       0.128 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------+-----------------+
| Clock      | Domain                                     | Constraint (ns) |
+------------+--------------------------------------------+-----------------+
| clk_fpga_1 | base_i/processing_system7_0/inst/FCLK_CLK1 |            10.0 |
+------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------+-----------+
| Name                                                                           | Power (W) |
+--------------------------------------------------------------------------------+-----------+
| base_wrapper                                                                   |     1.293 |
|   AXI_GPIO_tri_iobuf_0                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_1                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_10                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_11                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_12                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_13                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_14                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_15                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_16                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_17                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_18                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_19                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_2                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_20                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_21                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_22                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_23                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_24                                                        |    <0.001 |
|   AXI_GPIO_tri_iobuf_3                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_4                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_5                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_6                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_7                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_8                                                         |    <0.001 |
|   AXI_GPIO_tri_iobuf_9                                                         |    <0.001 |
|   AXI_IIC_scl_iobuf                                                            |     0.000 |
|   AXI_IIC_sda_iobuf                                                            |     0.000 |
|   AXI_SPI_io0_iobuf                                                            |    <0.001 |
|   AXI_SPI_io1_iobuf                                                            |    <0.001 |
|   AXI_SPI_sck_iobuf                                                            |    <0.001 |
|   AXI_SPI_ss_iobuf_0                                                           |    <0.001 |
|   EMIO_GPIO_tri_iobuf_0                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_1                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_10                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_11                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_12                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_13                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_14                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_15                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_16                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_17                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_18                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_19                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_2                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_20                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_21                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_22                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_23                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_24                                                       |     0.001 |
|   EMIO_GPIO_tri_iobuf_3                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_4                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_5                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_6                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_7                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_8                                                        |     0.001 |
|   EMIO_GPIO_tri_iobuf_9                                                        |     0.001 |
|   EMIO_IIC_scl_iobuf                                                           |     0.001 |
|   EMIO_IIC_sda_iobuf                                                           |     0.001 |
|   base_i                                                                       |     1.236 |
|     axi_gpio_0                                                                 |     0.003 |
|       U0                                                                       |     0.003 |
|         AXI_LITE_IPIF_I                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                   |    <0.001 |
|             I_DECODER                                                          |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                     |    <0.001 |
|         gpio_core_1                                                            |     0.002 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                          |    <0.001 |
|     axi_iic_0                                                                  |     0.004 |
|       U0                                                                       |     0.004 |
|         X_IIC                                                                  |     0.004 |
|           DYN_MASTER_I                                                         |    <0.001 |
|           FILTER_I                                                             |    <0.001 |
|             SCL_DEBOUNCE                                                       |    <0.001 |
|               INPUT_DOUBLE_REGS                                                |    <0.001 |
|             SDA_DEBOUNCE                                                       |    <0.001 |
|               INPUT_DOUBLE_REGS                                                |    <0.001 |
|           IIC_CONTROL_I                                                        |     0.001 |
|             BITCNT                                                             |    <0.001 |
|             CLKCNT                                                             |    <0.001 |
|             I2CDATA_REG                                                        |    <0.001 |
|             I2CHEADER_REG                                                      |    <0.001 |
|             SETUP_CNT                                                          |    <0.001 |
|           READ_FIFO_I                                                          |    <0.001 |
|           REG_INTERFACE_I                                                      |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                    |    <0.001 |
|           WRITE_FIFO_I                                                         |    <0.001 |
|           X_AXI_IPIF_SSP1                                                      |    <0.001 |
|             AXI_LITE_IPIF_I                                                    |    <0.001 |
|               I_SLAVE_ATTACHMENT                                               |    <0.001 |
|                 I_DECODER                                                      |    <0.001 |
|             X_INTERRUPT_CONTROL                                                |    <0.001 |
|             X_SOFT_RESET                                                       |    <0.001 |
|     axi_quad_spi_0                                                             |     0.007 |
|       U0                                                                       |     0.007 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                          |     0.007 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|               I_DECODER                                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                             |     0.006 |
|             CONTROL_REG_I                                                      |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                            |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                       |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                       |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                      |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                             |     0.002 |
|               xpm_fifo_instance.xpm_fifo_async_inst                            |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                           |     0.002 |
|                   gaf_wptr_p3.wrpp3_inst                                       |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                    |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                    |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                 |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                             |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                |    <0.001 |
|                   gen_fwft.rdpp1_inst                                          |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                  |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                  |    <0.001 |
|                   rdp_inst                                                     |    <0.001 |
|                   rdpp1_inst                                                   |    <0.001 |
|                   rst_d1_inst                                                  |    <0.001 |
|                   wrp_inst                                                     |    <0.001 |
|                   wrpp1_inst                                                   |    <0.001 |
|                   wrpp2_inst                                                   |    <0.001 |
|                   xpm_fifo_rst_inst                                            |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                    |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                    |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                   |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                             |     0.003 |
|               xpm_fifo_instance.xpm_fifo_async_inst                            |     0.003 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                           |     0.003 |
|                   gaf_wptr_p3.wrpp3_inst                                       |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                             |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                    |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                 |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                    |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                |    <0.001 |
|                   gen_fwft.rdpp1_inst                                          |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                  |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                  |    <0.001 |
|                   rdp_inst                                                     |    <0.001 |
|                   rdpp1_inst                                                   |    <0.001 |
|                   rst_d1_inst                                                  |    <0.001 |
|                   wrp_inst                                                     |    <0.001 |
|                   wrpp1_inst                                                   |    <0.001 |
|                   wrpp2_inst                                                   |    <0.001 |
|                   xpm_fifo_rst_inst                                            |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                    |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                    |    <0.001 |
|             INTERRUPT_CONTROL_I                                                |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                    |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                        |    <0.001 |
|             SOFT_RESET_I                                                       |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                       |    <0.001 |
|     axi_uart16550_0                                                            |     0.003 |
|       U0                                                                       |     0.003 |
|         AXI_LITE_IPIF_I                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                   |    <0.001 |
|             I_DECODER                                                          |    <0.001 |
|         XUART_I_1                                                              |     0.002 |
|           IPIC_IF_I_1                                                          |    <0.001 |
|           UART16550_I_1                                                        |     0.002 |
|             GENERATING_FIFOS.rx_fifo_block_1                                   |    <0.001 |
|               rx_fifo_control_1                                                |    <0.001 |
|               srl_fifo_rbu_f_i1                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                 DYNSHREG_F_I                                                   |    <0.001 |
|             GENERATING_FIFOS.tx_fifo_block_1                                   |    <0.001 |
|               srl_fifo_rbu_f_i1                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                 DYNSHREG_F_I                                                   |    <0.001 |
|             rx16550_1                                                          |    <0.001 |
|             tx16550_1                                                          |    <0.001 |
|             xuart_tx_load_sm_1                                                 |    <0.001 |
|     gnd                                                                        |     0.000 |
|     processing_system7_0                                                       |     1.209 |
|       inst                                                                     |     1.209 |
|     ps7_0_axi_periph                                                           |     0.010 |
|       s00_couplers                                                             |     0.008 |
|         auto_pc                                                                |     0.008 |
|           inst                                                                 |     0.008 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                               |     0.008 |
|               RD.ar_channel_0                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                   |    <0.001 |
|                 cmd_translator_0                                               |    <0.001 |
|                   incr_cmd_0                                                   |    <0.001 |
|                   wrap_cmd_0                                                   |    <0.001 |
|               RD.r_channel_0                                                   |     0.002 |
|                 rd_data_fifo_0                                                 |     0.001 |
|                 transaction_fifo_0                                             |    <0.001 |
|               SI_REG                                                           |     0.002 |
|                 ar.ar_pipe                                                     |    <0.001 |
|                 aw.aw_pipe                                                     |    <0.001 |
|                 b.b_pipe                                                       |    <0.001 |
|                 r.r_pipe                                                       |    <0.001 |
|               WR.aw_channel_0                                                  |     0.002 |
|                 aw_cmd_fsm_0                                                   |     0.001 |
|                 cmd_translator_0                                               |     0.001 |
|                   incr_cmd_0                                                   |    <0.001 |
|                   wrap_cmd_0                                                   |    <0.001 |
|               WR.b_channel_0                                                   |    <0.001 |
|                 bid_fifo_0                                                     |    <0.001 |
|                 bresp_fifo_0                                                   |    <0.001 |
|       xbar                                                                     |     0.002 |
|         inst                                                                   |     0.002 |
|           gen_sasd.crossbar_sasd_0                                             |     0.002 |
|             addr_arbiter_inst                                                  |     0.001 |
|             gen_decerr.decerr_slave_inst                                       |    <0.001 |
|             reg_slice_r                                                        |    <0.001 |
|             splitter_ar                                                        |    <0.001 |
|             splitter_aw                                                        |    <0.001 |
|     rst_ps7_0_99M                                                              |    <0.001 |
|       U0                                                                       |    <0.001 |
|         EXT_LPF                                                                |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                            |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                            |    <0.001 |
|         SEQ                                                                    |    <0.001 |
|           SEQ_COUNTER                                                          |    <0.001 |
|     vcc                                                                        |     0.000 |
|     xlconcat_0                                                                 |     0.000 |
+--------------------------------------------------------------------------------+-----------+


