#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Tue Jan 13 14:51:45 2015
# Process ID: 7300
# Log file: D:/GitHub/VHDL_Modules/Book_examples/UART/planAhead_run_1/planAhead.log
# Journal file: D:/GitHub/VHDL_Modules/Book_examples/UART/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/GitHub/VHDL_Modules/Book_examples/UART/pa.fromHdl.tcl
set_property slew FAST [get_ports [list TX]]
set_property iostandard LVCMOS33 [get_ports [list RX]]
save_design
set_property iostandard LVCMOS33 [get_ports [list TX]]
set_property package_pin "" [get_ports [list  TX]]
startgroup
set_property package_pin P88 [get_ports RX]
endgroup
startgroup
set_property package_pin P90 [get_ports TX]
endgroup
save_design
