Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue May  2 17:57:08 2023
| Host             : LAPTOP-TQL8U39E running 64-bit major release  (build 9200)
| Command          : report_power -file system_power_routed.rpt -pb system_power_summary_routed.pb -rpx system_power_routed.rpx
| Design           : system
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 125.370 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 124.328                           |
| Device Static (W)        | 1.042                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    52.552 |     9727 |       --- |             --- |
|   LUT as Logic          |    43.681 |     4931 |     53200 |            9.27 |
|   CARRY4                |     4.528 |      606 |     13300 |            4.56 |
|   Register              |     3.272 |     3027 |    106400 |            2.84 |
|   F7/F8 Muxes           |     1.070 |      670 |     53200 |            1.26 |
|   BUFG                  |    <0.001 |       12 |        32 |           37.50 |
|   Others                |     0.000 |       25 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        2 |     17400 |            0.01 |
| Signals                 |    60.753 |     8052 |       --- |             --- |
| Block RAM               |     0.010 |      1.5 |       140 |            1.07 |
| DSPs                    |     2.700 |        4 |       220 |            1.82 |
| I/O                     |     8.313 |       40 |       125 |           32.00 |
| Static Power            |     1.042 |          |           |                 |
| Total                   |   125.370 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   116.358 |     116.059 |      0.300 |
| Vccaux    |       1.800 |     0.777 |       0.677 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.918 |       3.917 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.029 |       0.001 |      0.028 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| system                                           |   124.328 |
|   EXE_stage                                      |    52.691 |
|     ALU                                          |    52.194 |
|     reg_HI_LO                                    |     0.496 |
|   ID_stage                                       |    52.452 |
|     pc_update                                    |     0.011 |
|     regFile                                      |    52.441 |
|   IF_stage                                       |     0.562 |
|     imem                                         |     0.558 |
|       imem                                       |     0.407 |
|         U0                                       |     0.407 |
|           inst_blk_mem_gen                       |     0.407 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.407 |
|               valid.cstr                         |     0.407 |
|                 ramloop[0].ram.r                 |     0.407 |
|                   prim_init.ram                  |     0.407 |
|     pc_reg                                       |     0.005 |
|   MEM_stage                                      |     0.004 |
|     data_mem                                     |     0.004 |
|       dmem                                       |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|   exception_handler                              |     0.092 |
|   reg_EXE_MEM                                    |     0.071 |
|   reg_ID_EXE                                     |     6.888 |
|   reg_IF_ID                                      |     1.717 |
|   reg_MEM_WB                                     |     1.281 |
+--------------------------------------------------+-----------+


