stepsize 50
h Vdd
l Vss
vector a a3 a2 a1 a0
vector b b3 b2 b1 b0
vector out r7 r6 r5 r4 r3 r2 r1 r0
w a b out
analyzer a b out
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
setvector a [random -bitstream 4]
setvector b [random -bitstream 4]
s
powlogfile powerlog.log