{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417595858530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417595858531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 00:37:37 2014 " "Processing started: Wed Dec 03 00:37:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417595858531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417595858531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgacam -c vgacam " "Command: quartus_sta vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417595858531 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1417595858636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417595858812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417595858872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417595858872 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgacam.sdc " "Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1417595859221 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1417595859221 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417595859223 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417595859223 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417595859223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1417595859223 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xclk final_project_fpga:final_project_fpga\|xclk " "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xclk final_project_fpga:final_project_fpga\|xclk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417595859224 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417595859224 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1417595859342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417595859346 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1417595859352 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1417595859369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417595859388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.484 " "Worst-case setup slack is -4.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.484      -344.823 final_project_fpga:final_project_fpga\|xclk  " "   -4.484      -344.823 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.953         0.000 clk  " "   20.953         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.689         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.689         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595859394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.453         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 clk  " "    0.465         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.502         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595859403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595859408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595859414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -314.402 final_project_fpga:final_project_fpga\|xclk  " "   -3.201      -314.402 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.287         0.000 clk  " "   12.287         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.579         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.579         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595859474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595859474 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1417595859702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417595859733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1417595860224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417595860361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417595860385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.100 " "Worst-case setup slack is -4.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.100      -313.749 final_project_fpga:final_project_fpga\|xclk  " "   -4.100      -313.749 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.202         0.000 clk  " "   21.202         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.236         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.236         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595860395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.402         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 clk  " "    0.416         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.471         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595860407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595860432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595860441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -314.402 final_project_fpga:final_project_fpga\|xclk  " "   -3.201      -314.402 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295         0.000 clk  " "   12.295         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.572         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.572         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595860450 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1417595860630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417595860885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417595860890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.400 " "Worst-case setup slack is -1.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400       -92.259 final_project_fpga:final_project_fpga\|xclk  " "   -1.400       -92.259 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.256         0.000 clk  " "   23.256         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.722         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.722         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595860900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.186         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 clk  " "    0.194         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.194         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595860913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595860923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595860934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -110.000 final_project_fpga:final_project_fpga\|xclk  " "   -1.000      -110.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.937         0.000 clk  " "   11.937         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.588         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.588         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595860944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595860944 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417595861407 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417595861409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417595861591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 00:37:41 2014 " "Processing ended: Wed Dec 03 00:37:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417595861591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417595861591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417595861591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417595861591 ""}
