<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08625363-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08625363</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13100906</doc-number>
<date>20110504</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>KR</country>
<doc-number>10-2011-0017804</doc-number>
<date>20110228</date>
</priority-claim>
</priority-claims>
<us-term-of-grant>
<us-term-extension>153</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>11</class>
<subclass>C</subclass>
<main-group>7</main-group>
<subgroup>00</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>11</class>
<subclass>C</subclass>
<main-group>29</main-group>
<subgroup>00</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>11</class>
<subclass>C</subclass>
<main-group>8</main-group>
<subgroup>00</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>36518905</main-classification>
<further-classification>36518915</further-classification>
<further-classification>36518916</further-classification>
<further-classification>36518917</further-classification>
<further-classification>365201</further-classification>
<further-classification>36523003</further-classification>
<further-classification>36523006</further-classification>
</classification-national>
<invention-title id="d2e71">Semiconductor memory device</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>6323664</doc-number>
<kind>B1</kind>
<name>Kim et al.</name>
<date>20011100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365201</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>7168018</doc-number>
<kind>B2</kind>
<name>Cooper et al.</name>
<date>20070100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365201</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>7362633</doc-number>
<kind>B2</kind>
<name>Fekih-Romdhane</name>
<date>20080400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365201</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>8050121</doc-number>
<kind>B2</kind>
<name>Yagishita</name>
<date>20111100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365201</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>KR</country>
<doc-number>1020060073045</doc-number>
<date>20060600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>KR</country>
<doc-number>1020090094605</doc-number>
<date>20090900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>KR</country>
<doc-number>1020090116906</doc-number>
<date>20091100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00008">
<document-id>
<country>KR</country>
<doc-number>1020110002678</doc-number>
<date>20110100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00009">
<othercit>Notice of Allowance issued by the Korean Intellectual Property Office on Jan. 16, 2013.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00010">
<othercit>Office Action issued by the Korean Intellectual Property Office on Jun. 28, 2012.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
</us-references-cited>
<number-of-claims>10</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>36518905</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518915</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518916</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518917</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>365201</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36523003</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36523008</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36523006</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>16</number-of-drawing-sheets>
<number-of-figures>19</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20120218838</doc-number>
<kind>A1</kind>
<date>20120830</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Ku</last-name>
<first-name>Young-Jun</first-name>
<address>
<city>Gyeonggi-do</city>
<country>KR</country>
</address>
</addressbook>
<residence>
<country>KR</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Kim</last-name>
<first-name>Ki-Ho</first-name>
<address>
<city>Gyeonggi-do</city>
<country>KR</country>
</address>
</addressbook>
<residence>
<country>KR</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Ku</last-name>
<first-name>Young-Jun</first-name>
<address>
<city>Gyeonggi-do</city>
<country>KR</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Kim</last-name>
<first-name>Ki-Ho</first-name>
<address>
<city>Gyeonggi-do</city>
<country>KR</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>IP &#x26; T Group LLP</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>Hynix Semiconductor Inc.</orgname>
<role>03</role>
<address>
<city>Gyeonggi-do</city>
<country>KR</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Phan</last-name>
<first-name>Troung</first-name>
<department>2827</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A semiconductor memory device includes a read circuit configured to sequentially output a plurality of compressed data corresponding to all banks which are to be tested in response to a plurality of bank addresses and a read enable signal during a test mode and a pad configured to transfer the compressed data which are sequentially outputted from the read circuit to an outside of the semiconductor memory device.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="161.80mm" wi="238.17mm" file="US08625363-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="247.23mm" wi="161.88mm" orientation="landscape" file="US08625363-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="119.13mm" wi="130.39mm" file="US08625363-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="219.46mm" wi="169.08mm" orientation="landscape" file="US08625363-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="243.33mm" wi="176.95mm" orientation="landscape" file="US08625363-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="197.61mm" wi="160.61mm" file="US08625363-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="138.18mm" wi="144.70mm" file="US08625363-20140107-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="177.63mm" wi="153.75mm" file="US08625363-20140107-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="126.66mm" wi="115.65mm" file="US08625363-20140107-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00009" num="00009">
<img id="EMI-D00009" he="248.24mm" wi="167.05mm" file="US08625363-20140107-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00010" num="00010">
<img id="EMI-D00010" he="225.89mm" wi="173.48mm" file="US08625363-20140107-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00011" num="00011">
<img id="EMI-D00011" he="201.76mm" wi="137.50mm" orientation="landscape" file="US08625363-20140107-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00012" num="00012">
<img id="EMI-D00012" he="86.44mm" wi="163.41mm" file="US08625363-20140107-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00013" num="00013">
<img id="EMI-D00013" he="225.89mm" wi="193.12mm" orientation="landscape" file="US08625363-20140107-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00014" num="00014">
<img id="EMI-D00014" he="218.36mm" wi="166.20mm" orientation="landscape" file="US08625363-20140107-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00015" num="00015">
<img id="EMI-D00015" he="244.09mm" wi="184.74mm" orientation="landscape" file="US08625363-20140107-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00016" num="00016">
<img id="EMI-D00016" he="244.26mm" wi="124.88mm" orientation="landscape" file="US08625363-20140107-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading>
<p id="p-0002" num="0001">The present application claims priority of Korean Patent Application No. 10-2011-0017804, filed on Feb. 28, 2011, which is incorporated herein by reference in its entirety.</p>
<heading id="h-0002" level="1">BACKGROUND</heading>
<p id="p-0003" num="0002">1. Field</p>
<p id="p-0004" num="0003">Exemplary embodiments of the present invention relate to a semiconductor design technology, and more particularly, to a test item for a semiconductor memory device.</p>
<p id="p-0005" num="0004">2. Description of the Related Art</p>
<p id="p-0006" num="0005">In general, semiconductor memory devices, such as a Dynamic Random Access Memory (DRAM) device, support diverse test items. Diverse tests are performed to reduce the production costs of a semiconductor memory device and improve yield. Among such tests is a parallel test, which allows for a shorter test time.</p>
<p id="p-0007" num="0006">Hereafter, the background of the parallel test is examined. It is important to test thousands of memory cells at a high speed as well as testing the semiconductor memory device with high reliability. Particularly, since the shortening of the test time until the shipment of products as well as shortening the time for developing a semiconductor memory device directly affect the production cost of the product, shortening the test time is a significant issue in terms of production efficiency and competition between manufacturers. The conventional semiconductor memory devices are tested for each memory cell to examine whether the memory cell has a failure or not.</p>
<p id="p-0008" num="0007">As a semiconductor memory device is highly integrated, the test time is increased in proportion to the integration degree. To reduce the time taken for the failure test, a parallel test is introduced. The process of the parallel test is performed as follows.</p>
<p id="p-0009" num="0008">Briefly, in the parallel test, the same data are written in a plurality of cells. Then, when the same data are read from the cells using an exclusive OR gate, &#x2018;1&#x2019; is outputted and a pass decision is made for the cells. When a different data is read from any one of the cells, &#x2018;0&#x2019; is outputted and a failure decision is made. This parallel test is not performed for each memory cell, but performed by activating many banks at the same time and performing write and read operations. Therefore, the parallel test may shorten the test time.</p>
<p id="p-0010" num="0009">Meanwhile, Double Data Rate 3 (DDR3) Dynamic Random Access Memory (DRAM) devices support a parallel test of an X4 mode and an X8 mode. The X4 mode performs a parallel test by using 4 pads, while the X8 mode performs a parallel test by using 8 pads.</p>
<p id="p-0011" num="0010">Hereafter, a parallel test of the X4 mode is taken as an example and described.</p>
<p id="p-0012" num="0011">First, a read path of a conventional semiconductor memory device is described with reference to <figref idref="DRAWINGS">FIG. 1</figref>.</p>
<p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram illustrating a read path of a conventional semiconductor memory device.</p>
<p id="p-0014" num="0013">Referring to <figref idref="DRAWINGS">FIG. 1</figref>, the read path of the conventional semiconductor memory device includes first to eighth banks <b>111</b>, <b>112</b>, <b>113</b>, <b>114</b>, <b>115</b>, <b>116</b>, <b>117</b> and <b>118</b>, each including a memory cell array of a plurality of memory cells; first to eighth compression blocks <b>121</b>, <b>122</b>, <b>123</b>, <b>124</b>, <b>125</b>, <b>126</b>, <b>127</b> and <b>128</b>, which compress first to eighth bank data TGIO#&#x3c;<b>0</b>:<b>127</b>&#x3e; outputted from the first to eighth banks <b>111</b> to <b>118</b>, respectively, and output first to eighth compressed data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e; individually; and a read circuit <b>130</b> for outputting first to fourth read data DATA_DRV&#x3c;<b>0</b>:<b>3</b>&#x3e; to first to fourth pads DQ<b>0</b>, DQ<b>1</b>, DQ<b>2</b> and DQ<b>3</b>, respectively, in response to the first to eighth compressed data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e; and a read enable signal DRV_EN. Herein, the first to eighth bank data TGIO#&#x3c;<b>0</b>:<b>127</b>&#x3e; are transferred through a first global input/output line disposed in a core region, and the first to eighth compressed data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e; outputted from each compression block are transferred through a second global input/output line disposed in a peripheral region.</p>
<p id="p-0015" num="0014">Meanwhile, the read circuit <b>130</b> includes first to fourth pipe latches <b>131</b>A, <b>133</b>A, <b>135</b>A and <b>137</b>A and first to fourth output circuits <b>131</b>B, <b>133</b>B, <b>135</b>B and <b>137</b>B. The first pipe latch <b>131</b>A serializes a plurality of first compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; or a plurality of second compressed data GIO_OT<b>1</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; outputted from any one between the first compression block <b>121</b> and the second compression block <b>122</b> to output a first serial data DOUT&#x3c;<b>0</b>&#x3e;. The second pipe latch <b>133</b>A serializes a plurality of third compressed data GIO_OT<b>2</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; or a plurality of fourth compressed data GIO_OT<b>3</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; outputted from any one between the third compression block <b>123</b> and the fourth compression block <b>124</b> to output a second serial data DOUT&#x3c;<b>1</b>&#x3e;. The third pipe latch <b>135</b>A serializes a plurality of fifth compressed data GIO_OT<b>4</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; or a plurality of sixth compressed data GIO_OT<b>5</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; outputted from any one between the fifth compression block <b>125</b> and the sixth compression block <b>126</b> to output a third serial data DOUT&#x3c;<b>2</b>&#x3e;. The fourth pipe latch <b>137</b>A serializes a plurality of seventh compressed data GIO_OT<b>6</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; or a plurality of eighth compressed data GIO_OT<b>7</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; outputted from any one between the seventh compression block <b>127</b> and the eighth compression block <b>128</b> to output a fourth serial data DOUT&#x3c;<b>3</b>&#x3e;. The first to fourth output circuits <b>131</b>B, <b>133</b>B, <b>135</b>B and <b>137</b>B output the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; as the first to fourth read data DATA_DRV&#x3c;<b>0</b>:<b>3</b>&#x3e; to the first to fourth pads DQ<b>0</b> to DQ<b>3</b> in response to the read enable signal DRV_EN.</p>
<p id="p-0016" num="0015">Subsequently, a write path of the conventional semiconductor memory device is described with reference to <figref idref="DRAWINGS">FIGS. 2 and 3</figref>.</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 2</figref> is a block diagram illustrating a write path of the conventional semiconductor memory device, and <figref idref="DRAWINGS">FIG. 3</figref> is a schematic illustrating the inside of a write circuit shown in <figref idref="DRAWINGS">FIG. 2</figref>.</p>
<p id="p-0018" num="0017">Referring to <figref idref="DRAWINGS">FIG. 2</figref>, the write path of the conventional semiconductor memory device includes first to the fourth pads DQ<b>0</b> to DQ<b>3</b> for receiving first to fourth write data DIN&#x3c;<b>0</b>:<b>3</b>&#x3e; from outside of the semiconductor memory device; and a write circuit <b>140</b> for generating first to 64<sup>th </sup>array data GIO_OT&#x3c;<b>0</b>:<b>63</b>&#x3e; in response to data strobe signals DQS and DQSB, a write enable signal GIO_EN, and the first to fourth write data DIN&#x3c;<b>0</b>:<b>3</b>&#x3e; that are transferred through the first to fourth pads DQ<b>0</b> to DQ<b>3</b>. Herein, the first to 64<sup>th </sup>array data GIO_OT&#x3c;<b>0</b>:<b>63</b>&#x3e; are transferred through global input/output lines. The global input/output lines correspond to the second global input/output lines through which the first to eighth compressed data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e; are transferred.</p>
<p id="p-0019" num="0018">Meanwhile, the write circuit <b>140</b> includes first to fourth data array blocks <b>141</b>, <b>143</b>, <b>145</b> and <b>147</b>. The first to fourth data array blocks <b>141</b> to <b>147</b> arrange the first to fourth write data DIN&#x3c;<b>0</b>:<b>3</b>&#x3e; corresponding thereto and load the data on 16 global input/output lines corresponding thereto among the 64 global input/output lines in response to the data strobe signals DQS and DQSB and the write enable signal GIO_EN.</p>
<p id="p-0020" num="0019">For example, the first data array block <b>141</b> arranges the first write data DIN&#x3c;<b>0</b>&#x3e; and outputs 16 first array data GIO_OT#&#x3c;<b>0</b>&#x3e; and GIO_OT#&#x3c;<b>4</b>&#x3e; in response to the data strobe signals DQS and DQSB and the write enable signal GIO_EN. In detail, referring to <figref idref="DRAWINGS">FIG. 3</figref>, the first data array block <b>141</b> comprises first to eighth data array units <b>141</b>A_<b>1</b>, <b>141</b>A_<b>3</b>, <b>141</b>A_<b>5</b>, <b>141</b>A_<b>7</b>, <b>141</b>B_<b>1</b>, <b>141</b>B_<b>3</b>, <b>141</b>B_<b>5</b> and <b>141</b>B_<b>7</b>. The first data array unit <b>141</b>A_<b>1</b> outputs respective array data GIO_OT<b>6</b>&#x3c;<b>0</b>&#x3e; and GIO_OT<b>6</b>&#x3c;<b>4</b>&#x3e; and a respective latched data strobe signal DQS_LAT&#x3c;<b>0</b>&#x3e; based on the first write data DIN&#x3c;<b>0</b>&#x3e;, the data strobe signals DQS and DQSB, and the write enable signal GIO_EN. The second data array unit <b>141</b>A_<b>3</b> outputs respective array data GIO_OT<b>4</b>&#x3c;<b>0</b>&#x3e; and GIO_OT<b>4</b>&#x3c;<b>4</b>&#x3e; and a respective latched data strobe signal DQS_LAT&#x3c;<b>1</b>&#x3e; based on the latched data strobe signal DQS_LAT&#x3c;<b>0</b>&#x3e;, the data strobe signals DQS and DQSB, and the write enable signal GIO_EN. The third data array unit <b>141</b>A_<b>5</b> outputs respective array data GIO_OT<b>2</b>&#x3c;<b>0</b>&#x3e; and GIO_OT<b>2</b>&#x3c;<b>4</b>&#x3e; and a respective latched data strobe signal DQS_LAT&#x3c;<b>2</b>&#x3e; based on the latched data strobe signal DQS_LAT&#x3c;<b>1</b>&#x3e;, the data strobe signals DQS and DQSB, and the write enable signal GIO_EN. The fourth data array unit <b>141</b>A_<b>7</b> outputs respective array data GIO_OT<b>0</b>&#x3c;<b>0</b>&#x3e; and GIO_OT<b>0</b>&#x3c;<b>4</b>&#x3e; based on the latched data strobe signal DQS_LAT&#x3c;<b>2</b>&#x3e;, the data strobe signals DQS and DQSB, and the write enable signal GIO_EN. Likewise, the fifth to eighth data array units <b>141</b>B_<b>1</b> to <b>141</b>B_<b>7</b> outputs respective array data GIO_OT#&#x3c;<b>0</b>&#x3e; and GIO_OT#&#x3c;<b>4</b>&#x3e; based on the data strobe signals DQS and DQSB, and the write enable signal GIO_EN, and the first write data DIN&#x3c;<b>0</b>&#x3e; or respective latched data strobe signals DQSB_LAT&#x3c;<b>0</b>:<b>2</b>&#x3e;.</p>
<p id="p-0021" num="0020">Of course, although not illustrated in the drawing, the second data array block <b>143</b> arranges the second write data DIN&#x3c;<b>1</b>&#x3e; and outputs 16 second array data GIO_OT#&#x3c;<b>1</b>&#x3e; and GIO_OT#&#x3c;<b>5</b>&#x3e; in response to the data strobe signals DQS and DQSB and the write enable signal GIO_EN. Also, the third data array block <b>145</b> arranges the third write data DIN&#x3c;<b>2</b>&#x3e; and outputs 16 third array data GIO_OT#&#x3c;<b>2</b>&#x3e; and GIO_OT#&#x3c;<b>6</b>&#x3e; in response to the data strobe signals DQS and DQSB and the write enable signal GIO_EN. The fourth data array block <b>147</b> arranges the fourth write data DIN&#x3c;<b>3</b>&#x3e; and outputs 16 fourth array data GIO_OT#&#x3c;<b>3</b>&#x3e; and GIO_OT#&#x3c;<b>7</b>&#x3e; in response to the data strobe signals DQS and DQSB and the write enable signal GIO_EN. As a result, the 64 array data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e; are outputted as the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e;.</p>
<p id="p-0022" num="0021">Hereafter, the operation of the semiconductor memory device having the above structure is described.</p>
<p id="p-0023" num="0022">In this specification, the operation is described in the order of a write operation followed by a read operation.</p>
<p id="p-0024" num="0023">First, the write operation of the semiconductor memory device is described.</p>
<p id="p-0025" num="0024">When the first to fourth write data DIN&#x3c;<b>0</b>:<b>3</b>&#x3e; are applied through the first to fourth pads DQ<b>0</b> to DQ<b>3</b> according to the write operation, the first to fourth data array blocks <b>141</b> to <b>147</b> arrange the first to fourth write data DIN&#x3c;<b>0</b>:<b>3</b>&#x3e; in response to the data strobe signals DQS and DQSB, drive 64 total global input/output lines (16 each) in response to the write enable signal GIO_EN, and load the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; on the 64 global input/output lines.</p>
<p id="p-0026" num="0025">The first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; loaded on the 64 global input/output lines are written in the first to eighth banks <b>111</b> to <b>118</b>.</p>
<p id="p-0027" num="0026">Hereafter, the read operation of the semiconductor memory device is described.</p>
<p id="p-0028" num="0027">First, when the first bank <b>111</b>, the second bank <b>113</b>, the third bank <b>115</b>, and the fourth bank <b>117</b> are activated according to the read operation, the first bank data TGIO<b>0</b>&#x3c;<b>0</b>:<b>127</b>&#x3e;, the second bank data TGIO<b>1</b>&#x3c;<b>0</b>:<b>127</b>&#x3e;, the third bank data TGIO<b>2</b>&#x3c;<b>0</b>:<b>127</b>&#x3e;, and the fourth bank data TGIO<b>0</b>&#x3c;<b>0</b>:<b>127</b>&#x3e; are output. Then, the first compression block <b>121</b>, the third compression block <b>123</b>, the fifth compression block <b>125</b>, and the seventh compression block <b>127</b> compress the first bank data TGIO<b>0</b>&#x3c;<b>0</b>:<b>127</b>&#x3e;, the second bank data TGIO<b>1</b>&#x3c;<b>0</b>:<b>127</b>&#x3e;, the third bank data TGIO <b>2</b>&#x3c;<b>0</b>:<b>127</b>&#x3e;, and the fourth bank data TGIO<b>3</b>&#x3c;<b>0</b>:<b>127</b>&#x3e;, and output the first compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the third compressed data GIO_OT<b>2</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the fifth compressed data GIO_OT<b>4</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the seventh compressed data GIO_OT<b>6</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, respectively.</p>
<p id="p-0029" num="0028">Next, the first to fourth pipe latches <b>131</b>A, <b>133</b>A, <b>135</b>A and <b>137</b>A serialize the first compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the third compressed data GIO_OT<b>2</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the fifth compressed data GIO_OT<b>4</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and the seventh compressed data GIO_OT<b>6</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and output the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e;.</p>
<p id="p-0030" num="0029">The first to fourth output circuits <b>131</b>B, <b>133</b>B, <b>135</b>B and <b>1378</b> output the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; as the first to fourth read data DATA_DRV&#x3c;<b>0</b>:<b>3</b>&#x3e; to the first to fourth pads DQ<b>0</b> to DQ<b>3</b> in response to the read enable signal DRV_EN.</p>
<p id="p-0031" num="0030">Accordingly, a pass/failure decision is made for the first bank <b>111</b>, the second bank <b>113</b>, the third bank <b>115</b>, and the fourth bank <b>117</b> based on the first to fourth read data DATA_DRV&#x3c;<b>0</b>:<b>3</b>&#x3e; outputted through the first to fourth pads DQ<b>0</b> to DQ<b>3</b>.</p>
<p id="p-0032" num="0031">Subsequently, when the fifth bank <b>112</b>, the sixth bank <b>114</b>, the seventh bank <b>116</b>, and the eighth bank <b>118</b> are activated, the fifth bank data TGIO<b>4</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, the sixth bank data TGI<b>05</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, the seventh bank data TGIO<b>6</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, and the eighth bank data TGIO<b>7</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e; are output. Then, the second compression block <b>122</b>, the fourth compression block <b>124</b>, the sixth compression block <b>126</b>, and the eighth compression block <b>128</b> compress the fifth bank data TGIO<b>4</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, the sixth bank data TGIO<b>5</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, the seventh bank data TGIO<b>6</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, and the eighth bank data TGIO<b>7</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, and output the second compressed data GIO_OT<b>1</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the fourth compressed data GIO_OT<b>3</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the sixth compressed data GIO_OT<b>5</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and the eighth compressed data GIO_OT<b>7</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, respectively.</p>
<p id="p-0033" num="0032">Next, the first to fourth pipe latches <b>131</b>A, <b>133</b>A, <b>135</b>A and <b>137</b>A serialize the second compressed data GIO_OT<b>1</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the fourth compressed data GIO_OT<b>3</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, the sixth compressed data GIO_OT<b>5</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and the eighth compressed data GIO_OT<b>7</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and output the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e;.</p>
<p id="p-0034" num="0033">The first to fourth output circuits <b>131</b>B, <b>1338</b>, <b>135</b>B and <b>1378</b> output the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; as the first to fourth read data DATA_DRV&#x3c;<b>0</b>:<b>3</b>&#x3e; to the first to fourth pads DQ<b>0</b> to DQ<b>3</b> in response to the read enable signal DRV_EN.</p>
<p id="p-0035" num="0034">Accordingly, a pass/failure decision is made for the fifth bank <b>112</b>, the sixth bank <b>114</b>, the seventh bank <b>116</b>, and the eighth bank <b>118</b> based on the first to fourth read data DATA_DRV&#x3c;<b>0</b>:<b>3</b>&#x3e; outputted through the first to fourth pads DQ<b>0</b> to DQ<b>3</b>.</p>
<p id="p-0036" num="0035">Since the conventional semiconductor memory device having the above structure simultaneously activates many banks at once and performs write/read operations onto data, the test time may be shortened.</p>
<p id="p-0037" num="0036">The conventional semiconductor memory device having the above structure has the following drawbacks.</p>
<p id="p-0038" num="0037">As mentioned above, the first to fourth pads DQ<b>0</b> to DQ<b>3</b> are used during the parallel test of the X4 mode. Compared with a case where a test operation is performed for each memory cell, the parallel test operation certainly reduces the test time. However, there is limitation in shortening the test time when a parallel test is performed onto a plurality of semiconductor memory devices all at once.</p>
<heading id="h-0003" level="1">SUMMARY</heading>
<p id="p-0039" num="0038">Exemplary embodiments of the present invention are directed to a semiconductor memory device that may minimize the total test time when a parallel test is performed.</p>
<p id="p-0040" num="0039">Other exemplary embodiments of the present invention are directed to a semiconductor memory device that may perform a parallel test through one pad by supporting a parallel test of an X1 mode.</p>
<p id="p-0041" num="0040">In accordance with an exemplary embodiment of the present invention, a semiconductor memory device includes a read circuit configured to sequentially output a plurality of compressed data corresponding to all banks which are to be tested in response to a plurality of bank addresses and a read enable signal during a test mode, and a pad configured to transfer the compressed data which are sequentially outputted from the read circuit to an outside of the semiconductor memory device.</p>
<p id="p-0042" num="0041">In accordance with another exemplary embodiment of the present invention, a semiconductor memory device includes a plurality of banks, a plurality of compression blocks configured to compress a plurality of first read data respectively provided by the banks and output a plurality of second read data, a plurality of pipe latches configured to latch the second read data and output third read data in series, an output controller configured to receive the third read data from the pipe latches and sequentially output fourth read data in response to a plurality of bank addresses and a read enable signal, and a pad configured to transfer the fourth read data sequentially outputted from the output controller to an outside of the semiconductor memory device.</p>
<p id="p-0043" num="0042">In accordance with yet another exemplary embodiment of the present invention, a semiconductor memory device includes a pad configured to receive a first write data from outside of the semiconductor memory device, and a write circuit configured to generate a plurality of second write data which are to be written in memory cells of all banks to be tested in response to a test mode signal, data strobe signals, a write enable signal, and the first write data transferred through the pad.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram illustrating a read path of a conventional semiconductor memory device.</p>
<p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. 2</figref> is a block diagram illustrating a write path of the conventional semiconductor memory device.</p>
<p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. 3</figref> is a schematic illustrating a first data array unit of a write circuit shown in <figref idref="DRAWINGS">FIG. 2</figref>.</p>
<p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. 4</figref> is a block diagram illustrating a read path of a semiconductor memory device in accordance with an exemplary embodiment of the present invention.</p>
<p id="p-0048" num="0047"><figref idref="DRAWINGS">FIG. 5</figref> is a block diagram illustrating the outputs of a first bank and a first compression block shown in <figref idref="DRAWINGS">FIG. 4</figref>.</p>
<p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. 6</figref> is a schematic exemplarily illustrating a first compression unit shown in <figref idref="DRAWINGS">FIG. 5</figref>.</p>
<p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. 7</figref> is a block diagram exemplarily illustrating an output controller shown in <figref idref="DRAWINGS">FIG. 4</figref>.</p>
<p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. 8</figref> is a block diagram exemplarily illustrating an output conversion unit shown in <figref idref="DRAWINGS">FIG. 7</figref>.</p>
<p id="p-0052" num="0051"><figref idref="DRAWINGS">FIG. 9</figref> is an internal circuit diagram exemplarily illustrating a selection signal generation element shown in <figref idref="DRAWINGS">FIG. 8</figref>.</p>
<p id="p-0053" num="0052"><figref idref="DRAWINGS">FIG. 10</figref> is an internal circuit diagram exemplarily illustrating a sequential transfer element shown in <figref idref="DRAWINGS">FIG. 8</figref>.</p>
<p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. 11</figref> is a block diagram exemplarily illustrating an output driving unit shown in <figref idref="DRAWINGS">FIG. 7</figref>.</p>
<p id="p-0055" num="0054"><figref idref="DRAWINGS">FIG. 12</figref> is a block diagram illustrating a write path of a semiconductor memory device in accordance with an exemplary embodiment of the present invention.</p>
<p id="p-0056" num="0055"><figref idref="DRAWINGS">FIG. 13</figref> is a block diagram exemplarily illustrating a write circuit shown in <figref idref="DRAWINGS">FIG. 12</figref>.</p>
<p id="p-0057" num="0056"><figref idref="DRAWINGS">FIG. 14</figref> is a block diagram exemplarily illustrating a first data generation unit shown in <figref idref="DRAWINGS">FIG. 13</figref>.</p>
<p id="p-0058" num="0057"><figref idref="DRAWINGS">FIG. 15</figref> is an internal circuit diagram exemplarily illustrating a first latch shown in <figref idref="DRAWINGS">FIG. 14</figref>.</p>
<p id="p-0059" num="0058"><figref idref="DRAWINGS">FIG. 16</figref> is a block diagram exemplarily illustrating a first data array block shown in <figref idref="DRAWINGS">FIG. 13</figref>.</p>
<p id="p-0060" num="0059"><figref idref="DRAWINGS">FIG. 17</figref> is an internal circuit diagram exemplarily illustrating a first data array unit shown in <figref idref="DRAWINGS">FIG. 16</figref>.</p>
<p id="p-0061" num="0060"><figref idref="DRAWINGS">FIG. 18</figref> is a timing diagram describing an operation of the write path in a semiconductor memory device in accordance with an exemplary embodiment of the present invention.</p>
<p id="p-0062" num="0061"><figref idref="DRAWINGS">FIG. 19</figref> is a timing diagram describing an operation of the read path in a semiconductor memory device in accordance with an exemplary embodiment of the present invention.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0063" num="0062">Exemplary embodiments of the present invention will be described below in more detail with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. Throughout the disclosure, like reference numerals refer to like parts throughout the various figures and embodiments of the present invention. Also, the symbol &#x2018;#&#x2019; used in reference characters to indicate various signals corresponds to all numbers.</p>
<p id="p-0064" num="0063"><figref idref="DRAWINGS">FIG. 4</figref> is a block diagram illustrating a read path of a semiconductor memory device in accordance with an exemplary embodiment of the present invention.</p>
<p id="p-0065" num="0064">Referring to <figref idref="DRAWINGS">FIG. 4</figref>, the read path includes first to eighth banks <b>211</b>, <b>212</b>, <b>213</b>, <b>214</b>, <b>215</b>, <b>216</b>, <b>217</b> and <b>218</b>; first to eighth compression blocks <b>221</b>, <b>222</b>, <b>223</b>, <b>224</b>, <b>225</b>, <b>226</b>, <b>227</b> and <b>228</b> which compress first to eighth bank data TGIO#&#x3c;<b>0</b>:<b>127</b>&#x3e; and output first to eighth compressed data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e;; a read circuit <b>230</b> which sequentially outputs the first to eighth compressed data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e; in response to first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e; and a read enable signal DRV_EN; and a pad DQ<b>0</b> for transferring read data DATA_DRV sequentially outputted from the read circuit <b>230</b>. Herein, the first to eighth bank data TGIO#&#x3c;<b>0</b>:<b>127</b>&#x3e; are transferred though first global input/output lines disposed in a core region, and the first to eighth compressed data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e; are transferred though second global input/output lines disposed in a peripheral region.</p>
<p id="p-0066" num="0065"><figref idref="DRAWINGS">FIG. 5</figref> is a block diagram illustrating the outputs of a first bank <b>211</b> and a first compression block <b>221</b> shown in <figref idref="DRAWINGS">FIG. 4</figref>, and <figref idref="DRAWINGS">FIG. 6</figref> is a schematic diagram exemplarily illustrating a first compression unit <b>221</b>_<b>1</b> shown in <figref idref="DRAWINGS">FIG. 5</figref>.</p>
<p id="p-0067" num="0066">Referring to <figref idref="DRAWINGS">FIG. 5</figref>, although the first bank <b>211</b> is not illustrated in detail, the memory cells included inside of the first bank <b>211</b> are divided into 8 octet regions OT. Each octet region includes an upper region UP and a lower region DN. The first bank <b>211</b> having such a structure pairs two octet regions OT during a read operation and outputs first to eighth lower bank data TGIO_OT#_DN&#x3c;<b>0</b>:<b>7</b>&#x3e; and first to eighth upper bank data TGIO_OT#_UP&#x3c;<b>0</b>:<b>7</b>&#x3e; to the first compression block <b>221</b>. Herein, the first to eighth lower bank data TGIO_OT#_DN&#x3c;<b>0</b>:<b>7</b>&#x3e; and first to eighth upper bank data TGIO_OT#_UP&#x3c;<b>0</b>:<b>7</b>&#x3e; correspond to the first bank data TGIO<b>0</b>&#x3c;<b>0</b>:<b>127</b>&#x3e; of <figref idref="DRAWINGS">FIG. 4</figref>, and they are outputted to the first compression block <b>221</b> through a total of 128 first global input/output lines GL<b>1</b>.</p>
<p id="p-0068" num="0067">The first compression block <b>221</b> includes first to eighth compression units <b>221</b>_<b>1</b>, <b>221</b>_<b>2</b>, <b>221</b>_<b>3</b>, <b>221</b>_<b>4</b>, <b>221</b>_<b>5</b>, <b>221</b>_<b>6</b>, <b>221</b>_<b>7</b> and <b>221</b>_<b>8</b>. The first to eighth compression units <b>221</b>_<b>1</b> to <b>221</b>_<b>8</b> compress a pair of corresponding data among the first to eighth lower bank data TGIO_OT#_DN&#x3c;<b>0</b>:<b>7</b>&#x3e; and first to eighth upper bank data TGIO_OT#_UP&#x3c;<b>0</b>:<b>7</b>&#x3e; that are provided by pairing two octet regions OT from the first bank <b>211</b>, and outputs first to eighth unit compressed data GIO_OT<b>0</b>&#x3c;#&#x3e; to the read circuit <b>230</b>. For example, as shown in <figref idref="DRAWINGS">FIG. 6</figref>, the first compression unit <b>221</b>_<b>1</b> comprises a plurality of logic gates XNOR<b>1</b> to XNOR<b>8</b>, and compresses the first lower bank data TGIO_OT<b>0</b>_DN&#x3c;<b>0</b>:<b>7</b>&#x3e; and the second lower bank data TGIO_OT<b>1</b>_DN&#x3c;<b>0</b>:<b>7</b>&#x3e; and outputs the first unit compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>&#x3e;. The first to eighth unit compressed data GIO_OT<b>0</b>&#x3c;#&#x3e; correspond to the first compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; of <figref idref="DRAWINGS">FIG. 4</figref>, and the first to eighth unit compressed data GIO_OT<b>0</b>&#x3c;#&#x3e; are outputted to the read circuit <b>230</b> through a total of 8 second global input/output lines GL<b>2</b>.</p>
<p id="p-0069" num="0068">Meanwhile, the second to eighth banks <b>212</b> to <b>218</b> have the same structure as the first bank <b>211</b>, and the second to eighth compression blocks <b>222</b> to <b>228</b> have the same structure as the first compression block <b>221</b>. Therefore, further descriptions on the second to eighth banks <b>212</b> to <b>218</b> and the second to eighth compression blocks <b>222</b> to <b>228</b> are omitted herein.</p>
<p id="p-0070" num="0069">Referring back to <figref idref="DRAWINGS">FIG. 4</figref>, the read circuit <b>230</b> includes first to fourth pipe latches <b>231</b>, <b>233</b>, <b>235</b> and <b>237</b> and an output controller <b>239</b>. The first to fourth pipe latches <b>231</b> to <b>237</b> latch the first to eighth compressed data GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e; and output first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e;. The output controller <b>239</b> sequentially outputs the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; outputted from the first to fourth pipe latches <b>231</b> to <b>237</b> in response to the first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e; and the read enable signal DRV_EN. Herein, the first pipe latch <b>231</b> serializes the first compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; or the second compressed data GIO_OT<b>1</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; that are outputted from the first compression block <b>221</b> and the second compression block <b>222</b>, respectively, and outputs the first serial data DOUT&#x3c;<b>0</b>&#x3e;. The second pipe latch <b>233</b> serializes the third compressed data GIO_OT<b>2</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; or the fourth compressed data GIO_OT<b>3</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; that are outputted from the third compression block <b>223</b> and the fourth compression block <b>224</b>, respectively, and outputs the second serial data DOUT&#x3c;<b>1</b>&#x3e;. The third pipe latch <b>235</b> serializes the fifth compressed data GIO_OT<b>4</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; or the sixth compressed data GIO_OT<b>5</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; that are outputted from the fifth compression block <b>225</b> and the sixth compression block <b>226</b>, respectively, and outputs the third serial data DOUT&#x3c;<b>2</b>&#x3e;. The fourth pipe latch <b>237</b> serializes the seventh compressed data GIO_OT<b>6</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; or the eighth compressed data GIO_OT<b>7</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; that are outputted from the seventh compression block <b>227</b> and the eighth compression block <b>228</b>, respectively, and outputs the fourth serial data DOUT&#x3c;<b>3</b>&#x3e;. Meanwhile, the output controller <b>239</b> is illustrated in <figref idref="DRAWINGS">FIGS. 7 to 11</figref>.</p>
<p id="p-0071" num="0070"><figref idref="DRAWINGS">FIG. 7</figref> is a block diagram exemplarily illustrating the output controller <b>239</b> shown in <figref idref="DRAWINGS">FIG. 4</figref>. <figref idref="DRAWINGS">FIG. 8</figref> is a block diagram exemplarily illustrating an output conversion unit shown in <figref idref="DRAWINGS">FIG. 7</figref>. <figref idref="DRAWINGS">FIG. 9</figref> is an internal circuit diagram exemplarily illustrating a selection signal generation element shown in <figref idref="DRAWINGS">FIG. 8</figref>. <figref idref="DRAWINGS">FIG. 10</figref> is an internal circuit diagram exemplarily illustrating a sequential transfer element shown in <figref idref="DRAWINGS">FIG. 8</figref>. <figref idref="DRAWINGS">FIG. 11</figref> is a block diagram exemplarily illustrating an output driving unit shown in <figref idref="DRAWINGS">FIG. 7</figref>.</p>
<p id="p-0072" num="0071">Referring to <figref idref="DRAWINGS">FIG. 7</figref>, the output controller <b>239</b> includes an output conversion unit <b>239</b>A and an output driving unit <b>239</b>B. The output conversion unit <b>239</b>A serializes the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e;, which are outputted from the first to fourth pipe latches <b>231</b> to <b>237</b>, and outputs a serialized data DOUTB in response to the first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e;. The output driving unit <b>239</b>B outputs the serialized data DOUTB to one pad DQ<b>0</b> in response to the read enable signal DRV_EN.</p>
<p id="p-0073" num="0072">Herein, as illustrated in <figref idref="DRAWINGS">FIG. 8</figref>, the output conversion unit <b>239</b>A includes a selection signal generation element <b>239</b>A_<b>1</b> and a sequential transfer element <b>239</b>A_<b>3</b>. The selection signal generation element <b>239</b>A_<b>1</b> generates first to fourth selection signals SEL&#x3c;<b>0</b>:<b>3</b>&#x3e; and first to fourth inverse selection signals SELB&#x3c;<b>0</b>:<b>3</b>&#x3e; that are sequentially enabled by decoding the first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e;. The sequential transfer element <b>239</b>A_<b>3</b> sequentially transfers the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; and outputs the serialized data DOUTB in response to the first to fourth selection signals SEL&#x3c;<b>0</b>:<b>3</b>&#x3e; and the first to fourth inverse selection signals SELB&#x3c;<b>0</b>:<b>3</b>&#x3e;.</p>
<p id="p-0074" num="0073">The selection signal generation element <b>239</b>A_<b>1</b>, as illustrated in <figref idref="DRAWINGS">FIG. 9</figref>, includes an inversion unit <b>239</b>A_<b>11</b> and a logic combiner <b>239</b>A_<b>13</b>. The inversion unit <b>239</b>A_<b>11</b> inverts the first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e; and outputs first and second inverted bank addresses BKB&#x3c;<b>0</b>:<b>1</b>&#x3e;. The logic combiner <b>239</b>A_<b>13</b> outputs the first to fourth selection signals SEL&#x3c;<b>0</b>:<b>3</b>&#x3e; and SELB&#x3c;<b>0</b>:<b>3</b>&#x3e; by logically combining (e.g., by performing NAND operations) the first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e; with the first and second inverted bank addresses BKB&#x3c;<b>0</b>:<b>1</b>&#x3e; outputted from the inversion unit <b>239</b>A_<b>11</b>.</p>
<p id="p-0075" num="0074">The sequential transfer element <b>239</b>A_<b>3</b> has a structure where the outputs of four tri-state inverters are coupled in parallel, as illustrated in <figref idref="DRAWINGS">FIG. 10</figref>. Each of the tri-state inverters sequentially outputs the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; in response to the first to fourth selection signals SEL&#x3c;<b>0</b>:<b>3</b>&#x3e; and SELB&#x3c;<b>0</b>:<b>3</b>&#x3e;. Herein, the outputted data are the serialized data DOUTB, which are the inverted data of the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e;.</p>
<p id="p-0076" num="0075">Referring to <figref idref="DRAWINGS">FIG. 11</figref>, the output driving unit <b>239</b>B includes a pre-driving element <b>239</b>B_<b>1</b> and a main-driving element <b>239</b>B_<b>3</b>. The pre-driving element <b>239</b>B_<b>1</b> comprises first and second sub-sections INV_DQUP and INV_DQDN, and controls the slew rate of the serialized data DOUTB, outputted from the output conversion unit <b>239</b>A, in response to the read enable signal DRV_DN to output first and second pre-read data DATAR and DATAF. The main-driving element <b>239</b>B_<b>3</b> comprises first and second sections DRV_UP and DRV_DN, and outputs the read data DATA_DRV by controlling the driving force of the first and second pre-read data DATAR and DATAF of the pre-driving element <b>239</b>B_<b>1</b>. Since the pre-driving element <b>239</b>B_<b>1</b> and the main-driving element <b>239</b>B_<b>3</b> are known technology, a detailed description of them is omitted herein.</p>
<p id="p-0077" num="0076"><figref idref="DRAWINGS">FIG. 12</figref> is a block diagram illustrating a write path of a semiconductor memory device in accordance with an exemplary embodiment of the present invention.</p>
<p id="p-0078" num="0077">Referring to <figref idref="DRAWINGS">FIG. 12</figref>, the write path of a semiconductor memory device in accordance with an exemplary embodiment of the present invention includes one pad DQ<b>0</b> and a write circuit <b>240</b>. The pad DQ<b>0</b> receives a write data DIN from the outside of the semiconductor memory device. The write circuit <b>240</b> generates first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; in response to a test mode signal TP<b>32</b>X<b>1</b>, the data strobe signals DQS and DQSB, the write enable signal GIO_EN, and the write data DIN transferred through the pad DQ<b>0</b>. Herein, the pad DQ<b>0</b> is commonly used for both read path and write path, and the write data DIN has a predetermined burst length. Also, the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; are loaded on the global input/output lines. The global input/output lines are the same as the second global input/output lines GL<b>2</b> which are used for the read path shown in <figref idref="DRAWINGS">FIG. 4</figref>.</p>
<p id="p-0079" num="0078"><figref idref="DRAWINGS">FIG. 13</figref> is a block diagram exemplarily illustrating the write circuit <b>240</b> shown in <figref idref="DRAWINGS">FIG. 12</figref>. <figref idref="DRAWINGS">FIG. 14</figref> is a block diagram exemplarily illustrating a first data generation unit <b>241</b> shown in <figref idref="DRAWINGS">FIG. 13</figref>. <figref idref="DRAWINGS">FIG. 15</figref> is an internal circuit diagram exemplarily illustrating a first latch <b>241</b>A_<b>1</b> shown in <figref idref="DRAWINGS">FIG. 14</figref>. <figref idref="DRAWINGS">FIG. 16</figref> is a block diagram exemplarily illustrating a first data array block <b>243</b>A shown in <figref idref="DRAWINGS">FIG. 13</figref>. <figref idref="DRAWINGS">FIG. 17</figref> is an internal circuit diagram exemplarily illustrating a first data array unit <b>243</b>A_<b>1</b> shown in <figref idref="DRAWINGS">FIG. 16</figref>.</p>
<p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. 13</figref>, the write circuit <b>240</b> includes a first data generation unit <b>241</b> and a second data generation unit <b>243</b>. The first data generation unit <b>241</b> generates first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e; in response to the write data DIN and the data strobe signals DQS and DQSB. The second data generation unit <b>243</b> generates the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; in response to the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e;, the test mode signal TP<b>32</b>&#xd7;<b>1</b>, the data strobe signals DQS and DQSB, and the write enable signal GIO_EN. Herein, the second data generation unit <b>243</b> includes first to fourth data array blocks <b>243</b>A, <b>243</b>B, <b>243</b>C and <b>243</b>D, which are described in detail below.</p>
<p id="p-0081" num="0080">Referring to <figref idref="DRAWINGS">FIG. 14</figref>, the first data generation unit <b>241</b> includes first to eighth latches <b>241</b>A_<b>1</b> (DFF<b>1</b>), <b>241</b>A_<b>3</b> (DFF<b>2</b>), <b>241</b>A_<b>5</b> (DFF<b>3</b>), <b>241</b>A_<b>7</b> (DFF<b>4</b>), <b>241</b>B_<b>1</b> (DFF<b>5</b>), <b>241</b>B_<b>3</b> (DFF<b>6</b>), <b>241</b>B_<b>5</b> (DFF<b>7</b>) and <b>241</b>B_<b>7</b> (DFF<b>8</b>) for generating the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e; by shifting the write data DIN based on the data strobe signals DQS and DQSB. For example, the first to eighth latches <b>241</b>A_<b>1</b> to <b>241</b>B_<b>7</b> may be realized as D-flipflops, as illustrated in <figref idref="DRAWINGS">FIG. 15</figref>.</p>
<p id="p-0082" num="0081">As mentioned earlier, the second data generation unit <b>243</b> includes the first to fourth data array blocks <b>243</b>A to <b>243</b>D. Since the first to fourth data array blocks <b>243</b>A to <b>243</b>D have the same structure, the first data array block <b>243</b>A is described as a representative example, for the sake of convenience in description. Referring to <figref idref="DRAWINGS">FIG. 16</figref>, the first data array block <b>243</b>A includes first to eighth data array units <b>243</b>A_<b>1</b>, <b>243</b>A_<b>2</b>, <b>243</b>A_<b>3</b>, <b>243</b>A_<b>4</b>, <b>243</b>A_<b>5</b>, <b>243</b>A_<b>6</b>, <b>243</b>A_<b>7</b> and <b>243</b>A_<b>8</b> which arrange the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e; and generate corresponding first to 16<sup>th </sup>array data GIO_OT#&#x3c;<b>0</b>&#x3e; and GIO_OT#&#x3c;<b>4</b>&#x3e; among the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; in response to the write data DIN, the data strobe signals DQS and DQSB, the write enable signal GIO_EN, and the test mode signal TP<b>32</b>X<b>1</b>. For reference, the first to eighth data array units <b>243</b>A_<b>1</b>, <b>243</b>A_<b>2</b>, <b>243</b>A_<b>3</b>, <b>243</b>A_<b>4</b>, <b>243</b>A_<b>5</b>, <b>243</b>A_<b>6</b>, <b>243</b>A_<b>7</b> and <b>243</b>A_<b>8</b> have a cascade structure so that the second, third, fourth, sixth, seventh and eighth data array units <b>243</b>A_<b>2</b>, <b>243</b>A_<b>3</b>, <b>243</b>A_<b>4</b>, <b>243</b>A_<b>6</b>, <b>243</b>A_<b>7</b> and <b>243</b>A_<b>8</b> receive an output signal of a previous data array unit, i.e., DQS_LAT&#x3c;<b>0</b>:<b>2</b>&#x3e; and DQSB_LAT&#x3c;<b>0</b>:<b>2</b>&#x3e;, instead of the write data DIN.</p>
<p id="p-0083" num="0082">Herein, the first data array unit <b>243</b>A_<b>1</b> is taken as a representative example and described.</p>
<p id="p-0084" num="0083">Referring to <figref idref="DRAWINGS">FIG. 17</figref>, the first data array unit <b>243</b>A_<b>1</b> includes a first input element <b>243</b>A_<b>11</b> and a line driving element <b>243</b>A_<b>13</b>. The first input element <b>243</b>A_<b>11</b> selectively receives the first source data TDIN&#x3c;<b>6</b>&#x3e; in response to the test mode signal TP<b>32</b>X<b>1</b>. The line driving element <b>243</b>A_<b>13</b> loads the first and second array data GIO_OT<b>6</b>&#x3c;<b>0</b>&#x3e; and GIO_OT<b>6</b>&#x3c;<b>4</b>&#x3e; on the corresponding second global input/output lines GL<b>2</b> in response to the first source data TDIN&#x3c;<b>6</b>&#x3e; inputted through the first input element <b>243</b>A_<b>11</b> and the write enable signal GIO_EN.</p>
<p id="p-0085" num="0084">The line driving element <b>243</b>A_<b>13</b> includes a latch part <b>243</b>A_<b>131</b>, first and second transfer parts <b>243</b>A_<b>133</b> and <b>243</b>A_<b>135</b>, and first and second driving parts <b>243</b>A_<b>137</b> and <b>243</b>A_<b>139</b>. The latch part <b>243</b>A_<b>131</b> latches the first source data TDIN&#x3c;<b>6</b>&#x3e; inputted through the first input element <b>243</b>A_<b>11</b>. The first and second transfer parts <b>243</b>A_<b>133</b> and <b>243</b>A_<b>135</b> selectively transfer the data latched in the latch part <b>243</b>A_<b>131</b> in response to the write enable signal GIO_EN. The first and second driving parts <b>243</b>A_<b>137</b> and <b>243</b>A_<b>139</b> drive the corresponding second global input/output lines GL<b>2</b> in response to the output of the first and second transfer parts <b>243</b>A_<b>133</b> and <b>243</b>A_<b>135</b>.</p>
<p id="p-0086" num="0085">Meanwhile, the first data array unit <b>243</b>A_<b>1</b> further includes a second input element <b>243</b>A_<b>15</b> and a blocking element <b>243</b>A_<b>17</b>. The second input element <b>243</b>A_<b>15</b> receives the write data DIN applied through the pad DQ<b>0</b> during the normal mode, which is a state where the test mode signal TP<b>32</b>X<b>1</b> is disabled. The blocking element <b>243</b>A_<b>17</b> cuts off the second input element <b>243</b>A_<b>15</b> in response to the test mode signal TP<b>32</b>X<b>1</b>. In detail, the blocking element <b>243</b>A_<b>17</b> receives the data strobe signals DQS and DQSB and the test mode signal TP<b>32</b>X<b>1</b> to generate mode control signals DQSD and DQSBD. The second input element <b>243</b>A_<b>15</b> selectively transfers the write data DIN in response to the mode control signals DQSD and DQSBD.</p>
<p id="p-0087" num="0086">Hereafter, the operation of the semiconductor memory device having the above described structure in accordance with an exemplary embodiment of the present invention is described in detail with reference to <figref idref="DRAWINGS">FIGS. 18 and 19</figref>.</p>
<p id="p-0088" num="0087"><figref idref="DRAWINGS">FIG. 18</figref> is a timing diagram describing an operation of the write path in a semiconductor memory device during a parallel test of an X1 mode in accordance with an exemplary embodiment of the present invention. <figref idref="DRAWINGS">FIG. 19</figref> is a timing diagram describing an operation of the read path in a semiconductor memory device during a parallel test of the X1 mode in accordance with an exemplary embodiment of the present invention.</p>
<p id="p-0089" num="0088">Referring to <figref idref="DRAWINGS">FIG. 18</figref>, when a write command WT is applied after an active command ACT is applied, a write data DIN B<b>0</b> to B<b>7</b> having a burst length of &#x2018;8&#x2019; is inputted through one pad DQ<b>0</b> after a write latency.</p>
<p id="p-0090" num="0089">Then, the first data generation unit <b>241</b> generates the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e; by shifting the write data DIN based on the data strobe signals DQS and DQSB. The second data generation unit <b>243</b> generates the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; in response to the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e;, the test mode signal TP<b>32</b>X<b>1</b>, the data strobe signals DQS and DQSB, and the write enable signal GIO_EN.</p>
<p id="p-0091" num="0090">To explain the process of generating the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; in detail, the first data array block <b>243</b>A arranges the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e; in response to the data strobe signals DQS and DQSB and the test mode signal TP<b>32</b>X<b>1</b>. The second data array block <b>243</b>B arranges the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e; in response to the data strobe signals DQS and DQSB and the test mode signal TP<b>32</b>X<b>1</b>. The third data array block <b>243</b>C arranges the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e; in response to the data strobe signals DQS and DQSB and the test mode signal TP<b>32</b>X<b>1</b>. The fourth data array block <b>243</b>D arranges the first to eighth source data TDIN&#x3c;<b>0</b>:<b>7</b>&#x3e; in response to the data strobe signals DQS and DQSB and the test mode signal TP<b>32</b>X<b>1</b>. In this state, when the write enable signal GIO_EN is enabled, the first data array block <b>243</b>A loads the first to 16<sup>th </sup>array data GIO_OT#&#x3c;<b>0</b>&#x3e; and GIO_OT#&#x3c;<b>4</b>&#x3e; among the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; on the corresponding 16 second global input/output lines GL<b>2</b>. The second data array block JO <b>243</b>B loads the 17<sup>th </sup>to 32<sup>nd </sup>array data GIO_OT#&#x3c;<b>1</b>&#x3e; and GIO_OT#&#x3c;<b>5</b>&#x3e; among the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; on the corresponding 16 second global input/output lines GL<b>2</b>. The third data array block <b>243</b>C loads the 33<sup>rd </sup>to 48<sup>th </sup>array data GIO_OT#&#x3c;<b>2</b>&#x3e; and GIO_OT#&#x3c;<b>6</b>&#x3e; among the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; on the corresponding 16 second global input/output lines GL<b>2</b>. The fourth data array block <b>243</b>D loads the 49<sup>th </sup>to 64<sup>th </sup>array data GIO_OT#&#x3c;<b>3</b>&#x3e; and GIO_OT#&#x3c;<b>7</b>&#x3e; among the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; on the corresponding 16 second global input/output lines GL<b>2</b>. In short, the second data generation unit <b>243</b> loads the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; on the 64 second global input/output lines GL<b>2</b>. In the drawing, a process of loading the array data GIO_OT#&#x3c;<b>0</b>&#x3e; and GIO_OT#&#x3c;<b>4</b>&#x3e;, GIO_OT#&#x3c;<b>1</b>&#x3e; and GIO_OT#&#x3c;<b>5</b>&#x3e;, GIO_OT#&#x3c;<b>2</b>&#x3e; and GIO_OT#&#x3c;<b>6</b>&#x3e;, and GIO_OT#&#x3c;<b>3</b>&#x3e; and GIO_OT#&#x3c;<b>7</b>&#x3e; is described conceptually for the sake of convenience in description. For reference, &#x2018;AD&#x2019; denotes a certain address, &#x2018;B<b>0</b>, B<b>1</b>, B<b>2</b>&#x2019; denotes respective burst operations (i.e., burst write operations), and &#x2018;GIO&#x3c;<b>0</b>, <b>4</b>&#x3e;, GIO&#x3c;<b>1</b>, <b>5</b>&#x3e; GIO&#x3c;<b>2</b>, <b>6</b>&#x3e; GIO&#x3c;<b>3</b>, <b>7</b>&#x3e;&#x2019; and &#x2018;OT<b>0</b> to OT<b>7</b>&#x2019; denotes respective 64 array data by combination (e.g., GIO_OT<b>0</b> &#x3c;<b>0</b>&#x3e;, GIO_OT<b>0</b>&#x3c;<b>4</b>&#x3e;, GIO_OT<b>7</b> &#x3c;<b>7</b>&#x3e;, and the like).</p>
<p id="p-0092" num="0091">Accordingly, the first to 64<sup>th </sup>array data GIO_&#x3c;<b>0</b>:<b>63</b>&#x3e; loaded on the 64 second global input/output lines GL<b>2</b> are carried on a plurality of first global input/output lines GL<b>1</b> through a receiver (not shown) activated during a write operation, and stored in the first to eighth banks <b>211</b> to <b>218</b>.</p>
<p id="p-0093" num="0092">Referring to <figref idref="DRAWINGS">FIG. 19</figref>, when the write operation is completed and a read command RD is applied, the first to fourth banks <b>211</b>, <b>213</b>, <b>215</b> and <b>217</b> are activated according to another bank address (not shown) other than the first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e;, and the first to fourth bank data TGIO<b>0</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, TGIO<b>1</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, TGIO<b>2</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, and TGIO<b>3</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e; are outputted from the activated first to fourth banks <b>211</b>, <b>213</b>, <b>215</b> and <b>217</b>.</p>
<p id="p-0094" num="0093">The first, third, fifth and seventh compression blocks <b>221</b>, <b>223</b>, <b>225</b> and <b>227</b> compress the first to fourth bank data TGIO<b>0</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, TGIO<b>1</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, TGIO<b>2</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, and TGIO<b>3</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, respectively, and output the first, third, fifth and seventh compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>2</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>4</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and GIO_OT<b>6</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;. Herein, the first, third, fifth and seventh compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>2</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>4</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and GIO_OT<b>6</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; are loaded on the corresponding 32 second global input/output lines GL<b>2</b>.</p>
<p id="p-0095" num="0094">Accordingly, the first to fourth pipe latches <b>231</b> to <b>237</b> output the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; corresponding to the first, third, fifth and seventh compressed data GIO_OT<b>0</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>2</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>4</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and GIO_OT<b>6</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and the output controller <b>239</b> sequentially outputs the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; to one pad DQ<b>0</b> according to the first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e; and the read enable signal DRV_EN.</p>
<p id="p-0096" num="0095">Subsequently, the fifth to eighth banks <b>212</b>, <b>214</b>, <b>216</b> and <b>218</b> are activated according to another bank address (not shown) other than the first and second bank addresses BK&#x3c;<b>0</b>:<b>1</b>&#x3e;, and the fifth to eighth bank data TGIO<b>4</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, TGIO<b>5</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, TGIO<b>6</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, and TGIO<b>7</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e; are outputted from the activated fifth to eighth banks <b>212</b>, <b>214</b>, <b>216</b> and <b>218</b>.</p>
<p id="p-0097" num="0096">Then, the second, fourth, sixth and eighth compression blocks <b>222</b>, <b>224</b>, <b>226</b> and <b>228</b> compress the fifth to eighth bank data TGIO<b>4</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, TGIO<b>5</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, TGIO<b>6</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, and TGIO<b>7</b>_&#x3c;<b>0</b>:<b>127</b>&#x3e;, respectively, and output the second, fourth, sixth and eighth compressed data GIO_OT<b>1</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>3</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>5</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and GIO_OT<b>7</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;. Herein, the second, fourth, sixth and eighth compressed data GIO_OT<b>1</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>3</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>5</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and GIO_OT<b>7</b>&#x3c;<b>0</b>:<b>7</b>&#x3e; are loaded on the other 32 second global input/output lines GL<b>2</b>.</p>
<p id="p-0098" num="0097">Accordingly, the first to fourth pipe latches <b>231</b> to <b>237</b> output the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; corresponding to the second, fourth, sixth and eighth compressed data GIO_OT<b>1</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>3</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, GIO_OT<b>4</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and GIO_OT<b>7</b>&#x3c;<b>0</b>:<b>7</b>&#x3e;, and the output controller <b>239</b> sequentially outputs the first to fourth serial data DOUT&#x3c;<b>0</b>:<b>3</b>&#x3e; to one pad DQ<b>0</b> according to the first and second bank address BK&#x3c;<b>0</b>:<b>1</b>&#x3e; and the read enable signal DRV_EN.</p>
<p id="p-0099" num="0098">Therefore, the read data DATA_DRV outputted through the pad DQ<b>0</b> includes the compressed data corresponding to the first to eighth banks <b>211</b> to <b>218</b>. For reference, &#x2018;AD&#x2019; denotes a certain address, &#x2018;B<b>0</b>, B<b>1</b>, B<b>2</b>&#x2019; denotes respective burst operations (i.e., burst read operations), &#x2018;AYP&#x3c;<b>0</b>:<b>7</b>&#x3e;&#x2019; denotes column selection signals, &#x2018;GIO_OT#&#x3c;<b>0</b>:<b>7</b>&#x3e;&#x2019; denotes the first to eighth compressed data as described above, and &#x2018;O<b>01</b> to OEF&#x2019; is employed to separate respective data (e.g., B<b>0</b> O<b>01</b>, B<b>0</b> OEF, B<b>2</b> OEF, and the like).</p>
<p id="p-0100" num="0099">According to an exemplary embodiment of the present invention, since a semiconductor memory device in support of an X1 mode is used, a parallel test may be performed onto more semiconductor memory devices at once. Therefore, the test time is reduced.</p>
<p id="p-0101" num="0100">According to an exemplary embodiment of the present invention, the number of semiconductor memory devices that may be tested at once may be increased by supporting an X1 mode. When it is assumed that the number of test input/output units that may be tested at once is 64, a parallel test may be performed onto 64 semiconductor memory devices in an X1 mode, whereas a parallel test may be performed onto 16 semiconductor memory devices in an X4 mode. Therefore, when a parallel test is performed in the X1 mode, the test time may be minimized.</p>
<p id="p-0102" num="0101">While the present invention has been described with respect to the specific embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A semiconductor memory device comprising:
<claim-text>a read circuit configured to sequentially output a plurality of compressed data corresponding to all banks which are to be tested in response to a plurality of bank addresses and a read enable signal during a test mode; and</claim-text>
<claim-text>a single pad configured to transfer the compressed data which are sequentially outputted from the read circuit to an outside of the semiconductor memory device,</claim-text>
<claim-text>wherein the read circuit comprises:
<claim-text>a plurality of pipe latches configured to latch the compressed data; and</claim-text>
<claim-text>an output controller configured to sequentially output the latched compressed data which are outputted from the pipe latches in response to the bank addresses and the read enable signal.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the compressed data are applied to the read circuit through corresponding global input/output lines.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The semiconductor memory device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the global input/output lines are disposed in a peripheral region.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the output controller comprises:
<claim-text>an output conversion unit configured to serialize the latched compressed data and output the serialized latched compressed data in response to the bank addresses; and</claim-text>
<claim-text>an output driving unit configured to output the serialized data transferred from the output conversion unit to the pad in response to the read enable signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The semiconductor memory device of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the output conversion unit comprises:
<claim-text>a selection signal generation element configured to generate a plurality of selection signals that are sequentially enabled by decoding the bank addresses; and</claim-text>
<claim-text>a sequential transfer element configured to sequentially transfer the latched compressed data in response to the selection signals.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The semiconductor memory device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the selection signal generation element comprises:
<claim-text>an inverting unit configured to invert the bank addresses to output inverted bank addresses; and</claim-text>
<claim-text>a logic combiner configured to logically combine the bank addresses with the inverted bank addresses outputted from the inverting unit to output the selection signals.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The semiconductor memory device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the sequential transfer element inverts the latched compressed data and outputs inverted latched data.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The semiconductor memory device of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the output driving unit comprises:
<claim-text>a pre-driving element configured to control a slew rate of the serialized latched compressed data outputted from the output conversion unit in response to the read enable signal; and</claim-text>
<claim-text>a main-driving element configured to control a driving force of an output signal of the pre-driving element.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The semiconductor memory device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising:
<claim-text>a write circuit coupled to the pad and configured to receive a first write data from outside of the semiconductor memory device through the pad and to generate a plurality of second write data which are loaded on the global input/output lines in response to a test mode signal, data strobe signals, a write enable signal, and the first write data transferred through the pad.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The semiconductor memory device of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the first write data transferred through the pad have a predetermined burst length. </claim-text>
</claim>
</claims>
</us-patent-grant>
