Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 17:45:54 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 45 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.162        0.000                      0                  974        0.143        0.000                      0                  974        9.500        0.000                       0                   624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.162        0.000                      0                  974        0.143        0.000                      0                  974        9.500        0.000                       0                   624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        15.188ns  (logic 2.688ns (17.699%)  route 12.500ns (82.301%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.534    16.161    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -16.161    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.955ns  (logic 2.688ns (17.974%)  route 12.267ns (82.026%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.302    15.928    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.928    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.638ns  (logic 2.688ns (18.363%)  route 11.950ns (81.637%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.985    15.611    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.632ns  (logic 2.688ns (18.371%)  route 11.944ns (81.629%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.978    15.605    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.605    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.627ns  (logic 2.688ns (18.377%)  route 11.939ns (81.622%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.973    15.600    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.600    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.586ns  (logic 2.688ns (18.428%)  route 11.898ns (81.572%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.932    15.559    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.451ns  (logic 2.688ns (18.601%)  route 11.763ns (81.399%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.797    15.424    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.447ns  (logic 2.688ns (18.606%)  route 11.759ns (81.394%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.793    15.420    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.065ns  (logic 2.914ns (20.717%)  route 11.151ns (79.283%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/Q
                         net (fo=11, routed)          0.879     2.308    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[22]
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.146     2.454 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_i_289/O
                         net (fo=6, routed)           0.884     3.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.328     3.666 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1048/O
                         net (fo=1, routed)           0.586     4.252    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1048_n_3
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.376 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1037/O
                         net (fo=1, routed)           0.303     4.679    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1037_n_3
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.803 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1024/O
                         net (fo=1, routed)           0.494     5.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1024_n_3
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     5.421 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003/O
                         net (fo=1, routed)           0.426     5.847    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003_n_3
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     5.971 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.294     6.265    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.389 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_971/O
                         net (fo=1, routed)           0.449     6.838    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_971_n_3
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.439     7.401    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.525 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938/O
                         net (fo=1, routed)           0.640     8.164    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938_n_3
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.288 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_917/O
                         net (fo=1, routed)           0.557     8.845    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_917_n_3
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.969 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_893/O
                         net (fo=1, routed)           0.722     9.691    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_893_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.815 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_871/O
                         net (fo=1, routed)           0.451    10.267    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_871_n_3
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_818/O
                         net (fo=1, routed)           0.557    10.948    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_818_n_3
    SLICE_X40Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.072 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_707/O
                         net (fo=1, routed)           0.431    11.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_707_n_3
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_508/O
                         net (fo=1, routed)           0.437    12.064    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_508_n_3
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.188 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251/O
                         net (fo=1, routed)           0.687    12.875    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251_n_3
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.999 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_90/O
                         net (fo=1, routed)           0.455    13.454    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_90_n_3
    SLICE_X29Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.578 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.461    15.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.976ns  (logic 2.914ns (20.851%)  route 11.062ns (79.149%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/Q
                         net (fo=11, routed)          0.879     2.308    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[22]
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.146     2.454 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_i_289/O
                         net (fo=6, routed)           0.884     3.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.328     3.666 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1048/O
                         net (fo=1, routed)           0.586     4.252    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1048_n_3
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.376 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1037/O
                         net (fo=1, routed)           0.303     4.679    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1037_n_3
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.803 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1024/O
                         net (fo=1, routed)           0.494     5.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1024_n_3
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     5.421 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003/O
                         net (fo=1, routed)           0.426     5.847    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003_n_3
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     5.971 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.294     6.265    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.389 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_971/O
                         net (fo=1, routed)           0.449     6.838    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_971_n_3
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.439     7.401    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.525 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938/O
                         net (fo=1, routed)           0.640     8.164    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938_n_3
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.288 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_917/O
                         net (fo=1, routed)           0.557     8.845    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_917_n_3
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.969 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_893/O
                         net (fo=1, routed)           0.722     9.691    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_893_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.815 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_871/O
                         net (fo=1, routed)           0.451    10.267    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_871_n_3
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_818/O
                         net (fo=1, routed)           0.557    10.948    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_818_n_3
    SLICE_X40Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.072 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_707/O
                         net (fo=1, routed)           0.431    11.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_707_n_3
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_508/O
                         net (fo=1, routed)           0.437    12.064    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_508_n_3
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.188 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251/O
                         net (fo=1, routed)           0.687    12.875    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251_n_3
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.999 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_90/O
                         net (fo=1, routed)           0.455    13.454    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_90_n_3
    SLICE_X29Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.578 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.371    14.949    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                  5.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_id_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y66         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_id_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_data_id_V_0_sel_rd_reg/Q
                         net (fo=2, routed)           0.098     0.649    bd_0_i/hls_inst/inst/input_data_id_V_0_sel
    SLICE_X26Y66         LUT3 (Prop_lut3_I1_O)        0.045     0.694 r  bd_0_i/hls_inst/inst/tmp_id_V_reg_14374[0]_i_1/O
                         net (fo=1, routed)           0.000     0.694    bd_0_i/hls_inst/inst/input_data_id_V_0_data_out
    SLICE_X26Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y66         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/Q
                         net (fo=7, routed)           0.072     0.646    bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg_n_3_[0]
    SLICE_X27Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.691 r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.691    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A[0]_i_1_n_3
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y64         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_dest_V_1_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_dest_V_1_sel_wr_reg/Q
                         net (fo=3, routed)           0.109     0.660    bd_0_i/hls_inst/inst/output_data_dest_V_1_sel_wr
    SLICE_X29Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.705 r  bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.705    bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_B[0]_i_1_n_3
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_dest_V_1_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_dest_V_1_sel_wr_reg/Q
                         net (fo=3, routed)           0.108     0.659    bd_0_i/hls_inst/inst/output_data_dest_V_1_sel_wr
    SLICE_X29Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.704 r  bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.704    bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_A[0]_i_1_n_3
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/output_data_dest_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_dest_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_dest_V_reg_14379_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_dest_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_data_dest_V_0_sel_rd_reg/Q
                         net (fo=2, routed)           0.109     0.660    bd_0_i/hls_inst/inst/input_data_dest_V_0_sel
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.705 r  bd_0_i/hls_inst/inst/tmp_dest_V_reg_14379[0]_i_1/O
                         net (fo=1, routed)           0.000     0.705    bd_0_i/hls_inst/inst/input_data_dest_V_0_data_out
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dest_V_reg_14379_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dest_V_reg_14379_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/tmp_dest_V_reg_14379_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[279]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y43         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[279]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[279]/Q
                         net (fo=14, routed)          0.134     0.685    bd_0_i/hls_inst/inst/ap_CS_fsm_state280
    SLICE_X44Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[280]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[280]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[31]/Q
                         net (fo=10, routed)          0.134     0.685    bd_0_i/hls_inst/inst/ap_CS_fsm_state32
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.679%)  route 0.119ns (36.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/Q
                         net (fo=2, routed)           0.119     0.693    bd_0_i/hls_inst/inst/tmp_id_V_reg_14374
    SLICE_X26Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.738 r  bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.738    bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B[0]_i_1_n_3
    SLICE_X26Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y65         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X33Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.114     0.665    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg_n_3
    SLICE_X33Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.710 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.710    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_i_1_n_3
    SLICE_X33Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X33Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_id_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.293%)  route 0.121ns (36.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/tmp_id_V_reg_14374_reg[0]/Q
                         net (fo=2, routed)           0.121     0.695    bd_0_i/hls_inst/inst/tmp_id_V_reg_14374
    SLICE_X26Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.740 r  bd_0_i/hls_inst/inst/output_data_id_V_1_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.740    bd_0_i/hls_inst/inst/output_data_id_V_1_payload_A[0]_i_1_n_3
    SLICE_X26Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y65         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y65         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/output_data_id_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y16  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y16  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[200]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y51  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[201]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[202]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[203]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[204]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y51  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[205]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[206]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[207]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[208]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[200]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[200]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y51  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[201]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y51  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[201]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[202]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[202]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[203]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y52  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[203]/C



