---
aliases:
  - "eFPGA"
  - "embedded FPGA"
  - "–≤—Å—Ç—Ä–∞–∏–≤–∞–µ–º–∞—è –ü–õ–ò–°"
tags:
  - "#hardware #fpga #soc"
path:
  - "–∫–æ–º–ø—å—é—Ç–µ—Ä–Ω—ã–µ/–∞–ø–ø–∞—Ä–∞—Ç–Ω–æ–µ/–ª–æ–≥–∏–∫–∞"
---

## üìå [[eFPGA|Embedded FPGA (eFPGA)]]  
Embedded FPGA [[eFPGA]] ‚Äî —ç—Ç–æ –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä—É–µ–º–∞—è –ª–æ–≥–∏–∫–∞, –≤—Å—Ç—Ä–æ–µ–Ω–Ω–∞—è –≤ —Å–æ—Å—Ç–∞–≤ [[SoC]] –∏–ª–∏ [[ASIC]], –ø–æ–∑–≤–æ–ª—è—é—â–∞—è —Ä–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å –∫–∞—Å—Ç–æ–º–Ω—É—é —Ü–∏—Ñ—Ä–æ–≤—É—é —Å—Ö–µ–º—É –±–µ–∑ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ—Å—Ç–∏ –≤–Ω–µ—à–Ω–µ–≥–æ [[FPGA]].

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç  
[[eFPGA]] ‚Äî —ç—Ç–æ –∏–Ω—Ç–µ–≥—Ä–∏—Ä—É–µ–º—ã–π IP-–±–ª–æ–∫ –≤–Ω—É—Ç—Ä–∏ [[SoC]], –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–Ω–æ —Å—Ö–æ–∂–∏–π —Å –æ–±—ã—á–Ω—ã–º [[FPGA]]:

- –°–æ–¥–µ—Ä–∂–∏—Ç –º–∞—Å—Å–∏–≤ [[LUT]], [[Flip-Flops]], [[Routing Matrix]], [[BRAM]], [[DSP]] Blocks  
- –ü–æ–¥–∫–ª—é—á–∞–µ—Ç—Å—è –∫ –≤–Ω—É—Ç—Ä–µ–Ω–Ω–∏–º —à–∏–Ω–∞–º [[SoC]]: [[AXI]], [[NoC]], [[IOBUS|I/O bus]]  
- –ö–æ–Ω—Ñ–∏–≥—É—Ä–∏—Ä—É–µ—Ç—Å—è –≤–æ –≤—Ä–µ–º—è –∑–∞–≥—Ä—É–∑–∫–∏ –∏–ª–∏ –≤–æ –≤—Ä–µ–º—è –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è  
- –ò—Å–ø–æ–ª—å–∑—É–µ—Ç –≤–Ω—É—Ç—Ä–µ–Ω–Ω–∏–µ –∏–ª–∏ –≤–Ω–µ—à–Ω–∏–µ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–æ–Ω–Ω—ã–µ –±–∏—Ç—ã (–Ω–∞–ø—Ä–∏–º–µ—Ä, —á–µ—Ä–µ–∑ SPI Flash)

eFPGA –º–æ–∂–µ—Ç –±—ã—Ç—å —á–∞—Å—Ç–∏—á–Ω–æ –∏–ª–∏ –ø–æ–ª–Ω–æ—Å—Ç—å—é —Ä–µ–∫–æ–Ω—Ñ–∏–≥—É—Ä–∏—Ä—É–µ–º–æ–π.

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

| –û–±–ª–∞—Å—Ç—å                       | –ü—Ä–∏–º–µ—Ä—ã –ø—Ä–∏–º–µ–Ω–µ–Ω–∏—è                         |
|------------------------------|---------------------------------------------|
| [[SoC]] / [[ASIC]]           | –í—Å—Ç—Ä–∞–∏–≤–∞–Ω–∏–µ –∫–∞—Å—Ç–æ–º–Ω—ã—Ö –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–æ–≤           |
| Digital Signal Processing [[DSP]] | –°–ø–µ—Ü–∏—Ñ–∏—á–µ—Å–∫–∏–µ —Ñ–∏–ª—å—Ç—Ä—ã, [[FFT]], [[MAC]]    |
| [[Cryptography]]             | –ê–ø–ø–∞—Ä–∞—Ç–Ω–æ–µ —É—Å–∫–æ—Ä–µ–Ω–∏–µ —à–∏—Ñ—Ä–æ–≤–∞–Ω–∏—è             |
| [[Networking]]               | [[Packet Classification]], [[Firewall]]     |
| [[AI Accelerators]]          | –†–µ–∞–ª–∏–∑–∞—Ü–∏—è –Ω–µ–π—Ä–æ—è–¥—Ä–∞ –∏–ª–∏ –≤–µ–∫—Ç–æ—Ä–∞ SIMD        |
| [[Reconfigurable Computing]] | –î–∏–Ω–∞–º–∏—á–µ—Å–∫–æ–µ –∏–∑–º–µ–Ω–µ–Ω–∏–µ –ª–æ–≥–∏–∫–∏ –≤–æ –≤—Ä–µ–º—è —Ä–∞–±–æ—Ç—ã |

## üíª –ü—Ä–∏–º–µ—Ä (–æ–ø–∏—Å–∞–Ω–∏–µ –≤ HDL)

```verilog
module efpga_custom_block(input clk, input [7:0] in, output [7:0] out);
  assign out = in ^ 8'hFF; // –∏–Ω–≤–µ—Ä—Å–∏—è –≤—Ö–æ–¥–∞
endmodule
````

## üìê –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ eFPGA (–∞–Ω–∞–ª–æ–≥–∏—á–Ω–æ [[FPGA]])

|–ö–æ–º–ø–æ–Ω–µ–Ω—Ç|–ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ|
|---|---|
|[[LUT]]|–†–µ–∞–ª–∏–∑–∞—Ü–∏—è –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö —Ñ—É–Ω–∫—Ü–∏–π|
|[[CLB]]|–ì—Ä—É–ø–ø–∏—Ä–æ–≤–∫–∞ –ª–æ–≥–∏–∫–∏ –∏ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤|
|[[Routing Matrix]]|–°–≤—è–∑—å –º–µ–∂–¥—É –±–ª–æ–∫–∞–º–∏|
|[[BRAM]]|–õ–æ–∫–∞–ª—å–Ω–∞—è –ø–∞–º—è—Ç—å|
|[[DSP Blocks]]|–£–º–Ω–æ–∂–∏—Ç–µ–ª–∏, —Å—É–º–º–∞—Ç–æ—Ä—ã|
|[[IO Blocks]]|–í–Ω—É—Ç—Ä–µ–Ω–Ω–∏–µ —Å–æ–µ–¥–∏–Ω–µ–Ω–∏—è —Å [[SoC]]|
|Configuration Interface|–ó–∞–≥—Ä—É–∑–∫–∞ –±–∏—Ç—Å—Ç—Ä–∏–º–∞|

## üß© –°–≤—è–∑–∞–Ω–Ω—ã–µ —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏–∏

- [[FPGA]], [[Programmable Logic]], [[SoC]], [[NoC]]
    
- [[OpenFPGA]], [[Flex Logix]], [[QuickLogic]]
    
- [[HDL]], [[HLS]], [[Chisel]]
    

## ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –ü–æ–∑–≤–æ–ª—è–µ—Ç –∫–∞—Å—Ç–æ–º–∏–∑–∏—Ä–æ–≤–∞—Ç—å [[SoC]] –±–µ–∑ –¥–æ—Ä–æ–≥–æ—Å—Ç–æ—è—â–µ–≥–æ –ø–µ—Ä–µ–ø—Ä–æ–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è
    
- –≠–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏–µ –Ω–∏–∂–µ, —á–µ–º —É –≤–Ω–µ—à–Ω–µ–≥–æ [[FPGA]]
    
- –ú–µ–Ω—å—à–∞—è –∑–∞–¥–µ—Ä–∂–∫–∞: —Å–æ–µ–¥–∏–Ω–µ–Ω–∏–µ –ø–æ –≤–Ω—É—Ç—Ä–µ–Ω–Ω–∏–º —à–∏–Ω–∞–º
    
- –ü–æ–¥–¥–µ—Ä–∂–∫–∞ —á–∞—Å—Ç–∏—á–Ω–æ–π —Ä–µ–∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏
    

## ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –ú–µ–Ω—å—à–∞—è –ø–ª–æ—Ç–Ω–æ—Å—Ç—å –ª–æ–≥–∏–∫–∏, —á–µ–º —É –¥–∏—Å–∫—Ä–µ—Ç–Ω–æ–≥–æ [[FPGA]]
    
- –û–≥—Ä–∞–Ω–∏—á–µ–Ω–Ω—ã–π —Ä–∞–∑–º–µ—Ä –∏ –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ —Ä–µ—Å—É—Ä—Å–æ–≤
    
- –°–ª–æ–∂–Ω–æ—Å—Ç—å –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏–∏ –∏ –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏
    
- –¢—Ä–µ–±—É–µ—Ç –ª–∏—Ü–µ–Ω–∑–∏—Ä–æ–≤–∞–Ω–∏—è –æ—Ç IP-–ø—Ä–æ–≤–∞–π–¥–µ—Ä–æ–≤