Fitter report for lab2_top
Fri Oct 15 17:06:48 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 15 17:06:47 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; lab2_top                                    ;
; Top-level Entity Name              ; LAB2_TOP                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,017 / 49,760 ( 2 % )                      ;
;     Total combinational functions  ; 831 / 49,760 ( 2 % )                        ;
;     Dedicated logic registers      ; 434 / 49,760 ( < 1 % )                      ;
; Total registers                    ; 434                                         ;
; Total pins                         ; 130 / 360 ( 36 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 14 / 288 ( 5 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.8%      ;
;     Processor 3            ;   3.2%      ;
;     Processor 4            ;   3.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                      ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][0]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][0]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][1]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][1]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][2]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][2]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][3]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][3]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][4]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][4]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][5]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][5]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][6]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][6]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][7]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][7]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][8]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][8]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][9]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][9]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][10] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][10]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][11] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][11]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][0]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][0]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][1]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][1]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][2]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][2]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][3]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][3]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][4]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][4]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][5]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][5]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][6]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][6]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][7]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][7]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][8]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][8]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][9]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][9]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][10] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][10]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][11] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][11]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][0]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][0]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][1]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][1]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][2]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][2]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][3]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][3]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][4]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][4]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][5]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][5]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][6]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][6]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][7]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][7]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][8]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][8]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][9]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][9]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][10] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][10]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][11] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][11]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][0]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][0]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][1]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][1]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][2]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][2]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][3]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][3]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][4]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][4]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][5]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][5]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][6]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][6]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][7]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][7]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][8]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][8]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][9]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][9]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][10] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][10]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][11] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][11]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][0]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][0]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][1]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][1]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][2]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][2]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][3]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][3]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][4]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][4]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][5]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][5]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][6]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][6]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][7]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][7]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][8]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][8]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][9]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][9]~_Duplicate_1              ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][10] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][10]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][11] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][11]~_Duplicate_1             ; Q                ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[0][13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[1][13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[2][13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[3][13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[4][13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[5][13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_shadow[6][13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ; DATAB            ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1701 ) ; 0.00 % ( 0 / 1701 )        ; 0.00 % ( 0 / 1701 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1701 ) ; 0.00 % ( 0 / 1701 )        ; 0.00 % ( 0 / 1701 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1651 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 50 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,017 / 49,760 ( 2 % ) ;
;     -- Combinational with no register       ; 583                    ;
;     -- Register only                        ; 186                    ;
;     -- Combinational with a register        ; 248                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 123                    ;
;     -- 3 input functions                    ; 529                    ;
;     -- <=2 input functions                  ; 179                    ;
;     -- Register only                        ; 186                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 569                    ;
;     -- arithmetic mode                      ; 262                    ;
;                                             ;                        ;
; Total registers*                            ; 434 / 51,509 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 434 / 49,760 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )      ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 80 / 3,110 ( 3 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 130 / 360 ( 36 % )     ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )         ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )        ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 182 ( 0 % )        ;
; UFM blocks                                  ; 0 / 1 ( 0 % )          ;
; ADC blocks                                  ; 1 / 2 ( 50 % )         ;
; Total block memory bits                     ; 0 / 1,677,312 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 1,677,312 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 14 / 288 ( 5 % )       ;
; PLLs                                        ; 1 / 4 ( 25 % )         ;
; Global signals                              ; 4                      ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Remote update blocks                        ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 0.8% / 0.7% / 1.0%     ;
; Peak interconnect usage (total/H/V)         ; 9.1% / 8.0% / 10.7%    ;
; Maximum fan-out                             ; 373                    ;
; Highest non-global fan-out                  ; 85                     ;
; Total fan-out                               ; 4134                   ;
; Average fan-out                             ; 2.40                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1017 / 49760 ( 2 % )  ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 583                   ; 0                              ;
;     -- Register only                        ; 186                   ; 0                              ;
;     -- Combinational with a register        ; 248                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 123                   ; 0                              ;
;     -- 3 input functions                    ; 529                   ; 0                              ;
;     -- <=2 input functions                  ; 179                   ; 0                              ;
;     -- Register only                        ; 186                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 569                   ; 0                              ;
;     -- arithmetic mode                      ; 262                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 434                   ; 0                              ;
;     -- Dedicated logic registers            ; 434 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 80 / 3110 ( 3 % )     ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 130                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 14 / 288 ( 5 % )      ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 1 / 24 ( 4 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 69                    ; 1                              ;
;     -- Registered Input Connections         ; 66                    ; 0                              ;
;     -- Output Connections                   ; 1                     ; 69                             ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 4720                  ; 96                             ;
;     -- Registered Connections               ; 1301                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 70                             ;
;     -- hard_block:auto_generated_inst       ; 70                    ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 62                    ; 1                              ;
;     -- Output Ports                         ; 68                    ; 3                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk_enable       ; L8    ; 1B       ; 0            ; 27           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; clk_in           ; P11   ; 3        ; 34           ; 0            ; 28           ; 374                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; coeffs_in[0]     ; V11   ; 4        ; 38           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[10]    ; H18   ; 6        ; 78           ; 45           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[11]    ; P10   ; 3        ; 26           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[12]    ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[13]    ; P5    ; 2        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[1]     ; A13   ; 7        ; 54           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[2]     ; R4    ; 2        ; 0            ; 15           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[3]     ; T3    ; 2        ; 0            ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[4]     ; D6    ; 8        ; 22           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[5]     ; AB8   ; 3        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[6]     ; B8    ; 7        ; 46           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[7]     ; M21   ; 5        ; 78           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[8]     ; U17   ; 5        ; 78           ; 3            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[9]     ; P13   ; 4        ; 51           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[0]     ; AA22  ; 5        ; 78           ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[10]    ; W7    ; 3        ; 24           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[11]    ; AB11  ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[12]    ; N19   ; 6        ; 78           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[13]    ; L9    ; 1B       ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[1]     ; D10   ; 8        ; 31           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[2]     ; W18   ; 4        ; 62           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[3]     ; W3    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[4]     ; AA7   ; 3        ; 29           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[5]     ; E9    ; 8        ; 29           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[6]     ; D7    ; 8        ; 29           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[7]     ; J21   ; 6        ; 78           ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[8]     ; D12   ; 7        ; 51           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[9]     ; W8    ; 3        ; 24           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; internalSource   ; B14   ; 7        ; 56           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; nosin[0]         ; AB16  ; 4        ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; nosin[1]         ; B12   ; 7        ; 49           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; nosin[2]         ; D22   ; 6        ; 78           ; 35           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; nosin[3]         ; R5    ; 2        ; 0            ; 15           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; nosin[4]         ; R11   ; 3        ; 31           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; nosin[5]         ; U18   ; 5        ; 78           ; 3            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; nosin[6]         ; J1    ; 1B       ; 0            ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; one_step_in      ; Y13   ; 4        ; 51           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; rst_in_L         ; F15   ; 7        ; 69           ; 54           ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; selectH          ; C11   ; 7        ; 51           ; 54           ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; selectL          ; C10   ; 7        ; 51           ; 54           ; 28           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; single_step_in   ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; strb_nos         ; F20   ; 6        ; 78           ; 35           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switch_in[0]     ; AA8   ; 3        ; 31           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switch_in[1]     ; AA2   ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switch_in[2]     ; R10   ; 3        ; 26           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switch_in[3]     ; V18   ; 5        ; 78           ; 15           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switch_in[4]     ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switch_in[5]     ; D5    ; 8        ; 24           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switch_in[6]     ; T2    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switch_in[7]     ; V20   ; 5        ; 78           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[0] ; P21   ; 5        ; 78           ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[1] ; U19   ; 5        ; 78           ; 15           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[2] ; F21   ; 6        ; 78           ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[3] ; N8    ; 2        ; 0            ; 13           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[4] ; Y21   ; 5        ; 78           ; 16           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[5] ; L1    ; 1B       ; 0            ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[6] ; V17   ; 4        ; 69           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[7] ; U6    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_done       ; K18   ; 6        ; 78           ; 42           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_enable     ; C21   ; 6        ; 78           ; 36           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; FRAME_SYNC        ; L20   ; 6        ; 78           ; 37           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SENSE1            ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SENSE2            ; H13   ; 7        ; 54           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SENSE3            ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SENSE4            ; W14   ; 4        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TRIG_OUT          ; J14   ; 6        ; 78           ; 44           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; adc_qsys_cmd_rdy  ; AA11  ; 4        ; 40           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; adc_qsys_cmd_vld  ; AB17  ; 4        ; 69           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; adc_qsys_resp_vld ; AA12  ; 4        ; 40           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; busy              ; E10   ; 8        ; 36           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ce_out            ; U7    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; displays_7seg[0]  ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[10] ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[11] ; E18   ; 6        ; 78           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[12] ; D18   ; 6        ; 78           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[13] ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[1]  ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[2]  ; E16   ; 7        ; 74           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[3]  ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[4]  ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[5]  ; E15   ; 7        ; 74           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[6]  ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[7]  ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[8]  ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; displays_7seg[9]  ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter_out[0]     ; D9    ; 8        ; 31           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[10]    ; V12   ; 4        ; 38           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[11]    ; Y3    ; 3        ; 24           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[12]    ; A4    ; 8        ; 31           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[13]    ; AA14  ; 4        ; 51           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[14]    ; F7    ; 8        ; 24           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[1]     ; AB2   ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[2]     ; R22   ; 5        ; 78           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[3]     ; L19   ; 6        ; 78           ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[4]     ; U4    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[5]     ; A16   ; 7        ; 60           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[6]     ; C8    ; 8        ; 36           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[7]     ; K19   ; 6        ; 78           ; 42           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[8]     ; P9    ; 3        ; 22           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[9]     ; U20   ; 5        ; 78           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_strb           ; P3    ; 2        ; 0            ; 16           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led_out[0]        ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[1]        ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[2]        ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[3]        ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[4]        ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[5]        ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[6]        ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[7]        ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[8]        ; A11   ; 7        ; 51           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[9]        ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mosi              ; E20   ; 6        ; 78           ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mosi_a            ; AA19  ; 4        ; 58           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mosi_b            ; Y19   ; 4        ; 62           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; reg_data_out[0]   ; T1    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[10]  ; A15   ; 7        ; 58           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[11]  ; G20   ; 6        ; 78           ; 31           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[1]   ; AB5   ; 3        ; 29           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[2]   ; H22   ; 6        ; 78           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[3]   ; M4    ; 1B       ; 0            ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[4]   ; Y11   ; 4        ; 36           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[5]   ; Y5    ; 3        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[6]   ; AA16  ; 4        ; 56           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[7]   ; H1    ; 1B       ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[8]   ; AA1   ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_data_out[9]   ; Y2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sclk              ; AB20  ; 4        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ss_n[0]           ; AB19  ; 4        ; 56           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; filter_out[0]       ; Dual Purpose Pin ;
; D10      ; DIFFIO_RX_T44p, DIFFOUT_T44p, DEV_OE, Low_Speed    ; Use as regular IO              ; filter_in[1]        ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T48n, DIFFOUT_T48n, CRC_ERROR, Low_Speed ; Use as regular IO              ; filter_out[14]      ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 10 / 24 ( 42 % )  ; 2.5V          ; --           ;
; 2        ; 9 / 36 ( 25 % )   ; 2.5V          ; --           ;
; 3        ; 20 / 48 ( 42 % )  ; 2.5V          ; --           ;
; 4        ; 19 / 48 ( 40 % )  ; 2.5V          ; --           ;
; 5        ; 12 / 40 ( 30 % )  ; 2.5V          ; --           ;
; 6        ; 19 / 60 ( 32 % )  ; 2.5V          ; --           ;
; 7        ; 35 / 52 ( 67 % )  ; 2.5V          ; --           ;
; 8        ; 14 / 36 ( 39 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; filter_out[12]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; led_out[0]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; led_out[1]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; led_out[2]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; led_out[8]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; coeffs_in[1]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; reg_data_out[10]                               ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 419        ; 7        ; filter_out[5]                                  ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 407        ; 7        ; displays_7seg[9]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; displays_7seg[8]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; SENSE1                                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; reg_data_out[8]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA2      ; 135        ; 3        ; switch_in[1]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; filter_in[4]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 165        ; 3        ; switch_in[0]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; adc_qsys_cmd_rdy                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 182        ; 4        ; adc_qsys_resp_vld                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; filter_out[13]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; reg_data_out[6]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; mosi_a                                         ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; coeffs_in[12]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; filter_in[0]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; filter_out[1]                                  ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; reg_data_out[1]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; coeffs_in[5]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; filter_in[11]                                  ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; nosin[0]                                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; adc_qsys_cmd_vld                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; ss_n[0]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; sclk                                           ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; coeffs_in[6]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; led_out[3]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; led_out[9]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; nosin[1]                                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; internalSource                                 ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; displays_7seg[10]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; displays_7seg[7]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; filter_out[6]                                  ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; selectL                                        ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; selectH                                        ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; led_out[5]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; displays_7seg[6]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; displays_7seg[4]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; displays_7seg[3]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; displays_7seg[0]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; displays_7seg[13]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; SENSE3                                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; write_enable                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; switch_in[5]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 496        ; 8        ; coeffs_in[4]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 479        ; 8        ; filter_in[6]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; filter_out[0]                                  ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 476        ; 8        ; filter_in[1]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; filter_in[8]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 431        ; 7        ; led_out[4]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; led_out[7]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; displays_7seg[1]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; displays_7seg[12]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; nosin[2]                                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; ~ALTERA_ADC2IN8~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; ~ALTERA_ADC2IN1~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; filter_in[5]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 466        ; 8        ; busy                                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; led_out[6]                                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; displays_7seg[5]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; displays_7seg[2]                               ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; displays_7seg[11]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; mosi                                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; ~ALTERA_ADC2IN4~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; ~ALTERA_ADC1IN2~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; ~ALTERA_ADC1IN1~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; filter_out[14]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; rst_in_L                                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; strb_nos                                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 340        ; 6        ; write_address[2]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; ~ALTERA_ADC2IN6~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; ~ALTERA_ADC2IN3~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; reg_data_out[11]                               ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; reg_data_out[7]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; ~ALTERA_ADC1IN6~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; ~ALTERA_ADC2IN5~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; SENSE2                                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; coeffs_in[10]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; switch_in[4]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 321        ; 6        ; reg_data_out[2]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; nosin[6]                                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; ~ALTERA_ADC2IN2~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; ~ALTERA_ADC1IN5~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; ~ALTERA_ADC1IN3~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; ~ALTERA_ADC1IN4~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; TRIG_OUT                                       ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; filter_in[7]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 325        ; 6        ; single_step_in                                 ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; ~ALTERA_ADC2IN7~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; ~ALTERA_ADC1IN7~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; ~ALTERA_ADC1IN8~                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; write_done                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 361        ; 6        ; filter_out[7]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; write_address[5]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; clk_enable                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ; 42         ; 1B       ; filter_in[13]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; filter_out[3]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 351        ; 6        ; FRAME_SYNC                                     ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; reg_data_out[3]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; coeffs_in[7]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; write_address[3]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; filter_in[12]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; in_strb                                        ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; coeffs_in[13]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; filter_out[8]                                  ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ; 154        ; 3        ; coeffs_in[11]                                  ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ; 166        ; 3        ; clk_in                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; coeffs_in[9]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; write_address[0]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; coeffs_in[2]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R5       ; 82         ; 2        ; nosin[3]                                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; switch_in[2]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 164        ; 3        ; nosin[4]                                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; filter_out[2]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 81         ; 2        ; reg_data_out[0]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 83         ; 2        ; switch_in[6]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 88         ; 2        ; coeffs_in[3]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; filter_out[4]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; write_address[7]                               ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; U7       ; 130        ; 3        ; ce_out                                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; coeffs_in[8]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U18      ; 244        ; 5        ; nosin[5]                                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U19      ; 282        ; 5        ; write_address[1]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U20      ; 290        ; 5        ; filter_out[9]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; coeffs_in[0]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 174        ; 4        ; filter_out[10]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; write_address[6]                               ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V18      ; 280        ; 5        ; switch_in[3]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; switch_in[7]                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; filter_in[3]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; filter_in[10]                                  ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ; 150        ; 3        ; filter_in[9]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; SENSE4                                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; filter_in[2]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; reg_data_out[9]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; filter_out[11]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; reg_data_out[5]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; reg_data_out[4]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; one_step_in                                    ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; mosi_b                                         ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; write_address[4]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll7 ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7                                                                                           ;
; PLL mode                      ; Normal                                                                                                                                     ;
; Compensate clock              ; clock0                                                                                                                                     ;
; Compensated input/output pins ; --                                                                                                                                         ;
; Switchover type               ; --                                                                                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                   ;
; Input frequency 1             ; --                                                                                                                                         ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                                   ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                                                  ;
; VCO post scale K counter      ; 2                                                                                                                                          ;
; VCO frequency control         ; Auto                                                                                                                                       ;
; VCO phase shift step          ; 208 ps                                                                                                                                     ;
; VCO multiply                  ; --                                                                                                                                         ;
; VCO divide                    ; --                                                                                                                                         ;
; Freq min lock                 ; 25.0 MHz                                                                                                                                   ;
; Freq max lock                 ; 54.18 MHz                                                                                                                                  ;
; M VCO Tap                     ; 0                                                                                                                                          ;
; M Initial                     ; 1                                                                                                                                          ;
; M value                       ; 12                                                                                                                                         ;
; N value                       ; 1                                                                                                                                          ;
; Charge pump current           ; setting 1                                                                                                                                  ;
; Loop filter resistance        ; setting 27                                                                                                                                 ;
; Loop filter capacitance       ; setting 0                                                                                                                                  ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                                         ;
; Bandwidth type                ; Medium                                                                                                                                     ;
; Real time reconfigurable      ; Off                                                                                                                                        ;
; Scan chain MIF file           ; --                                                                                                                                         ;
; Preserve PLL counter order    ; Off                                                                                                                                        ;
; PLL location                  ; PLL_1                                                                                                                                      ;
; Inclk0 signal                 ; clk_in                                                                                                                                     ;
; Inclk1 signal                 ; --                                                                                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                              ;
; Inclk1 signal type            ; --                                                                                                                                         ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------+
; Name                                                                                                                                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------+
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[0] ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[1] ; clock1       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)    ; 0.75 (208 ps)    ; 50/50      ; C0      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[1] ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+-------------------+-------------------------------+
; Pin Name          ; Reason                        ;
+-------------------+-------------------------------+
; single_step_in    ; Incomplete set of assignments ;
; one_step_in       ; Incomplete set of assignments ;
; nosin[0]          ; Incomplete set of assignments ;
; nosin[1]          ; Incomplete set of assignments ;
; nosin[2]          ; Incomplete set of assignments ;
; nosin[3]          ; Incomplete set of assignments ;
; nosin[4]          ; Incomplete set of assignments ;
; nosin[5]          ; Incomplete set of assignments ;
; nosin[6]          ; Incomplete set of assignments ;
; internalSource    ; Incomplete set of assignments ;
; strb_nos          ; Incomplete set of assignments ;
; TRIG_OUT          ; Incomplete set of assignments ;
; FRAME_SYNC        ; Incomplete set of assignments ;
; SENSE1            ; Incomplete set of assignments ;
; SENSE2            ; Incomplete set of assignments ;
; SENSE3            ; Incomplete set of assignments ;
; SENSE4            ; Incomplete set of assignments ;
; adc_qsys_cmd_vld  ; Incomplete set of assignments ;
; adc_qsys_resp_vld ; Incomplete set of assignments ;
; adc_qsys_cmd_rdy  ; Incomplete set of assignments ;
; clk_enable        ; Incomplete set of assignments ;
; coeffs_in[0]      ; Incomplete set of assignments ;
; coeffs_in[1]      ; Incomplete set of assignments ;
; coeffs_in[2]      ; Incomplete set of assignments ;
; coeffs_in[3]      ; Incomplete set of assignments ;
; coeffs_in[4]      ; Incomplete set of assignments ;
; coeffs_in[5]      ; Incomplete set of assignments ;
; coeffs_in[6]      ; Incomplete set of assignments ;
; coeffs_in[7]      ; Incomplete set of assignments ;
; coeffs_in[8]      ; Incomplete set of assignments ;
; coeffs_in[9]      ; Incomplete set of assignments ;
; coeffs_in[10]     ; Incomplete set of assignments ;
; coeffs_in[11]     ; Incomplete set of assignments ;
; coeffs_in[12]     ; Incomplete set of assignments ;
; coeffs_in[13]     ; Incomplete set of assignments ;
; write_address[0]  ; Incomplete set of assignments ;
; write_address[1]  ; Incomplete set of assignments ;
; write_address[2]  ; Incomplete set of assignments ;
; write_address[3]  ; Incomplete set of assignments ;
; write_address[4]  ; Incomplete set of assignments ;
; write_address[5]  ; Incomplete set of assignments ;
; write_address[6]  ; Incomplete set of assignments ;
; write_address[7]  ; Incomplete set of assignments ;
; write_enable      ; Incomplete set of assignments ;
; write_done        ; Incomplete set of assignments ;
; filter_in[0]      ; Incomplete set of assignments ;
; filter_in[1]      ; Incomplete set of assignments ;
; filter_in[2]      ; Incomplete set of assignments ;
; filter_in[3]      ; Incomplete set of assignments ;
; filter_in[4]      ; Incomplete set of assignments ;
; filter_in[5]      ; Incomplete set of assignments ;
; filter_in[6]      ; Incomplete set of assignments ;
; filter_in[7]      ; Incomplete set of assignments ;
; filter_in[8]      ; Incomplete set of assignments ;
; filter_in[9]      ; Incomplete set of assignments ;
; filter_in[10]     ; Incomplete set of assignments ;
; filter_in[11]     ; Incomplete set of assignments ;
; filter_in[12]     ; Incomplete set of assignments ;
; filter_in[13]     ; Incomplete set of assignments ;
; ce_out            ; Incomplete set of assignments ;
; filter_out[0]     ; Incomplete set of assignments ;
; filter_out[1]     ; Incomplete set of assignments ;
; filter_out[2]     ; Incomplete set of assignments ;
; filter_out[3]     ; Incomplete set of assignments ;
; filter_out[4]     ; Incomplete set of assignments ;
; filter_out[5]     ; Incomplete set of assignments ;
; filter_out[6]     ; Incomplete set of assignments ;
; filter_out[7]     ; Incomplete set of assignments ;
; filter_out[8]     ; Incomplete set of assignments ;
; filter_out[9]     ; Incomplete set of assignments ;
; filter_out[10]    ; Incomplete set of assignments ;
; filter_out[11]    ; Incomplete set of assignments ;
; filter_out[12]    ; Incomplete set of assignments ;
; filter_out[13]    ; Incomplete set of assignments ;
; filter_out[14]    ; Incomplete set of assignments ;
; reg_data_out[0]   ; Incomplete set of assignments ;
; reg_data_out[1]   ; Incomplete set of assignments ;
; reg_data_out[2]   ; Incomplete set of assignments ;
; reg_data_out[3]   ; Incomplete set of assignments ;
; reg_data_out[4]   ; Incomplete set of assignments ;
; reg_data_out[5]   ; Incomplete set of assignments ;
; reg_data_out[6]   ; Incomplete set of assignments ;
; reg_data_out[7]   ; Incomplete set of assignments ;
; reg_data_out[8]   ; Incomplete set of assignments ;
; reg_data_out[9]   ; Incomplete set of assignments ;
; reg_data_out[10]  ; Incomplete set of assignments ;
; reg_data_out[11]  ; Incomplete set of assignments ;
; led_out[0]        ; Incomplete set of assignments ;
; led_out[1]        ; Incomplete set of assignments ;
; led_out[2]        ; Incomplete set of assignments ;
; led_out[3]        ; Incomplete set of assignments ;
; led_out[4]        ; Incomplete set of assignments ;
; led_out[5]        ; Incomplete set of assignments ;
; led_out[6]        ; Incomplete set of assignments ;
; led_out[7]        ; Incomplete set of assignments ;
; led_out[8]        ; Incomplete set of assignments ;
; led_out[9]        ; Incomplete set of assignments ;
; busy              ; Incomplete set of assignments ;
; mosi              ; Incomplete set of assignments ;
; mosi_a            ; Incomplete set of assignments ;
; mosi_b            ; Incomplete set of assignments ;
; sclk              ; Incomplete set of assignments ;
; ss_n[0]           ; Incomplete set of assignments ;
; displays_7seg[0]  ; Incomplete set of assignments ;
; displays_7seg[1]  ; Incomplete set of assignments ;
; displays_7seg[2]  ; Incomplete set of assignments ;
; displays_7seg[3]  ; Incomplete set of assignments ;
; displays_7seg[4]  ; Incomplete set of assignments ;
; displays_7seg[5]  ; Incomplete set of assignments ;
; displays_7seg[6]  ; Incomplete set of assignments ;
; displays_7seg[7]  ; Incomplete set of assignments ;
; displays_7seg[8]  ; Incomplete set of assignments ;
; displays_7seg[9]  ; Incomplete set of assignments ;
; displays_7seg[10] ; Incomplete set of assignments ;
; displays_7seg[11] ; Incomplete set of assignments ;
; displays_7seg[12] ; Incomplete set of assignments ;
; displays_7seg[13] ; Incomplete set of assignments ;
; switch_in[0]      ; Incomplete set of assignments ;
; switch_in[1]      ; Incomplete set of assignments ;
; switch_in[2]      ; Incomplete set of assignments ;
; switch_in[3]      ; Incomplete set of assignments ;
; switch_in[4]      ; Incomplete set of assignments ;
; switch_in[5]      ; Incomplete set of assignments ;
; switch_in[6]      ; Incomplete set of assignments ;
; switch_in[7]      ; Incomplete set of assignments ;
; in_strb           ; Incomplete set of assignments ;
; selectH           ; Incomplete set of assignments ;
; selectL           ; Incomplete set of assignments ;
; clk_in            ; Incomplete set of assignments ;
; rst_in_L          ; Incomplete set of assignments ;
; single_step_in    ; Missing location assignment   ;
; one_step_in       ; Missing location assignment   ;
; nosin[0]          ; Missing location assignment   ;
; nosin[1]          ; Missing location assignment   ;
; nosin[2]          ; Missing location assignment   ;
; nosin[3]          ; Missing location assignment   ;
; nosin[4]          ; Missing location assignment   ;
; nosin[5]          ; Missing location assignment   ;
; nosin[6]          ; Missing location assignment   ;
; strb_nos          ; Missing location assignment   ;
; TRIG_OUT          ; Missing location assignment   ;
; FRAME_SYNC        ; Missing location assignment   ;
; SENSE1            ; Missing location assignment   ;
; SENSE2            ; Missing location assignment   ;
; SENSE3            ; Missing location assignment   ;
; SENSE4            ; Missing location assignment   ;
; clk_enable        ; Missing location assignment   ;
; coeffs_in[0]      ; Missing location assignment   ;
; coeffs_in[1]      ; Missing location assignment   ;
; coeffs_in[2]      ; Missing location assignment   ;
; coeffs_in[3]      ; Missing location assignment   ;
; coeffs_in[4]      ; Missing location assignment   ;
; coeffs_in[5]      ; Missing location assignment   ;
; coeffs_in[6]      ; Missing location assignment   ;
; coeffs_in[7]      ; Missing location assignment   ;
; coeffs_in[8]      ; Missing location assignment   ;
; coeffs_in[9]      ; Missing location assignment   ;
; coeffs_in[10]     ; Missing location assignment   ;
; coeffs_in[11]     ; Missing location assignment   ;
; coeffs_in[12]     ; Missing location assignment   ;
; coeffs_in[13]     ; Missing location assignment   ;
; write_address[0]  ; Missing location assignment   ;
; write_address[1]  ; Missing location assignment   ;
; write_address[2]  ; Missing location assignment   ;
; write_address[3]  ; Missing location assignment   ;
; write_address[4]  ; Missing location assignment   ;
; write_address[5]  ; Missing location assignment   ;
; write_address[6]  ; Missing location assignment   ;
; write_address[7]  ; Missing location assignment   ;
; write_enable      ; Missing location assignment   ;
; write_done        ; Missing location assignment   ;
; filter_in[0]      ; Missing location assignment   ;
; filter_in[1]      ; Missing location assignment   ;
; filter_in[2]      ; Missing location assignment   ;
; filter_in[3]      ; Missing location assignment   ;
; filter_in[4]      ; Missing location assignment   ;
; filter_in[5]      ; Missing location assignment   ;
; filter_in[6]      ; Missing location assignment   ;
; filter_in[7]      ; Missing location assignment   ;
; filter_in[8]      ; Missing location assignment   ;
; filter_in[9]      ; Missing location assignment   ;
; filter_in[10]     ; Missing location assignment   ;
; filter_in[11]     ; Missing location assignment   ;
; filter_in[12]     ; Missing location assignment   ;
; filter_in[13]     ; Missing location assignment   ;
; ce_out            ; Missing location assignment   ;
; filter_out[0]     ; Missing location assignment   ;
; filter_out[1]     ; Missing location assignment   ;
; filter_out[2]     ; Missing location assignment   ;
; filter_out[3]     ; Missing location assignment   ;
; filter_out[4]     ; Missing location assignment   ;
; filter_out[5]     ; Missing location assignment   ;
; filter_out[6]     ; Missing location assignment   ;
; filter_out[7]     ; Missing location assignment   ;
; filter_out[8]     ; Missing location assignment   ;
; filter_out[9]     ; Missing location assignment   ;
; filter_out[10]    ; Missing location assignment   ;
; filter_out[11]    ; Missing location assignment   ;
; filter_out[12]    ; Missing location assignment   ;
; filter_out[13]    ; Missing location assignment   ;
; filter_out[14]    ; Missing location assignment   ;
; reg_data_out[0]   ; Missing location assignment   ;
; reg_data_out[1]   ; Missing location assignment   ;
; reg_data_out[2]   ; Missing location assignment   ;
; reg_data_out[3]   ; Missing location assignment   ;
; reg_data_out[4]   ; Missing location assignment   ;
; reg_data_out[5]   ; Missing location assignment   ;
; reg_data_out[6]   ; Missing location assignment   ;
; reg_data_out[7]   ; Missing location assignment   ;
; reg_data_out[8]   ; Missing location assignment   ;
; reg_data_out[9]   ; Missing location assignment   ;
; reg_data_out[10]  ; Missing location assignment   ;
; reg_data_out[11]  ; Missing location assignment   ;
; busy              ; Missing location assignment   ;
; mosi              ; Missing location assignment   ;
; switch_in[0]      ; Missing location assignment   ;
; switch_in[1]      ; Missing location assignment   ;
; switch_in[2]      ; Missing location assignment   ;
; switch_in[3]      ; Missing location assignment   ;
; switch_in[4]      ; Missing location assignment   ;
; switch_in[5]      ; Missing location assignment   ;
; switch_in[6]      ; Missing location assignment   ;
; switch_in[7]      ; Missing location assignment   ;
; in_strb           ; Missing location assignment   ;
+-------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                              ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |LAB2_TOP                                                                       ; 1017 (1)    ; 434 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 14           ; 0       ; 7         ; 130  ; 0            ; 583 (1)      ; 186 (0)           ; 248 (0)          ; 0          ; |LAB2_TOP                                                                                                                                                                                                                                                        ; LAB2_TOP                               ; work         ;
;    |Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|        ; 624 (0)     ; 158 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 441 (0)      ; 144 (0)           ; 39 (0)           ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers                                                                                                                                                                                    ; Programmable_FIR_via_Registers_adc     ; work         ;
;       |Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|                           ; 529 (529)   ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 434 (434)    ; 56 (56)           ; 39 (39)          ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter                                                                                                                                      ; Discrete_FIR_Filter_adc                ; work         ;
;          |lpm_mult:Mult0|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult1|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult2|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult3|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult4|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult5|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult6|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;       |coeffs_registers_adc:u_coeffs_registers|                                 ; 105 (105)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 88 (88)           ; 10 (10)          ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers                                                                                                                                            ; coeffs_registers_adc                   ; work         ;
;    |clk_div:CLKDIV|                                                             ; 34 (34)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 24 (24)          ; 0          ; |LAB2_TOP|clk_div:CLKDIV                                                                                                                                                                                                                                         ; clk_div                                ; work         ;
;    |generator:generator_connection|                                             ; 87 (87)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 10 (10)           ; 26 (26)          ; 0          ; |LAB2_TOP|generator:generator_connection                                                                                                                                                                                                                         ; generator                              ; work         ;
;    |in_module:MY_INPUT|                                                         ; 97 (0)      ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 16 (0)            ; 70 (0)           ; 0          ; |LAB2_TOP|in_module:MY_INPUT                                                                                                                                                                                                                                     ; in_module                              ; work         ;
;       |adc_qsys_interface:ADC_INPUT|                                            ; 97 (23)     ; 86 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (3)       ; 16 (5)            ; 70 (15)          ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT                                                                                                                                                                                                        ; adc_qsys_interface                     ; work         ;
;          |adc_qsys:ADC_INPUT|                                                   ; 74 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 11 (0)            ; 55 (0)           ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT                                                                                                                                                                                     ; adc_qsys                               ; adc_qsys     ;
;             |adc_qsys_altpll_sys:altpll_sys|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                      ; adc_qsys_altpll_sys                    ; adc_qsys     ;
;                |adc_qsys_altpll_sys_altpll_6b92:sd1|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1                                                                                                                  ; adc_qsys_altpll_sys_altpll_6b92        ; adc_qsys     ;
;             |adc_qsys_modular_adc_0:modular_adc_0|                              ; 71 (0)      ; 63 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 9 (0)             ; 54 (0)           ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                ; adc_qsys_modular_adc_0                 ; adc_qsys     ;
;                |altera_modular_adc_control:control_internal|                    ; 71 (0)      ; 63 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 9 (0)             ; 54 (0)           ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; adc_qsys     ;
;                   |altera_modular_adc_control_fsm:u_control_fsm|                ; 71 (67)     ; 63 (59)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 9 (8)             ; 54 (52)          ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                      |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:u_eoc_synchronizer|               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                   |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                      |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; adc_qsys     ;
;                      |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;             |altera_reset_controller:rst_controller_001|                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001                                                                                                                                          ; altera_reset_controller                ; adc_qsys     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                               ; altera_reset_synchronizer              ; adc_qsys     ;
;    |pmod_dac121S101:dac_connection|                                             ; 194 (57)    ; 124 (44)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (13)      ; 11 (7)            ; 113 (37)         ; 0          ; |LAB2_TOP|pmod_dac121S101:dac_connection                                                                                                                                                                                                                         ; pmod_dac121S101                        ; work         ;
;       |spi_master_dual_mosi:spi_master_dual_mosi_0|                             ; 137 (137)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 4 (4)             ; 76 (76)          ; 0          ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0                                                                                                                                                                             ; spi_master_dual_mosi                   ; work         ;
;    |rst_synch_logic:RSTSYNCH|                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 2 (2)            ; 0          ; |LAB2_TOP|rst_synch_logic:RSTSYNCH                                                                                                                                                                                                                               ; rst_synch_logic                        ; work         ;
+---------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; single_step_in    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; one_step_in       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; nosin[0]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; nosin[1]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; nosin[2]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; nosin[3]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; nosin[4]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; nosin[5]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; nosin[6]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; internalSource    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; strb_nos          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; TRIG_OUT          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FRAME_SYNC        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SENSE1            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SENSE2            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SENSE3            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SENSE4            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; adc_qsys_cmd_vld  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; adc_qsys_resp_vld ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; adc_qsys_cmd_rdy  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_enable        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[0]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[2]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[3]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[4]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[5]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[6]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[7]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[8]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[9]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[10]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[11]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[12]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[13]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_enable      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_done        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[0]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[2]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[3]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[4]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[5]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[6]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[7]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[8]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[9]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[10]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[11]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[12]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[13]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ce_out            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_data_out[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_out[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; busy              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mosi              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mosi_a            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mosi_b            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sclk              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ss_n[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; displays_7seg[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; switch_in[0]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch_in[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch_in[2]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch_in[3]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch_in[4]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch_in[5]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch_in[6]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch_in[7]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; in_strb           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selectH           ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; selectL           ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; clk_in            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_in_L          ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                    ;
+-----------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                 ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------+-------------------+---------+
; single_step_in                                                                                      ;                   ;         ;
; one_step_in                                                                                         ;                   ;         ;
; nosin[0]                                                                                            ;                   ;         ;
; nosin[1]                                                                                            ;                   ;         ;
; nosin[2]                                                                                            ;                   ;         ;
; nosin[3]                                                                                            ;                   ;         ;
; nosin[4]                                                                                            ;                   ;         ;
; nosin[5]                                                                                            ;                   ;         ;
; nosin[6]                                                                                            ;                   ;         ;
; internalSource                                                                                      ;                   ;         ;
; strb_nos                                                                                            ;                   ;         ;
; clk_enable                                                                                          ;                   ;         ;
; coeffs_in[0]                                                                                        ;                   ;         ;
; coeffs_in[1]                                                                                        ;                   ;         ;
; coeffs_in[2]                                                                                        ;                   ;         ;
; coeffs_in[3]                                                                                        ;                   ;         ;
; coeffs_in[4]                                                                                        ;                   ;         ;
; coeffs_in[5]                                                                                        ;                   ;         ;
; coeffs_in[6]                                                                                        ;                   ;         ;
; coeffs_in[7]                                                                                        ;                   ;         ;
; coeffs_in[8]                                                                                        ;                   ;         ;
; coeffs_in[9]                                                                                        ;                   ;         ;
; coeffs_in[10]                                                                                       ;                   ;         ;
; coeffs_in[11]                                                                                       ;                   ;         ;
; coeffs_in[12]                                                                                       ;                   ;         ;
; coeffs_in[13]                                                                                       ;                   ;         ;
; write_address[0]                                                                                    ;                   ;         ;
; write_address[1]                                                                                    ;                   ;         ;
; write_address[2]                                                                                    ;                   ;         ;
; write_address[3]                                                                                    ;                   ;         ;
; write_address[4]                                                                                    ;                   ;         ;
; write_address[5]                                                                                    ;                   ;         ;
; write_address[6]                                                                                    ;                   ;         ;
; write_address[7]                                                                                    ;                   ;         ;
; write_enable                                                                                        ;                   ;         ;
; write_done                                                                                          ;                   ;         ;
; filter_in[0]                                                                                        ;                   ;         ;
; filter_in[1]                                                                                        ;                   ;         ;
; filter_in[2]                                                                                        ;                   ;         ;
; filter_in[3]                                                                                        ;                   ;         ;
; filter_in[4]                                                                                        ;                   ;         ;
; filter_in[5]                                                                                        ;                   ;         ;
; filter_in[6]                                                                                        ;                   ;         ;
; filter_in[7]                                                                                        ;                   ;         ;
; filter_in[8]                                                                                        ;                   ;         ;
; filter_in[9]                                                                                        ;                   ;         ;
; filter_in[10]                                                                                       ;                   ;         ;
; filter_in[11]                                                                                       ;                   ;         ;
; filter_in[12]                                                                                       ;                   ;         ;
; filter_in[13]                                                                                       ;                   ;         ;
; switch_in[0]                                                                                        ;                   ;         ;
; switch_in[1]                                                                                        ;                   ;         ;
; switch_in[2]                                                                                        ;                   ;         ;
; switch_in[3]                                                                                        ;                   ;         ;
; switch_in[4]                                                                                        ;                   ;         ;
; switch_in[5]                                                                                        ;                   ;         ;
; switch_in[6]                                                                                        ;                   ;         ;
; switch_in[7]                                                                                        ;                   ;         ;
; selectH                                                                                             ;                   ;         ;
;      - generator:generator_connection|Mux0~0                                                        ; 1                 ; 6       ;
;      - generator:generator_connection|Mux0~1                                                        ; 1                 ; 6       ;
;      - generator:generator_connection|Mux2~0                                                        ; 1                 ; 6       ;
;      - generator:generator_connection|Mux4~0                                                        ; 1                 ; 6       ;
;      - generator:generator_connection|Mux0~2                                                        ; 1                 ; 6       ;
;      - generator:generator_connection|Mux5~0                                                        ; 1                 ; 6       ;
;      - generator:generator_connection|Mux2~1                                                        ; 1                 ; 6       ;
;      - generator:generator_connection|coeffs[50]~4                                                  ; 1                 ; 6       ;
;      - generator:generator_connection|coeffs[14]~feeder                                             ; 1                 ; 6       ;
; selectL                                                                                             ;                   ;         ;
;      - generator:generator_connection|Mux0~0                                                        ; 0                 ; 6       ;
;      - generator:generator_connection|Mux0~1                                                        ; 0                 ; 6       ;
;      - generator:generator_connection|Mux2~0                                                        ; 0                 ; 6       ;
;      - generator:generator_connection|Mux4~0                                                        ; 0                 ; 6       ;
;      - generator:generator_connection|Mux0~2                                                        ; 0                 ; 6       ;
;      - generator:generator_connection|Mux5~0                                                        ; 0                 ; 6       ;
;      - generator:generator_connection|Mux2~1                                                        ; 0                 ; 6       ;
;      - generator:generator_connection|coeffs[15]~1                                                  ; 0                 ; 6       ;
;      - generator:generator_connection|coeffs[10]~feeder                                             ; 0                 ; 6       ;
; clk_in                                                                                              ;                   ;         ;
; rst_in_L                                                                                            ;                   ;         ;
;      - rst_synch_logic:RSTSYNCH|synchFFn                                                            ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|state.pause                                                   ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|state.ready                                                   ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|state.send_data                                               ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|busy                                                          ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|ss_n[0]           ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|mosi_0~en         ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|mosi_1~en         ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|state             ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_ena                                                       ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|sclk~3            ; 0                 ; 6       ;
;      - rst_synch_logic:RSTSYNCH|synchFFn2                                                           ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_busy_prev                                                 ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|busy              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|state.start                                                   ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|count[12]~36                                                  ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_ratio[31]~0   ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|count[30]~1       ; 0                 ; 6       ;
;      - rst_synch_logic:RSTSYNCH|synchFFn1                                                           ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|tx_buffer_0[15]~1 ; 0                 ; 6       ;
;      - rst_synch_logic:RSTSYNCH|synchFFp                                                            ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[11]                                             ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[11]                                             ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[10]                                             ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[10]                                             ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[9]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[9]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[8]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[8]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[7]                                              ; 0                 ; 6       ;
;      - rst_synch_logic:RSTSYNCH|synchClk                                                            ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[7]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[6]                                              ; 0                 ; 6       ;
;      - rst_synch_logic:RSTSYNCH|synchClk1                                                           ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[6]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[5]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[5]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[4]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[4]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[3]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[3]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[2]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[2]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[1]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[1]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_a[0]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_tx_data_b[0]                                              ; 0                 ; 6       ;
;      - pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_toggles[5]~21 ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                             ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|Equal0~0                                                                                             ; LCCOMB_X50_Y33_N26 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|Equal0~1                                                                                             ; LCCOMB_X50_Y33_N8  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|Equal0~2                                                                                             ; LCCOMB_X50_Y33_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|Equal0~3                                                                                             ; LCCOMB_X50_Y33_N20 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|Equal0~4                                                                                             ; LCCOMB_X50_Y33_N6  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|Equal0~5                                                                                             ; LCCOMB_X50_Y33_N4  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|Equal0~6                                                                                             ; LCCOMB_X50_Y33_N10 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_div:CLKDIV|int_clk                                                                                                                                                                                           ; FF_X55_Y41_N25     ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; clk_in                                                                                                                                                                                                           ; PIN_P11            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk_in                                                                                                                                                                                                           ; PIN_P11            ; 373     ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; generator:generator_connection|write_address_gen[0]~0                                                                                                                                                            ; LCCOMB_X56_Y35_N8  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[0]~0                                                                                                                                               ; LCCOMB_X55_Y41_N10 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0]                                                           ; PLL_1              ; 66      ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|arc_to_conv     ; LCCOMB_X52_Y45_N0  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7]~24 ; LCCOMB_X52_Y45_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_dout~0     ; LCCOMB_X51_Y45_N0  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid       ; FF_X51_Y41_N9      ; 85      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; FF_X55_Y41_N19     ; 63      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|Selector14~4                                                                                                                                                                      ; LCCOMB_X51_Y37_N20 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|count[12]~36                                                                                                                                                                      ; LCCOMB_X51_Y37_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|count[3]~35                                                                                                                                                                       ; LCCOMB_X51_Y37_N6  ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_toggles[5]~21                                                                                                                     ; LCCOMB_X52_Y26_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|count[30]~1                                                                                                                           ; LCCOMB_X52_Y26_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|mosi_0~1                                                                                                                              ; LCCOMB_X52_Y26_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|mosi_0~en                                                                                                                             ; FF_X57_Y26_N1      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|mosi_1~0                                                                                                                              ; LCCOMB_X57_Y26_N12 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|mosi_1~en                                                                                                                             ; FF_X57_Y26_N9      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|tx_buffer_0[15]~1                                                                                                                     ; LCCOMB_X52_Y26_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_in_L                                                                                                                                                                                                         ; PIN_F15            ; 48      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; rst_synch_logic:RSTSYNCH|synchClk                                                                                                                                                                                ; FF_X56_Y35_N9      ; 183     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; rst_synch_logic:RSTSYNCH|synchFFn                                                                                                                                                                                ; FF_X56_Y35_N17     ; 49      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                   ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_div:CLKDIV|int_clk                                                                                                                                 ; FF_X55_Y41_N25 ; 2       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; clk_in                                                                                                                                                 ; PIN_P11        ; 373     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0] ; PLL_1          ; 66      ; 5                                    ; Global Clock         ; GCLK19           ; --                        ;
; rst_synch_logic:RSTSYNCH|synchClk                                                                                                                      ; FF_X56_Y35_N9  ; 183     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 7           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 7           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 14          ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 7           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y28_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y33_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y35_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 1,407 / 148,641 ( < 1 % ) ;
; C16 interconnects     ; 70 / 5,382 ( 1 % )        ;
; C4 interconnects      ; 938 / 106,704 ( < 1 % )   ;
; Direct links          ; 371 / 148,641 ( < 1 % )   ;
; Global clocks         ; 4 / 20 ( 20 % )           ;
; Local interconnects   ; 286 / 49,760 ( < 1 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 53 / 5,406 ( < 1 % )      ;
; R4 interconnects      ; 910 / 147,764 ( < 1 % )   ;
+-----------------------+---------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.71) ; Number of LABs  (Total = 80) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 8                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 3                            ;
; 10                                          ; 3                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 4                            ;
; 14                                          ; 8                            ;
; 15                                          ; 3                            ;
; 16                                          ; 43                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.48) ; Number of LABs  (Total = 80) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 33                           ;
; 1 Clock                            ; 43                           ;
; 1 Clock enable                     ; 26                           ;
; 1 Sync. clear                      ; 1                            ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 10                           ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.18) ; Number of LABs  (Total = 80) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 4                            ;
; 2                                            ; 4                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 3                            ;
; 15                                           ; 1                            ;
; 16                                           ; 21                           ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 2                            ;
; 24                                           ; 2                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
; 27                                           ; 2                            ;
; 28                                           ; 5                            ;
; 29                                           ; 1                            ;
; 30                                           ; 3                            ;
; 31                                           ; 2                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 10.64) ; Number of LABs  (Total = 80) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 1                            ;
; 1                                                ; 9                            ;
; 2                                                ; 1                            ;
; 3                                                ; 4                            ;
; 4                                                ; 3                            ;
; 5                                                ; 4                            ;
; 6                                                ; 3                            ;
; 7                                                ; 2                            ;
; 8                                                ; 3                            ;
; 9                                                ; 3                            ;
; 10                                               ; 3                            ;
; 11                                               ; 2                            ;
; 12                                               ; 2                            ;
; 13                                               ; 3                            ;
; 14                                               ; 6                            ;
; 15                                               ; 6                            ;
; 16                                               ; 21                           ;
; 17                                               ; 1                            ;
; 18                                               ; 0                            ;
; 19                                               ; 0                            ;
; 20                                               ; 0                            ;
; 21                                               ; 0                            ;
; 22                                               ; 1                            ;
; 23                                               ; 0                            ;
; 24                                               ; 1                            ;
; 25                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.81) ; Number of LABs  (Total = 80) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 6                            ;
; 4                                            ; 5                            ;
; 5                                            ; 0                            ;
; 6                                            ; 7                            ;
; 7                                            ; 3                            ;
; 8                                            ; 3                            ;
; 9                                            ; 2                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 3                            ;
; 13                                           ; 5                            ;
; 14                                           ; 2                            ;
; 15                                           ; 4                            ;
; 16                                           ; 5                            ;
; 17                                           ; 3                            ;
; 18                                           ; 7                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 6                            ;
; 30                                           ; 4                            ;
; 31                                           ; 2                            ;
; 32                                           ; 1                            ;
; 33                                           ; 0                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 36           ; 0            ; 36           ; 0            ; 0            ; 130       ; 36           ; 0            ; 130       ; 130       ; 0            ; 68           ; 0            ; 0            ; 64           ; 0            ; 68           ; 64           ; 0            ; 0            ; 0            ; 68           ; 0            ; 0            ; 0            ; 0            ; 0            ; 130       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 94           ; 130          ; 94           ; 130          ; 130          ; 0         ; 94           ; 130          ; 0         ; 0         ; 130          ; 62           ; 130          ; 130          ; 66           ; 130          ; 62           ; 66           ; 130          ; 130          ; 130          ; 62           ; 130          ; 130          ; 130          ; 130          ; 130          ; 0         ; 130          ; 130          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; single_step_in     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; one_step_in        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nosin[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nosin[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nosin[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nosin[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nosin[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nosin[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nosin[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; internalSource     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; strb_nos           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TRIG_OUT           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FRAME_SYNC         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SENSE1             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SENSE2             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SENSE3             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SENSE4             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_qsys_cmd_vld   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_qsys_resp_vld  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_qsys_cmd_rdy   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_enable         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_enable       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_done         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ce_out             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_data_out[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; busy               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mosi               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mosi_a             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mosi_b             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sclk               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ss_n[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[4]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[5]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[6]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[7]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[8]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[9]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[10]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[11]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[12]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; displays_7seg[13]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch_in[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch_in[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch_in[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch_in[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch_in[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch_in[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch_in[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch_in[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_strb            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selectH            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selectL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_in             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_in_L           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                             ;
+----------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                ; Destination Clock(s) ; Delay Added in ns ;
+----------------------------------------------------------------+----------------------+-------------------+
; MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[0]        ; clk_in               ; 193.3             ;
; clk_in,MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[0] ; clk_in               ; 122.5             ;
+----------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                               ; Destination Register                                                                                                          ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[4]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[4]                                                              ; 6.616             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[7]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[7]                                                              ; 6.616             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid    ; pmod_dac121S101:dac_connection|state.start                                                                                    ; 6.602             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[0]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[0]                                                              ; 5.881             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[1]                                                              ; 5.881             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[2]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[2]                                                              ; 5.881             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[9]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[9]                                                              ; 5.881             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[6]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[6]                                                              ; 5.758             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[10] ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[10]                                                             ; 5.758             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[11] ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[11]                                                             ; 5.758             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[3]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[3]                                                              ; 5.690             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[5]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[5]                                                              ; 5.690             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[8]  ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_DATA_TEMP[8]                                                              ; 5.690             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready    ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_STATE.S_WAIT_DATA                                                         ; 5.565             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_STATE.S_WAIT_COMND_DONE                                                                                                                                   ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_data_busy_int                                                             ; 4.299             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_STATE.S_WAIT_DATA                                                                                                                                         ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_data_busy_int                                                             ; 4.299             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_STATE.S_ADC_START                                                                                                                                         ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_data_busy_int                                                             ; 4.299             ;
; pmod_dac121S101:dac_connection|count[11]                                                                                                                                                                      ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[9]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[8]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[7]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[5]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[4]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[3]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[2]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[1]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[0]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[12]                                                                                                                                                                      ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[6]                                                                                                                                                                       ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|state.pause                                                                                                                                                                    ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|state.start                                                                                                                                                                    ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|spi_busy_prev                                                                                                                                                                  ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|busy                                                                                                                               ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|state.send_data                                                                                                                                                                ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|state.ready                                                                                                                                                                    ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; pmod_dac121S101:dac_connection|count[10]                                                                                                                                                                      ; pmod_dac121S101:dac_connection|state.ready                                                                                    ; 4.162             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_0_command_valid                                                                                                                                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_0_command_valid                                                           ; 4.134             ;
; pmod_dac121S101:dac_connection|busy                                                                                                                                                                           ; pmod_dac121S101:dac_connection|busy                                                                                           ; 4.126             ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_start_L_old                                                                                                                                               ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_STATE.S_WAIT_COMND_DONE                                                   ; 3.924             ;
; generator:generator_connection|counter[1]                                                                                                                                                                     ; generator:generator_connection|counter[2]                                                                                     ; 3.892             ;
; generator:generator_connection|counter[2]                                                                                                                                                                     ; generator:generator_connection|counter[2]                                                                                     ; 3.892             ;
; generator:generator_connection|counter[0]                                                                                                                                                                     ; generator:generator_connection|counter[2]                                                                                     ; 3.892             ;
; generator:generator_connection|write_address_gen[1]                                                                                                                                                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|coeffs_regs[5][0] ; 3.517             ;
; generator:generator_connection|write_address_gen[2]                                                                                                                                                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|coeffs_regs[5][0] ; 3.517             ;
; generator:generator_connection|write_address_gen[0]                                                                                                                                                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers|coeffs_regs[5][0] ; 3.517             ;
; rst_synch_logic:RSTSYNCH|synchClk                                                                                                                                                                             ; generator:generator_connection|coeffs_single_out[1]                                                                           ; 0.982             ;
; clk_div:CLKDIV|clk_in_count[23]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[22]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[21]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[20]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[19]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[18]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[17]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[16]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[15]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[14]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[13]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[12]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[11]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[10]                                                                                                                                                                               ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[9]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[8]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[7]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[6]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[5]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[3]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[2]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[0]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[4]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|clk_in_count[1]                                                                                                                                                                                ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
; clk_div:CLKDIV|int_clk                                                                                                                                                                                        ; clk_div:CLKDIV|int_clk                                                                                                        ; 0.548             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 71 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "lab2_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll7" as MAX 10 PLL type File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0] port File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[1] port File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484A7G is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484A7G is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (169124): Fitter converted 16 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ADC1IN1~ is reserved at location F5
    Info (169125): Pin ~ALTERA_ADC2IN1~ is reserved at location E4
    Info (169125): Pin ~ALTERA_ADC1IN2~ is reserved at location F4
    Info (169125): Pin ~ALTERA_ADC2IN8~ is reserved at location E3
    Info (169125): Pin ~ALTERA_ADC1IN3~ is reserved at location J8
    Info (169125): Pin ~ALTERA_ADC2IN3~ is reserved at location G4
    Info (169125): Pin ~ALTERA_ADC1IN4~ is reserved at location J9
    Info (169125): Pin ~ALTERA_ADC2IN4~ is reserved at location F3
    Info (169125): Pin ~ALTERA_ADC1IN5~ is reserved at location J4
    Info (169125): Pin ~ALTERA_ADC2IN5~ is reserved at location H4
    Info (169125): Pin ~ALTERA_ADC1IN6~ is reserved at location H3
    Info (169125): Pin ~ALTERA_ADC2IN6~ is reserved at location G3
    Info (169125): Pin ~ALTERA_ADC1IN7~ is reserved at location K5
    Info (169125): Pin ~ALTERA_ADC2IN7~ is reserved at location K4
    Info (169125): Pin ~ALTERA_ADC1IN8~ is reserved at location K6
    Info (169125): Pin ~ALTERA_ADC2IN2~ is reserved at location J3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 94 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/lab2_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[0]} {MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[1]} {MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: MY_INPUT|ADC_INPUT|ADC_INPUT|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   80.000 clk_div:CLKDIV|int_clk
    Info (332111):   20.000       clk_in
    Info (332111):   40.000 MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[0]
    Info (332111):  100.000 MY_INPUT|ADC_INPUT|ADC_INPUT|altpll_sys|sd1|pll7|clk[1]
Info (176353): Automatically promoted node clk_in~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 46
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0] (placed in counter C1 of PLL_1) File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node clk_div:CLKDIV|int_clk  File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd Line: 54
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clk_div:CLKDIV|int_clk~0 File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd Line: 54
Info (176353): Automatically promoted node rst_synch_logic:RSTSYNCH|synchClk  File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node generator:generator_connection|write_address_gen[0]~0 File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd Line: 62
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 170 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 60 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 94 (unused VREF, 2.5V VCCIO, 57 input, 37 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:25
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (11888): Total time spent on timing analysis during the Fitter is 10.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:24
Critical Warning (16248): Pin filter_in[13] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
Critical Warning (16248): Pin reg_data_out[7] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
Critical Warning (16248): Pin reg_data_out[3] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
Critical Warning (16248): Pin write_address[3] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
Critical Warning (16248): Pin coeffs_in[4] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
Critical Warning (16248): Pin switch_in[5] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
Critical Warning (16248): Pin filter_out[14] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
Info (144001): Generated suppressed messages file C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5568 megabytes
    Info: Processing ended: Fri Oct 15 17:06:53 2021
    Info: Elapsed time: 00:03:23
    Info: Total CPU time (on all processors): 00:01:55


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.fit.smsg.


