<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">

<import file="gen_copyright.xml"/>
<import file="gen_chipsets.xml"/>
<import file="gen_render.xml"/>

<bitset name="gen_idrt_dispatch" inline="yes" varset="gen">
	<bitfield pos="20" name="THREAD_PREEMPTION_DISABLE" variants="GEN8-"/>
	<bitfield pos="19" name="DENORM" variants="GEN8-">
		<value value="0x0" name="FTZ"/>
		<value value="0x1" name="RET"/>
	</bitfield>

	<bitfield pos="18" name="SPF"/>
	<bitfield pos="17" name="PRIORITY_HIGH"/>
	<bitfield pos="16" name="FP_MODE_ALT"/>
	<bitfield pos="13" name="ILLEGAL_CODE_EXCEPTION"/>
	<bitfield pos="11" name="MASK_STACK_EXCEPTION"/>
	<bitfield pos="7" name="SOFTWARE_EXCEPTION"/>
</bitset>

<enum name="gen_idrt_rounding_mode" inline="yes" varset="gen">
	<value value="0x0" name="RTNE"/>
	<value value="0x1" name="RU"/>
	<value value="0x2" name="RD"/>
	<value value="0x3" name="RTZ"/>
</enum>

<domain name="INTERFACE_DESCRIPTOR_DATA" width="32" size="8" bare="yes" prefix="gen">
	<stripe variants="GEN6-GEN75">
		<reg32 name="IDRT_DW0_KERNEL" type="gen_64b_aligned_addr" offset="0"/>
		<reg32 name="IDRT_DW1" type="gen_idrt_dispatch" offset="1"/>
		<reg32 name="IDRT_DW2_SAMPLER" type="gen_32b_aligned_addr" offset="2">
			<bitfield high="4" low="2" type="uint" name="COUNT"/>
		</reg32>
		<reg32 name="IDRT_DW3_BINDING_TABLE" offset="3">
			<bitfield high="31" low="5" shr="5" name="ADDR" variants="GEN6"/>
			<!-- 11 bits only -->
			<bitfield high="15" low="5" shr="5" name="ADDR" variants="GEN7-"/>
			<bitfield high="4" low="0" type="uint" name="SIZE"/>
		</reg32>
		<reg32 name="IDRT_DW4_CURBE" offset="4">
			<bitfield high="31" low="16" type="uint" name="READ_LEN"/>
			<bitfield high="15" low="0" type="uint" name="READ_OFFSET" variants="GEN6-GEN7"/>
		</reg32>

		<reg32 name="IDRT_DW5" offset="5" variants="GEN6">
			<bitfield high="3" low="0" type="uint" name="BARRIER_ID"/>
		</reg32>
		<reg32 name="IDRT_DW5" offset="5" variants="GEN7-">
			<bitfield high="31" low="24" type="uint" name="BARRIER_RETURN_GRF" variants="GEN7"/>
			<bitfield high="23" low="22" type="gen_idrt_rounding_mode" name="ROUNDING_MODE"/>
			<bitfield pos="21" name="BARRIER_ENABLE"/>
			<bitfield high="20" low="16" type="uint" name="SLM_SIZE"/>
			<bitfield high="15" low="8" name="BARRIER_RETURN_BYTE" variants="GEN7"/>
			<!-- appear to be available since Gen7, not Gen7.5 -->
			<bitfield high="7" low="0" name="THREAD_GROUP_SIZE" type="uint" variants="GEN7-"/>
		</reg32>

		<reg32 name="IDRT_DW6" offset="6">
			<bitfield high="7" low="0" name="CROSS_THREAD_CURBE_READ_LEN" type="uint" variants="GEN75-"/>
		</reg32>
		<reg32 name="IDRT_DW7" offset="7"/>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="IDRT_DW0_KERNEL" type="gen_64b_aligned_addr" offset="0"/>
		<reg32 name="IDRT_DW1_KERNEL_HI" offset="1"/>
		<reg32 name="IDRT_DW2" type="gen_idrt_dispatch" offset="2"/>
		<reg32 name="IDRT_DW3_SAMPLER" type="gen_32b_aligned_addr" offset="3">
			<bitfield high="4" low="2" type="uint" name="COUNT"/>
		</reg32>
		<reg32 name="IDRT_DW4_BINDING_TABLE" offset="4">
			<bitfield high="15" low="5" shr="5" name="ADDR"/>
			<bitfield high="4" low="0" type="uint" name="SIZE"/>
		</reg32>
		<reg32 name="IDRT_DW5_CURBE" offset="5">
			<bitfield high="31" low="16" type="uint" name="READ_LEN"/>
		</reg32>
		<reg32 name="IDRT_DW6" offset="6">
			<bitfield high="23" low="22" type="gen_idrt_rounding_mode" name="ROUNDING_MODE"/>
			<bitfield pos="21" name="BARRIER_ENABLE"/>
			<bitfield high="20" low="16" type="uint" name="SLM_SIZE"/>
			<bitfield high="7" low="0" name="THREAD_GROUP_SIZE" type="uint"/>
		</reg32>
		<reg32 name="IDRT_DW7" offset="7">
			<bitfield high="7" low="0" name="CROSS_THREAD_CURBE_READ_LEN" type="uint" variants="GEN75-"/>
		</reg32>
	</stripe>
</domain>

<domain name="MEDIA_VFE_STATE" width="32" size="9" bare="yes" prefix="gen">
	<stripe variants="GEN6-GEN75">
		<reg32 name="VFE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="VFE_DW1_SCRATCH" type="gen_1kb_aligned_addr" offset="1">
			<bitfield high="7" low="4" type="uint" name="STACK_SIZE" variants="GEN6 GEN75-"/>
			<bitfield high="3" low="0" type="uint" name="SPACE_PER_THREAD"/>
		</reg32>
		<reg32 name="VFE_DW2" offset="2">
			<bitfield high="31" low="16" type="uint" name="MAX_THREADS"/>
			<bitfield high="15" low="8" type="uint" name="URB_ENTRY_COUNT"/>
			<bitfield pos="7" name="RESET_GATEWAY_TIMER"/>
			<bitfield pos="6" name="BYPASS_GATEWAY_CONTROL"/>
			<bitfield pos="5" name="FAST_PREEMPT" variants="GEN6"/>
			<bitfield high="4" low="3" name="GATEWAY_MMIO" variants="GEN7">
				<value value="0x0" name="NONE"/>
				<value value="0x2" name="ANY"/>
			</bitfield>
			<!-- appear to be available since Gen7, not Gen7.5 -->
			<bitfield pos="2" name="GPGPU_MODE" variants="GEN7-"/>
		</reg32>
		<reg32 name="VFE_DW3" offset="3">
			<bitfield high="1" low="0" name="HALF_SLICE_DISABLE" variants="GEN75-">
				<value value="0x0" name="NONE"/>
				<value value="0x1" name="23"/>
				<value value="0x3" name="123"/>
			</bitfield>
		</reg32>
		<reg32 name="VFE_DW4" offset="4">
			<bitfield high="31" low="16" type="uint" name="URB_ENTRY_SIZE"/>
			<bitfield high="15" low="0" type="uint" name="CURBE_SIZE"/>
		</reg32>
		<reg32 name="VFE_DW5" offset="5">
			<bitfield pos="31" name="SCOREBOARD_ENABLE"/>
			<bitfield pos="30" name="SCOREBOARD_TYPE">
				<value value="0x0" name="STALLING"/>
				<value value="0x1" name="NON_STALLING"/>
			</bitfield>
			<bitfield high="7" low="0" name="SCOREBOARD_MASK"/>
		</reg32>
		<reg32 name="VFE_DW_SCOREBOARD_DELTAS" offset="6" length="2"/>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="VFE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="VFE_DW1_SCRATCH" type="gen_1kb_aligned_addr" offset="1">
			<bitfield high="7" low="4" type="uint" name="STACK_SIZE"/>
			<bitfield high="3" low="0" type="uint" name="SPACE_PER_THREAD"/>
		</reg32>
		<reg32 name="VFE_DW2_SCRATCH_HI" offset="2"/>
		<reg32 name="VFE_DW3" offset="3">
			<bitfield high="31" low="16" type="uint" name="MAX_THREADS"/>
			<bitfield high="15" low="8" type="uint" name="URB_ENTRY_COUNT"/>
			<bitfield pos="7" name="RESET_GATEWAY_TIMER"/>
			<bitfield pos="6" name="BYPASS_GATEWAY_CONTROL"/>
		</reg32>
		<reg32 name="VFE_DW4" offset="4">
			<bitfield high="1" low="0" name="HALF_SLICE_DISABLE">
				<value value="0x0" name="NONE"/>
				<value value="0x1" name="23"/>
				<value value="0x3" name="123"/>
			</bitfield>
		</reg32>
		<reg32 name="VFE_DW5" offset="5">
			<bitfield high="31" low="16" type="uint" name="URB_ENTRY_SIZE"/>
			<bitfield high="15" low="0" type="uint" name="CURBE_SIZE"/>
		</reg32>
		<reg32 name="VFE_DW6" offset="6">
			<bitfield pos="31" name="SCOREBOARD_ENABLE"/>
			<bitfield pos="30" name="SCOREBOARD_TYPE">
				<value value="0x0" name="STALLING"/>
				<value value="0x1" name="NON_STALLING"/>
			</bitfield>
			<bitfield high="7" low="0" name="SCOREBOARD_MASK"/>
		</reg32>
		<reg32 name="VFE_DW_SCOREBOARD_DELTAS" offset="7" length="2"/>
	</stripe>
</domain>

<domain name="MEDIA_CURBE_LOAD" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="CURBE_LOAD_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="CURBE_LOAD_DW1" offset="1"/>
		<reg32 name="CURBE_LOAD_DW2" offset="2">
			<bitfield high="16" low="0" type="uint" name="LEN"/>
		</reg32>
		<reg32 name="CURBE_LOAD_DW3" type="gen_32b_aligned_addr" offset="3"/>
	</stripe>
</domain>

<domain name="MEDIA_INTERFACE_DESCRIPTOR_LOAD" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="IDRT_LOAD_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="IDRT_LOAD_DW1" offset="1"/>
		<reg32 name="IDRT_LOAD_DW2" offset="2">
			<bitfield high="16" low="0" type="uint" name="LEN"/>
		</reg32>
		<reg32 name="IDRT_LOAD_DW3" type="gen_32b_aligned_addr" offset="3"/>
	</stripe>
</domain>

<domain name="MEDIA_STATE_FLUSH" width="32" size="2" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="MEDIA_FLUSH_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="MEDIA_FLUSH_DW1" offset="1" variants="GEN6">
			<bitfield high="23" low="16" type="uint" name="THREAD_COUNT_WATERMARK"/>
			<bitfield high="15" low="0" name="BARRIER_MASK"/>
		</reg32>
		<reg32 name="MEDIA_FLUSH_DW1" offset="1" variants="GEN7-">
			<bitfield pos="8" name="DISABLE_PREEMPTION"/>
			<bitfield pos="7" name="FLUSH_TO_GO" variants="GEN75-"/>
			<bitfield pos="6" name="WATERMARK_REQUIRED"/>
			<bitfield high="5" low="0" name="IDRT_OFFSET"/>
		</reg32>
	</stripe>
</domain>

<domain name="GPGPU_WALKER" width="32" size="15" bare="yes" prefix="gen" variants="GEN7-">
	<stripe variants="GEN7-GEN75">
		<reg32 name="GPGPU_DW0" offset="0" type="gen_render_header">
			<bitfield pos="10" name="INDIRECT_PARAM_ENABLE"/>
			<bitfield pos="8" name="PREDICATE_ENABLE"/>
		</reg32>
		<reg32 name="GPGPU_DW1" offset="1">
			<bitfield high="5" low="0" name="IDRT_OFFSET"/>
		</reg32>
		<reg32 name="GPGPU_DW2" offset="2">
			<bitfield high="31" low="30" name="SIMD_SIZE">
				<value value="0x0" name="SIMD8"/>
				<value value="0x1" name="SIMD16"/>
				<value value="0x2" name="SIMD32"/>
			</bitfield>
			<bitfield high="21" low="16" type="uint" name="THREAD_MAX_Z"/>
			<bitfield high="13" low="8" type="uint" name="THREAD_MAX_Y"/>
			<bitfield high="5" low="0" type="uint" name="THREAD_MAX_X"/>
		</reg32>
		<reg32 name="GPGPU_DW3_THREAD_GROUP_STARTING_X" offset="3"/>
		<reg32 name="GPGPU_DW4_THREAD_GROUP_DIM_X" offset="4"/>
		<reg32 name="GPGPU_DW5_THREAD_GROUP_STARTING_Y" offset="5"/>
		<reg32 name="GPGPU_DW6_THREAD_GROUP_DIM_Y" offset="6"/>
		<reg32 name="GPGPU_DW7_THREAD_GROUP_STARTING_Z" offset="7"/>
		<reg32 name="GPGPU_DW8_THREAD_GROUP_DIM_Z" offset="8"/>
		<reg32 name="GPGPU_DW9_RIGHT_EXEC_MASK" offset="9"/>
		<reg32 name="GPGPU_DW10_BOTTOM_EXEC_MASK" offset="10"/>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="GPGPU_DW0" offset="0" type="gen_render_header">
			<bitfield pos="10" name="INDIRECT_PARAM_ENABLE"/>
			<bitfield pos="8" name="PREDICATE_ENABLE"/>
		</reg32>
		<reg32 name="GPGPU_DW1" offset="1">
			<bitfield high="5" low="0" name="IDRT_OFFSET"/>
		</reg32>
		<reg32 name="GPGPU_DW2_INDIRECT_LEN" offset="2"/>
		<reg32 name="GPGPU_DW3_INDIRECT" type="gen_32b_aligned_addr" offset="3"/>
		<reg32 name="GPGPU_DW4" offset="4">
			<bitfield high="31" low="30" name="SIMD_SIZE">
				<value value="0x0" name="SIMD8"/>
				<value value="0x1" name="SIMD16"/>
				<value value="0x2" name="SIMD32"/>
			</bitfield>
			<bitfield high="21" low="16" type="uint" name="THREAD_MAX_Z"/>
			<bitfield high="13" low="8" type="uint" name="THREAD_MAX_Y"/>
			<bitfield high="5" low="0" type="uint" name="THREAD_MAX_X"/>
		</reg32>
		<reg32 name="GPGPU_DW5" offset="5"/>
		<reg32 name="GPGPU_DW6_THREAD_GROUP_STARTING_X" offset="6"/>
		<reg32 name="GPGPU_DW7_THREAD_GROUP_DIM_X" offset="7"/>
		<reg32 name="GPGPU_DW8" offset="8"/>
		<reg32 name="GPGPU_DW9_THREAD_GROUP_STARTING_Y" offset="9"/>
		<reg32 name="GPGPU_DW10_THREAD_GROUP_DIM_Y" offset="10"/>
		<reg32 name="GPGPU_DW11_THREAD_GROUP_STARTING_Z" offset="11"/>
		<reg32 name="GPGPU_DW12_THREAD_GROUP_DIM_Z" offset="12"/>
		<reg32 name="GPGPU_DW13_RIGHT_EXEC_MASK" offset="13"/>
		<reg32 name="GPGPU_DW14_BOTTOM_EXEC_MASK" offset="14"/>
	</stripe>
</domain>

</database>
