// Seed: 274275936
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  wire id_4;
  assign id_3[1] = id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    output tri   id_2,
    input  tri   id_3,
    input  tri   id_4,
    output uwire id_5,
    output tri1  id_6
    , id_11,
    input  wor   id_7,
    output tri1  id_8,
    output tri1  id_9
);
  wire id_12;
  module_0(
      id_11, id_11
  );
endmodule
