<div><span>Q1</span> - A DMA module is transferring bytes to memory using cycle stealing mode from a device transmitting at 16 KB/s. The processor is fetching instructions at the rate of 1 MB/s. The percentage by which the processor will be slowed down due to the DMA activity is ______<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q2</span> - 16kB cache with line size 64B uses 4 – way set associative mapping. Main memory is 8 MB and byte addressable. The size of extra space needed for storing tag information in bytes is _________<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q3</span> - A processor is having an instruction which can move a string of Bytes from one memory location to another. The fetching and decoding of the instruction takes 10 clock cycles.

To transfer each Byte instruction takes 20 clock cycles. The processor is clocked at a rate of 10 Ghz. If the instruction can transfer a string of 64 Bytes then to execute the instruction,  time required is ________ns<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q4</span> - <p>Consider a computer system that has a cache with 512 blocks, each of which can store 32 bytes of data. All addresses are byte addresses.Then to which cache line will the memory address OXFBFC map to if the cache is direct mapped and 8 way set-associative, respectively?</p>

<ol style="list-style-type:upper-alpha">
	<li>DBA, 3C</li>
	<li>1DA, 1D</li>
	<li>1DF, 1F</li>
	<li>1CF, 3E</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q5</span> - <p>Using Booth’s algorithm for multiplication the multiplier (- 37) will be recorded as:</p>

<ol style="list-style-type:upper-alpha">
	<li>nbsp;-1 +1 0 -1 +1 0 -1</li>
	<li>0    nbsp;+1 0 -1 +1 0 -1</li>
	<li>– 1    nbsp;0    nbsp;+1 -1 +1 0 -1</li>
	<li>+1  0 &nbsp; 0    nbsp;-1    nbsp;+1 0 -1</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q6</span> - <p>   nbsp;We want to represent the decimal   nbsp;number “1000” in one’s complement, two’s complement and sign magnitude representations, respectively, which option   nbsp;correctly represent it?</p>

<ol style="list-style-type:upper-alpha">
	<li>-7,+8,-0</li>
	<li>-7,-8,0</li>
	<li>-7,-8,-0</li>
	<li>+7,+8,-0</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q7</span> - A system is having 4 way set associative cache of 256 KB. The cache line size is 8 words and each word has 32 bits. Suppose memory addresses are 64 bits long. Then number of bits required for the index field of the cache memory is _______<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q8</span> - <p>A two-dimensional array int a [32] [32] where each element takes 2 byte, cache size 2^12   nbsp; bytes and line size is 2^6   nbsp; bytes.   nbsp;The following program segment is stored in the direct mapped cache.</p>

<pre class="prettyprint lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">
for ( i= 1; i   lt;= 32; ++ i)
for (j= 0; j   lt;= 31; ++ j)
a[i][ j] = 0</pre>

<p>If initially cache is empty then total number of compulsory cache miss for storing above array is ________</p><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q9</span> - <p>A two word instruction is stored in memory at an address designated by symbol S. The address field of the instruction (stored at S+1) is designated by symbol K.   nbsp;The operand used during the execution of the instruction is stored at an address symbolized by the P.   nbsp;Which of the following is/are correct if the addressing mode used is the relative addressing mode?</p>

<ol style="list-style-type:upper-alpha">
	<li>P = M[ M[S] ] + K</li>
	<li>P = M[K+1] + S</li>
	<li>P = M [S   nbsp;] + (K + 2)</li>
	<li>P = (S + 2) + M [ K ]</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q10</span> - Consider the following Program segment for a CPU having three Registers R1 ,R2 ,R3.

[   Instruction     Operation   Instruction;                             Size In Words;  MOV  R1, 500    R1 ← [500]             2;   MUL  R3, R1 R3 ← R3 ^* R1             1;   ADD  R2, R1    R2 ← R2+R1             1;  MOV  500, R3   m[500] ← R3             2;          HALT Machine Halts             1;               ]         

Consider that the memory is byte addressable with word size 16 bits and the program has been loaded starting from memory location 500. If an interrupt occurs while the Add instruction is getting executing by the CPU, then the return address saved onto the stack will be _________<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q11</span> - A control unit has control signals which can be divided into 5 mutually exclusive groups of 30, 70, 12, 25 and 23 control signals respectively. The number of bits that are saved using vertical micro-programming over horizontal programming is ___________<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q12</span> - <p>A 4 way set associative cache with a   nbsp;size of 32 KB has   nbsp;line size 16 Bytes. There is a   nbsp;Byte addressable   nbsp;main memory with a size of 256 MB, then which of   nbsp;the following Main Memory block is mapped on to the set '0' of Cache Memory?</p>

<ol style="list-style-type:upper-alpha">
	<li>(FCEE90B)16</li>
	<li>(FECF10C)16</li>
	<li>(CFEE09B)16</li>
	<li>(CDDE00B)16</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q13</span> - <p>What is the total number of Read after Write (RAW), Write after Read (WAR) and Write after Write (WAW) dependencies, respectively in the following assembly program?</p>

<p>[     Add  R5, R0, R1;      amp; R5 ← R0+R1;     Sub  R0, R2, R5;       amp; R0 ← R2 –              nbsp;R5;     MUL  R3, R2, R0;   amp; R3 ← R2 ^* R0;      OR  R5, R0, R4; amp; R5 ← R0  or  R4;        Store  R6,  U          amp; U ← R6;                      ]</p>

<ol style="list-style-type:upper-alpha">
	<li>2,1,3</li>
	<li>3,1,2</li>
	<li>1,2,3</li>
	<li>3,2,1</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q14</span> - <p>Match the following:</p>

<p>[                                                      nbsp;(i)           amp; Base addressing                       amp; (p)                  amp; Pointers;                           (ii)        amp; Indexed addressing                       amp; (q)                     amp; Loops;                          (iii)       amp; Indirect addressing                       amp; (r)      amp; Position independent;                           (iv) amp; Auto increment addressing                       amp; (s)                     amp; Array;                                ]</p>

<ol style="list-style-type:upper-alpha" type="A">
	<li>i-p, ii-q, iii-r, iv-s</li>
	<li>i-r, ii-s, iii-q, iv-p</li>
	<li>i-r, ii-s, iii-p, iv-q</li>
	<li>i-r, ii-p, iii-s, iv-q</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q15</span> - <p>Consider a 2 –   nbsp;way set associative cache memory with 4 sets and total 8 cache blocks (0 – 7). Main memory has 64 blocks (0 - 63). If LRU policy is used for replacement and cache is initially empty then total number of conflict cache misses for the following sequence of memory block references is:</p>

<p>0 &nbsp; 5 &nbsp; 9 &nbsp; 13 &nbsp; 7 &nbsp; 0 &nbsp;15 &nbsp; 25</p>

<ol style="list-style-type:upper-alpha">
	<li>2</li>
	<li>3</li>
	<li>0</li>
	<li>1</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q16</span> - <p>Consider the following statements about the Locality of Reference principle used in the computer memory systems.</p>

<ol start="1" style="list-style-type:upper-roman">
	<li>The principal states that an already accessed memory location is accessed further again and it is also more likely that adjacent memory locations will also be accessed.</li>
	<li>The principle states that memory can be accessed simultaneously and in parallel on the basis of data content rather than by specific address or location.</li>
	<li>This principle help to reduce the average access time, and increase cache memory hits.</li>
</ol>

<p>Which of the above statements is/are TRUE?</p>

<ol start="1" style="list-style-type:upper-alpha">
	<li>I only</li>
	<li>II only</li>
	<li>II and III only</li>
	<li>I and III only</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q17</span> - Consider a pipelined system with these 4 phases:

FI –  Fetch instruction
DA – Decode and calculate address
FO – Fetch Operand
EX-  Execute instruction

Each phase requires one clock cycle. There were four instructions in the following program:

[      Load  R1      ← M[312];       ADD  R2 ← R1 + M[313];       INC  R3        ← R2+1; Store  M[314]          ← R3;               ]

If there exists pipeline hazards , then the number of clock cycles required to complete the above program  is _________<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q18</span> - <p>Match the pairs about implementation and addressing modes:</p>

<p>[                                                amp; Group A                          amp;                  amp; Group B;                            A.                    amp; Array                       amp; I.      amp; Indirect Addressing;                            B.        amp; Re-locatable code                      amp; II.       amp; Indexed Addressing;                                                     nbsp;C.       amp; Array as parameter                     amp; III. amp; Base Register Addressing;                               ]</p>

<ol style="list-style-type:upper-alpha" type="A">
	<li>(A-I), (B-III), (C-II)</li>
	<li>(A-III), (B-I), (C-II)</li>
	<li>(A-III), (B-II), (C-I)</li>
	<li>(A-II), (B-III), (C-I)</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q19</span> - <p>Consider the following two   nbsp;types of Cache   nbsp;Designs :   nbsp;</p>

<ul>
	<li>Cache 1: It is a direct-mapped cache with   nbsp;eight 1 – word cache lines. The miss penalty is 8 clock cycles.</li>
	<li>Cache 2 :    nbsp;It is a two-way associative cache with 1 – word cache lines. It can store the same total number of items as Cache 1, but Least-recently-used is utilized to determine which items should be removed from the cache. The miss penalty is 10 clock cycles.</li>
</ul>

<p>Suppose there are   nbsp;eight memory references like   nbsp; 0,  3,  14,  11,  4,  11,  8,  0</p>

<p>If the caches being   nbsp;empty at beginning then how much time will these designs spend on cache miss penalties   nbsp;?   nbsp;</p>

<ol style="list-style-type:upper-alpha">
	<li>Cache 1 spends 48 cycles and Cache 2 spends 70 cycles</li>
	<li>Cache 1 spends 64 cycles and Cache 2 spends 80 cycles</li>
	<li>Cache 1 spends 56 cycles and Cache 2 spends 60 cycles</li>
	<li>Cache 1 spends 56 cycles and Cache 2 spends 70 cycles</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q20</span> - <p>Suppose there are m instructions to be executed in a program. p    nbsp;is the probability that an instruction is a   nbsp;conditional branch instruction, and q is the probability of a successful branch. Assume the average number of instructions completed in a simple pipelined processor is 1 and a   nbsp;branch instruction   nbsp;takes n clock cycles.<br>
<br>
What should be the average CPI for the given program?</p>

<ol style="list-style-type:upper-alpha">
	<li>   nbsp; 1</li>
	<li>   nbsp; pq (mn -1) + p( 1- q) mn</li>
	<li>   nbsp; 1 +pq (   nbsp;n - 1)</li>
	<li>   nbsp;    nbsp;p - pq</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q21</span> - Consider a 5 stage instruction pipeline which can implement the 4 instructions I1,  I2,  I3,  I4. Below table gives the number of clocks required per instruction per stage.

[    S1 S2 S3 S4 S5; I1  3  1  2  1  2; I2  1  3  1  3  2; I3  1  1  1  1  2; I4  2  1  2  1  1;    ]

The speed up of the pipeline is approximately  ________<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q22</span> - Suppose that a direct-mapped cache has 2^10 cache lines, with 2^4 bytes of data per cache line. If the cache is used to store blocks for a byte addressable  memory of size  2^30 bytes, then number of bytes of space will be required for storing the tags is ________ (put the integer value)<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q23</span> - Consider a two level memory hierarchy having only one level cache and main memory. Cache and Main memory access times are 20 ns and 120 ns/word respectively. The size of cache block is 4 words .

If main memory is referenced 40 % of the times, then average access time is _______ ns<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q24</span> - <p>A byte addressable computer can support maximum of 2^i KB memory and has 2^j instructions. An instruction involving 2 operands and 1 operator needs how many bits ?</p>

<ol style="list-style-type:upper-alpha">
	<li>3i</li>
	<li>2i + j</li>
	<li>2i + j + 20</li>
	<li>i + j</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q25</span> - Suppose there are 500 memory references in which 50 misses in the 1st level cache and 20 misses in the 2nd level cache . Let the miss penalty from L2 cache to memory is 100 cycles.

Hit time in L2 cache is 20 cycles and hit time in L1 cache is 10 cycles. If there are 2.5 memory reference/instruction , average number of stall cycles per instruction will be __________<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q26</span> - <p>Which of the following statements is/are correct about   nbsp;hazards?</p>

<ol style="list-style-type:upper-roman">
	<li>One way to implement branch prediction is to store the result of a branch condition in a branch target buffer to help guide instruction pre-fetching if the branch is encountered again later.</li>
	<li>If a multi-cycle, pipelined processor has N pipeline stages, then structural hazards can be avoided completely if at least N registers are available.</li>
	<li>Delayed control transfer involves starting the execution of the instruction after a branch or control instruction, regardless of whether the branch is taken.</li>
</ol>

<ol start="1" style="list-style-type:upper-alpha">
	<li>III only   nbsp;</li>
	<li>II and III only</li>
	<li>I   nbsp;and III only</li>
	<li>I, II, and III</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q27</span> - Consider a memory hierarchy system consisting of two levels. The access time of level 1 is 2 ns. The miss penalty (The time to get data from level 2, in case of miss) is 100 ns.

If the average memory access time is 5 ns, then in order to reduce the average access time to 40 %,  the probability that valid data found in level 1 is ___________  %<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q28</span> - <p>Consider the following Micro-operations:</p>

<p>[                                nbsp;MAR amp; ← IR [address];                 MBR        amp; ←Memory;        IR [address]  amp; ←MBR[address];                     ]</p>

<ul>
	<li>IR  [ address]   nbsp;= The address field of the instruction .</li>
	<li>MAR  = Memory Address Register</li>
	<li>MBR = Memory Buffer Register</li>
</ul>

<p>The given   nbsp;micro-operations describes :</p>

<ol style="list-style-type:upper-alpha">
	<li>Interrupt Cycle</li>
	<li>Fetch Cycle</li>
	<li>Execute Cycle</li>
	<li>Indirect Cycle</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q29</span> - <p>Suppose in a system we store data using arrays, we have 2 arrays A1 and A2.    nbsp;Array A1 contains 256 elements of size 4 bytes each. The first element is stored at physical address 4096. Another array A2 contains 512 elements of size 4 bytes each,    nbsp;stored from physical address location 8192.</p>

<p>Assume that only arrays A1 and A2 can be cached in an initially empty, physically addressed, physically tagged, direct mapped cache whose size is 2 KB with 8 byte block size. Now we run below loop in the system:</p>

<pre class="prettyprint lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">
for( p=0; p   lt;256; p++)

A[p] = A[p] + B[2*p]
</pre>

<p>If the cache use write back policy, the number of bytes that will be written to memory during execution of the loop is :</p>

<ol style="list-style-type:upper-alpha">
	<li>256</li>
	<li>1</li>
	<li>0</li>
	<li>2048</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q30</span> - Consider a hypothetical processor that supports two address, one address and zero address instructions. It has a 256 word memory, and a 20 bit instruction is placed in 1 word of memory (memory is word addressable). Given that there exist 8 two address instructions and 1984 one address instructions. The total number of zero address instructions formulated is ________ (put in integers only)<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div>
      <script>
      let q = [{'contents': '', 'post_id': '131006', 'text': 'A DMA module is transferring bytes to memory using cycle stealing mode from a device transmitting at $16$ KB/s. The processor is fetching instructions at the rate of $1$ MB/s. The percentage by which the processor will be slowed down due to the DMA activity is ______', 'type': 'Numerical', 'answer': '1.60', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,dma', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131008', 'text': '$16$kB cache with line size $64$B uses $4$ – way set associative mapping. Main memory is $8$ MB and byte addressable. The size of extra space needed for storing tag information in bytes is _________', 'type': 'Numerical', 'answer': '352', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131010', 'text': 'A processor is having an instruction which can move a string of Bytes from one memory location to another. The fetching and decoding of the instruction takes $10$ clock cycles.\n\nTo transfer each Byte instruction takes $20$ clock cycles. The processor is clocked at a rate of $10$ Ghz. If the instruction can transfer a string of $64$ Bytes then to execute the instruction,  time required is ________ns', 'type': 'Numerical', 'answer': '129', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,computer-architecture,machine-instruction', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131012', 'text': '<p>Consider a computer system that has a cache with $512$ blocks, each of which can store $32$ bytes of data. All addresses are byte addresses.Then to which cache line will the memory address OXFBFC map to if the cache is direct mapped and $8$ way set-associative, respectively?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{DBA, 3C}$</li>\n\t<li>$\\text{1DA, 1D}$</li>\n\t<li>$\\text{1DF, 1F}$</li>\n\t<li>$\\text{1CF, 3E}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131013', 'text': '<p>Using Booth’s algorithm for multiplication the multiplier $(- 37)$ will be recorded as:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$&nbsp;-1 +1 0 -1 +1 0 -1$</li>\n\t<li>$0 &nbsp;+1 0 -1 +1 0 -1$</li>\n\t<li>$ – 1 &nbsp;0 &nbsp;+1 -1 +1 0 -1$</li>\n\t<li>$+1 \\ 0 \\&nbsp; 0 &nbsp;-1 &nbsp;+1 0 -1$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,booths-algorithm', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131014', 'text': '<p>&nbsp;We want to represent the decimal&nbsp;number $“1000”$ in one’s complement, two’s complement and sign magnitude representations, respectively, which option&nbsp;correctly represent it?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$-7,+8,-0$</li>\n\t<li>$-7,-8,0$</li>\n\t<li>$-7,-8,-0$</li>\n\t<li>$+7,+8,-0$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,digital-logic,number-system', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131015', 'text': 'A system is having $4$ way set associative cache of $256$ KB. The cache line size is $8$ words and each word has $32$ bits. Suppose memory addresses are $64$ bits long. Then number of bits required for the index field of the cache memory is _______', 'type': 'Numerical', 'answer': '11', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131016', 'text': '<p>A two-dimensional array int $a [32] [32]$ where each element takes $2$ byte, cache size $2^{12}$&nbsp; bytes and line size is $2^6$&nbsp; bytes.&nbsp;The following program segment is stored in the direct mapped cache.</p>\n\n<pre class="prettyprint lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nfor ( i= 1; i&lt;= 32; ++ i)\nfor (j= 0; j&lt;= 31; ++ j)\na[i][ j] = 0</pre>\n\n<p>If initially cache is empty then total number of compulsory cache miss for storing above array is ________</p>', 'type': 'Numerical', 'answer': '32', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131017', 'text': '<p>A two word instruction is stored in memory at an address designated by symbol $S$. The address field of the instruction (stored at $S+1$) is designated by symbol K.&nbsp;The operand used during the execution of the instruction is stored at an address symbolized by the $P$.&nbsp;Which of the following is/are correct if the addressing mode used is the relative addressing mode?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$P = M[ M[S] ] + K$</li>\n\t<li>$P = M[K+1] + S$</li>\n\t<li>$P = M [S&nbsp;] + (K + 2)$</li>\n\t<li>$P = (S + 2) + M [ K ]$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,addressing-modes', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131018', 'text': 'Consider the following Program segment for a CPU having three Registers $R1 ,R2 ,R3$.\n\n$\\begin{array}{|l|l|l|} \\hline \\text{Instruction} & \\text{Operation} & \\text{Instruction} \\\\ {} & {} & \\text{Size In Words} \\\\ \\hline \\text{MOV } R1, 500 & R1 \\leftarrow [500] & 2 \\\\ \\hline \\text{MUL } R3, R1 & R3 \\leftarrow R3 ^* R1 & 1 \\\\ \\hline \\text{ADD } R2, R1 & R2 \\leftarrow R2+R1 & 1 \\\\ \\hline \\text{MOV } 500, R3 & m[500] \\leftarrow R3 & 2 \\\\ \\hline \\text{HALT} & \\text{Machine Halts} & 1 \\\\ \\hline \\end{array}$         \n\nConsider that the memory is byte addressable with word size $16$ bits and the program has been loaded starting from memory location $500$. If an interrupt occurs while the Add instruction is getting executing by the CPU, then the return address saved onto the stack will be _________', 'type': 'Numerical', 'answer': '508', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,computer-architecture,machine-instruction', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131019', 'text': 'A control unit has control signals which can be divided into $5$ mutually exclusive groups of $30, 70, 12, 25$ and $23$ control signals respectively. The number of bits that are saved using vertical micro-programming over horizontal programming is ___________', 'type': 'Numerical', 'answer': '134', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,microprogramming,horizontal-microprogramming', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131020', 'text': '<p>A $4$ way set associative cache with a&nbsp;size of $32$ KB has&nbsp;line size $16$ Bytes. There is a&nbsp;Byte addressable&nbsp;main memory with a size of $256$ MB, then which of&nbsp;the following Main Memory block is mapped on to the set $\'0\'$ of Cache Memory?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$(FCEE90B)16$</li>\n\t<li>$(FECF10C)16$</li>\n\t<li>$(CFEE09B)16$</li>\n\t<li>$(CDDE00B)16$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131021', 'text': '<p>What is the total number of Read after Write (RAW), Write after Read (WAR) and Write after Write (WAW) dependencies, respectively in the following assembly program?</p>\n\n<p>$\\begin{array}{|l|l|l|} \\hline \\text{Add } R5, R0, R1; &amp; R5 \\leftarrow R0+R1 \\\\ \\hline \\text{Sub } R0, R2, R5; &amp; R0 \\leftarrow R2 –&nbsp;R5 \\\\ \\hline \\text{MUL } R3, R2, R0; &amp; R3 \\leftarrow R2 ^* R0 \\\\ \\hline \\text{OR } R5, R0, R4; &amp; R5 \\leftarrow R0 \\text{ or } R4 \\\\ \\hline \\text{Store } R6, \\ U &amp; U \\leftarrow R6 \\\\ \\hline \\end{array}$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$2,1,3$</li>\n\t<li>$3,1,2$</li>\n\t<li>$1,2,3$</li>\n\t<li>$3,2,1$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,pipelining,co-and-architecture,data-hazards', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131022', 'text': '<p>Match the following:</p>\n\n<p>$\\begin{array}{|l|l|l|l|} \\hline&nbsp;(i) &amp; \\text{Base addressing} &amp; (p) &amp; \\text{Pointers} \\\\ \\hline (ii) &amp; \\text{Indexed addressing} &amp; (q) &amp; \\text{Loops} \\\\ \\hline (iii) &amp; \\text{Indirect addressing} &amp; (r) &amp; \\text{Position independent} \\\\ \\hline (iv) &amp; \\text{Auto increment addressing} &amp; (s) &amp; \\text{Array} \\\\ \\hline \\end{array}$</p>\n\n<ol style="list-style-type:upper-alpha" type="A">\n\t<li>i-p, ii-q, iii-r, iv-s</li>\n\t<li>i-r, ii-s, iii-q, iv-p</li>\n\t<li>i-r, ii-s, iii-p, iv-q</li>\n\t<li>i-r, ii-p, iii-s, iv-q</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,computer-architecture,addressing-modes,match-the-following', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131023', 'text': '<p>Consider a $2$ –&nbsp;way set associative cache memory with $4$ sets and total $8$ cache blocks $(0 – 7)$. Main memory has $64$ blocks $(0 - 63)$. If LRU policy is used for replacement and cache is initially empty then total number of conflict cache misses for the following sequence of memory block references is:</p>\n\n<p>$0 \\&nbsp; 5 \\&nbsp; 9 \\&nbsp; 13 \\&nbsp; 7 \\&nbsp; 0 \\&nbsp;15 \\&nbsp; 25$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$2$</li>\n\t<li>$3$</li>\n\t<li>$0$</li>\n\t<li>$1$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory,conflict-misses', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131024', 'text': '<p>Consider the following statements about the Locality of Reference principle used in the computer memory systems.</p>\n\n<ol start="1" style="list-style-type:upper-roman">\n\t<li>The principal states that an already accessed memory location is accessed further again and it is also more likely that adjacent memory locations will also be accessed.</li>\n\t<li>The principle states that memory can be accessed simultaneously and in parallel on the basis of data content rather than by specific address or location.</li>\n\t<li>This principle help to reduce the average access time, and increase cache memory hits.</li>\n</ol>\n\n<p>Which of the above statements is/are TRUE?</p>\n\n<ol start="1" style="list-style-type:upper-alpha">\n\t<li>I only</li>\n\t<li>II only</li>\n\t<li>II and III only</li>\n\t<li>I and III only</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131025', 'text': 'Consider a pipelined system with these $4$ phases:\n\nFI –  Fetch instruction\nDA – Decode and calculate address\nFO – Fetch Operand\nEX-  Execute instruction\n\nEach phase requires one clock cycle. There were four instructions in the following program:\n\n$\\begin{array}{|l|l|}  \\hline \\text{Load } R1 & \\leftarrow M[312] \\\\ \\hline \\text{ADD } R2 & \\leftarrow R1 + M[313] \\\\ \\hline \\text{INC } R3 & \\leftarrow R2+1 \\\\ \\hline \\text{Store } M[314] & \\leftarrow R3 \\\\ \\hline \\end{array}$\n\nIf there exists pipeline hazards , then the number of clock cycles required to complete the above program  is _________', 'type': 'Numerical', 'answer': '10', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,pipelining', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131026', 'text': '<p>Match the pairs about implementation and addressing modes:</p>\n\n<p>$\\begin{array}{|l|l|l|l|} \\hline {} &amp; \\text{Group A} &amp; {} &amp; \\text{Group B} \\\\ \\hline A. &amp; \\text{Array} &amp; I. &amp; \\text{Indirect Addressing} \\\\ \\hline B. &amp; \\text{Re-locatable code} &amp; II. &amp; \\text{Indexed Addressing} \\\\ \\hline&nbsp;C. &amp; \\text{Array as parameter} &amp; III. &amp; \\text{Base Register Addressing} \\\\ \\hline \\end{array}$</p>\n\n<ol style="list-style-type:upper-alpha" type="A">\n\t<li>(A-I), (B-III), (C-II)</li>\n\t<li>(A-III), (B-I), (C-II)</li>\n\t<li>(A-III), (B-II), (C-I)</li>\n\t<li>(A-II), (B-III), (C-I)</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,addressing-modes', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131028', 'text': '<p>Consider the following two&nbsp;types of Cache&nbsp;Designs :&nbsp;</p>\n\n<ul>\n\t<li>Cache $1$: It is a direct-mapped cache with&nbsp;eight $1$ – word cache lines. The miss penalty is $8$ clock cycles.</li>\n\t<li>Cache $2$ : &nbsp;It is a two-way associative cache with $1$ – word cache lines. It can store the same total number of items as Cache $1$, but Least-recently-used is utilized to determine which items should be removed from the cache. The miss penalty is $10$ clock cycles.</li>\n</ul>\n\n<p>Suppose there are&nbsp;eight memory references like&nbsp; $0, \\ 3, \\ 14, \\ 11, \\ 4, \\ 11, \\ 8, \\ 0$</p>\n\n<p>If the caches being&nbsp;empty at beginning then how much time will these designs spend on cache miss penalties&nbsp;?&nbsp;</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Cache $1$ spends $48$ cycles and Cache $2$ spends $70$ cycles</li>\n\t<li>Cache $1$ spends $64$ cycles and Cache $2$ spends $80$ cycles</li>\n\t<li>Cache $1$ spends $56$ cycles and Cache $2$ spends $60$ cycles</li>\n\t<li>Cache $1$ spends $56$ cycles and Cache $2$ spends $70$ cycles</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,pipelining', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131029', 'text': '<p>Suppose there are $m$ instructions to be executed in a program. $p$ &nbsp;is the probability that an instruction is a&nbsp;conditional branch instruction, and $q$ is the probability of a successful branch. Assume the average number of instructions completed in a simple pipelined processor is $1$ and a&nbsp;branch instruction&nbsp;takes $n$ clock cycles.<br>\n<br>\nWhat should be the average CPI for the given program?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>&nbsp; $1$</li>\n\t<li>&nbsp; $pq (mn -1) + p( 1- q) mn$</li>\n\t<li>&nbsp; $1 +pq (&nbsp;n - 1)$</li>\n\t<li>&nbsp; &nbsp;$p - pq$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,pipelining,co-and-architecture', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131030', 'text': 'Consider a $5$ stage instruction pipeline which can implement the $4$ instructions $I1, \\ I2, \\ I3, \\ I4$. Below table gives the number of clocks required per instruction per stage.\n\n$\\begin{array}{|c|c|c|c|c|c|} \\hline {} & S1 & S2 & S3 & S4 & S5 \\\\ \\hline I1 & 3 & 1 & 2 & 1 & 2 \\\\ \\hline I2 & 1 & 3 & 1 & 3 & 2 \\\\ \\hline I3 & 1 & 1& 1 & 1 & 2 \\\\ \\hline I4 & 2 & 1 & 2 & 1 &1 \\\\ \\hline \\end{array}$\n\nThe speed up of the pipeline is approximately  ________', 'type': 'Numerical', 'answer': '2.0', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,pipelining', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131031', 'text': 'Suppose that a direct-mapped cache has $2^{10}$ cache lines, with $2^4$ bytes of data per cache line. If the cache is used to store blocks for a byte addressable  memory of size  $2^{30}$ bytes, then number of bytes of space will be required for storing the tags is ________ (put the integer value)', 'type': 'Numerical', 'answer': '2048', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131032', 'text': 'Consider a two level memory hierarchy having only one level cache and main memory. Cache and Main memory access times are $20$ ns and $120$ ns/word respectively. The size of cache block is $4$ words .\n\nIf main memory is referenced $40 \\%$ of the times, then average access time is _______ ns', 'type': 'Numerical', 'answer': '212', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131033', 'text': '<p>A byte addressable computer can support maximum of $2^i$ KB memory and has $2^j$ instructions. An instruction involving $2$ operands and $1$ operator needs how many bits ?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$3i$</li>\n\t<li>$2i + j$</li>\n\t<li>$2i + j + 20$</li>\n\t<li>$i + j$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,memory-management', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131034', 'text': 'Suppose there are $500$ memory references in which $50$ misses in the $1$st level cache and $20$ misses in the $2$nd level cache . Let the miss penalty from L2 cache to memory is $100$ cycles.\n\nHit time in L2 cache is $20$ cycles and hit time in L1 cache is $10$ cycles. If there are $2.5$ memory reference/instruction , average number of stall cycles per instruction will be __________', 'type': 'Numerical', 'answer': '15', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131036', 'text': '<p>Which of the following statements is/are correct about&nbsp;hazards?</p>\n\n<ol style="list-style-type:upper-roman">\n\t<li>One way to implement branch prediction is to store the result of a branch condition in a branch target buffer to help guide instruction pre-fetching if the branch is encountered again later.</li>\n\t<li>If a multi-cycle, pipelined processor has N pipeline stages, then structural hazards can be avoided completely if at least N registers are available.</li>\n\t<li>Delayed control transfer involves starting the execution of the instruction after a branch or control instruction, regardless of whether the branch is taken.</li>\n</ol>\n\n<ol start="1" style="list-style-type:upper-alpha">\n\t<li>III only&nbsp;</li>\n\t<li>II and III only</li>\n\t<li>I&nbsp;and III only</li>\n\t<li>I, II, and III</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,pipelining,data-dependency', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131037', 'text': 'Consider a memory hierarchy system consisting of two levels. The access time of level $1$ is $2$ ns. The miss penalty (The time to get data from level $2$, in case of miss) is $100$ ns.\n\nIf the average memory access time is $5$ ns, then in order to reduce the average access time to $40 \\%$,  the probability that valid data found in level $1$ is ___________  $\\%$', 'type': 'Numerical', 'answer': '100', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131039', 'text': '<p>Consider the following Micro-operations:</p>\n\n<p>$\\begin{array}{|l|l|} \\hline&nbsp;\\text{MAR} &amp; \\leftarrow IR \\text{[address]} \\\\ \\hline \\text{MBR} &amp; \\leftarrow \\text{Memory} \\\\ \\hline IR \\text{[address]} &amp; \\leftarrow \\text{MBR[address]} \\\\ \\hline \\end{array}$</p>\n\n<ul>\n\t<li>$IR \\text{ [ address]}&nbsp;=$ The address field of the instruction .</li>\n\t<li>$\\text{MAR } =$ Memory Address Register</li>\n\t<li>$\\text{ MBR }=$ Memory Buffer Register</li>\n</ul>\n\n<p>The given&nbsp;micro-operations describes :</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Interrupt Cycle</li>\n\t<li>Fetch Cycle</li>\n\t<li>Execute Cycle</li>\n\t<li>Indirect Cycle</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,microprogramming', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131040', 'text': '<p>Suppose in a system we store data using arrays, we have $2$ arrays A1 and A2. &nbsp;Array A1 contains $256$ elements of size $4$ bytes each. The first element is stored at physical address $4096$. Another array A2 contains $512$ elements of size $4$ bytes each, &nbsp;stored from physical address location $8192$.</p>\n\n<p>Assume that only arrays A1 and A2 can be cached in an initially empty, physically addressed, physically tagged, direct mapped cache whose size is $2$ KB with $8$ byte block size. Now we run below loop in the system:</p>\n\n<pre class="prettyprint lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nfor( p=0; p&lt;256; p++)\n{\nA[p] = A[p] + B[2*p]\n}</pre>\n\n<p>If the cache use write back policy, the number of bytes that will be written to memory during execution of the loop is :</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$256$</li>\n\t<li>$1$</li>\n\t<li>$0$</li>\n\t<li>$2048$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131041', 'text': 'Consider a hypothetical processor that supports two address, one address and zero address instructions. It has a $256$ word memory, and a $20$ bit instruction is placed in $1$ word of memory (memory is word addressable). Given that there exist $8$ two address instructions and $1984$ one address instructions. The total number of zero address instructions formulated is ________ (put in integers only)', 'type': 'Numerical', 'answer': '16384', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,instruction-format', 'category': 'CO and Architecture'}]
      let data={'name': 'Test by Bikram | Computer Organization and Architecture | Test 2', 'duration': '90', 'total_qs': '30', 'total_qs_one': 0, 'total_qs_two': 30, 'apti_num_qs': 0, 'technical_num_qs': 30, 'apti_marks': 0, 'technical_marks': 60, 'total_marks': 60, 'num_options': '4', 'section': [{'name': 'Technical', 'num_qs': 30, 'marks': 60, 'question': [{'contents': '', 'post_id': '131006', 'text': 'A DMA module is transferring bytes to memory using cycle stealing mode from a device transmitting at $16$ KB/s. The processor is fetching instructions at the rate of $1$ MB/s. The percentage by which the processor will be slowed down due to the DMA activity is ______', 'type': 'Numerical', 'answer': '1.60', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,dma', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131008', 'text': '$16$kB cache with line size $64$B uses $4$ – way set associative mapping. Main memory is $8$ MB and byte addressable. The size of extra space needed for storing tag information in bytes is _________', 'type': 'Numerical', 'answer': '352', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131010', 'text': 'A processor is having an instruction which can move a string of Bytes from one memory location to another. The fetching and decoding of the instruction takes $10$ clock cycles.\n\nTo transfer each Byte instruction takes $20$ clock cycles. The processor is clocked at a rate of $10$ Ghz. If the instruction can transfer a string of $64$ Bytes then to execute the instruction,  time required is ________ns', 'type': 'Numerical', 'answer': '129', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,computer-architecture,machine-instruction', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131012', 'text': '<p>Consider a computer system that has a cache with $512$ blocks, each of which can store $32$ bytes of data. All addresses are byte addresses.Then to which cache line will the memory address OXFBFC map to if the cache is direct mapped and $8$ way set-associative, respectively?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{DBA, 3C}$</li>\n\t<li>$\\text{1DA, 1D}$</li>\n\t<li>$\\text{1DF, 1F}$</li>\n\t<li>$\\text{1CF, 3E}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131013', 'text': '<p>Using Booth’s algorithm for multiplication the multiplier $(- 37)$ will be recorded as:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$&nbsp;-1 +1 0 -1 +1 0 -1$</li>\n\t<li>$0 &nbsp;+1 0 -1 +1 0 -1$</li>\n\t<li>$ – 1 &nbsp;0 &nbsp;+1 -1 +1 0 -1$</li>\n\t<li>$+1 \\ 0 \\&nbsp; 0 &nbsp;-1 &nbsp;+1 0 -1$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,booths-algorithm', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131014', 'text': '<p>&nbsp;We want to represent the decimal&nbsp;number $“1000”$ in one’s complement, two’s complement and sign magnitude representations, respectively, which option&nbsp;correctly represent it?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$-7,+8,-0$</li>\n\t<li>$-7,-8,0$</li>\n\t<li>$-7,-8,-0$</li>\n\t<li>$+7,+8,-0$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,digital-logic,number-system', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131015', 'text': 'A system is having $4$ way set associative cache of $256$ KB. The cache line size is $8$ words and each word has $32$ bits. Suppose memory addresses are $64$ bits long. Then number of bits required for the index field of the cache memory is _______', 'type': 'Numerical', 'answer': '11', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131016', 'text': '<p>A two-dimensional array int $a [32] [32]$ where each element takes $2$ byte, cache size $2^{12}$&nbsp; bytes and line size is $2^6$&nbsp; bytes.&nbsp;The following program segment is stored in the direct mapped cache.</p>\n\n<pre class="prettyprint lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nfor ( i= 1; i&lt;= 32; ++ i)\nfor (j= 0; j&lt;= 31; ++ j)\na[i][ j] = 0</pre>\n\n<p>If initially cache is empty then total number of compulsory cache miss for storing above array is ________</p>', 'type': 'Numerical', 'answer': '32', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131017', 'text': '<p>A two word instruction is stored in memory at an address designated by symbol $S$. The address field of the instruction (stored at $S+1$) is designated by symbol K.&nbsp;The operand used during the execution of the instruction is stored at an address symbolized by the $P$.&nbsp;Which of the following is/are correct if the addressing mode used is the relative addressing mode?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$P = M[ M[S] ] + K$</li>\n\t<li>$P = M[K+1] + S$</li>\n\t<li>$P = M [S&nbsp;] + (K + 2)$</li>\n\t<li>$P = (S + 2) + M [ K ]$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,addressing-modes', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131018', 'text': 'Consider the following Program segment for a CPU having three Registers $R1 ,R2 ,R3$.\n\n$\\begin{array}{|l|l|l|} \\hline \\text{Instruction} & \\text{Operation} & \\text{Instruction} \\\\ {} & {} & \\text{Size In Words} \\\\ \\hline \\text{MOV } R1, 500 & R1 \\leftarrow [500] & 2 \\\\ \\hline \\text{MUL } R3, R1 & R3 \\leftarrow R3 ^* R1 & 1 \\\\ \\hline \\text{ADD } R2, R1 & R2 \\leftarrow R2+R1 & 1 \\\\ \\hline \\text{MOV } 500, R3 & m[500] \\leftarrow R3 & 2 \\\\ \\hline \\text{HALT} & \\text{Machine Halts} & 1 \\\\ \\hline \\end{array}$         \n\nConsider that the memory is byte addressable with word size $16$ bits and the program has been loaded starting from memory location $500$. If an interrupt occurs while the Add instruction is getting executing by the CPU, then the return address saved onto the stack will be _________', 'type': 'Numerical', 'answer': '508', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,computer-architecture,machine-instruction', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131019', 'text': 'A control unit has control signals which can be divided into $5$ mutually exclusive groups of $30, 70, 12, 25$ and $23$ control signals respectively. The number of bits that are saved using vertical micro-programming over horizontal programming is ___________', 'type': 'Numerical', 'answer': '134', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,microprogramming,horizontal-microprogramming', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131020', 'text': '<p>A $4$ way set associative cache with a&nbsp;size of $32$ KB has&nbsp;line size $16$ Bytes. There is a&nbsp;Byte addressable&nbsp;main memory with a size of $256$ MB, then which of&nbsp;the following Main Memory block is mapped on to the set $\'0\'$ of Cache Memory?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$(FCEE90B)16$</li>\n\t<li>$(FECF10C)16$</li>\n\t<li>$(CFEE09B)16$</li>\n\t<li>$(CDDE00B)16$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131021', 'text': '<p>What is the total number of Read after Write (RAW), Write after Read (WAR) and Write after Write (WAW) dependencies, respectively in the following assembly program?</p>\n\n<p>$\\begin{array}{|l|l|l|} \\hline \\text{Add } R5, R0, R1; &amp; R5 \\leftarrow R0+R1 \\\\ \\hline \\text{Sub } R0, R2, R5; &amp; R0 \\leftarrow R2 –&nbsp;R5 \\\\ \\hline \\text{MUL } R3, R2, R0; &amp; R3 \\leftarrow R2 ^* R0 \\\\ \\hline \\text{OR } R5, R0, R4; &amp; R5 \\leftarrow R0 \\text{ or } R4 \\\\ \\hline \\text{Store } R6, \\ U &amp; U \\leftarrow R6 \\\\ \\hline \\end{array}$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$2,1,3$</li>\n\t<li>$3,1,2$</li>\n\t<li>$1,2,3$</li>\n\t<li>$3,2,1$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,pipelining,co-and-architecture,data-hazards', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131022', 'text': '<p>Match the following:</p>\n\n<p>$\\begin{array}{|l|l|l|l|} \\hline&nbsp;(i) &amp; \\text{Base addressing} &amp; (p) &amp; \\text{Pointers} \\\\ \\hline (ii) &amp; \\text{Indexed addressing} &amp; (q) &amp; \\text{Loops} \\\\ \\hline (iii) &amp; \\text{Indirect addressing} &amp; (r) &amp; \\text{Position independent} \\\\ \\hline (iv) &amp; \\text{Auto increment addressing} &amp; (s) &amp; \\text{Array} \\\\ \\hline \\end{array}$</p>\n\n<ol style="list-style-type:upper-alpha" type="A">\n\t<li>i-p, ii-q, iii-r, iv-s</li>\n\t<li>i-r, ii-s, iii-q, iv-p</li>\n\t<li>i-r, ii-s, iii-p, iv-q</li>\n\t<li>i-r, ii-p, iii-s, iv-q</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,computer-architecture,addressing-modes,match-the-following', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131023', 'text': '<p>Consider a $2$ –&nbsp;way set associative cache memory with $4$ sets and total $8$ cache blocks $(0 – 7)$. Main memory has $64$ blocks $(0 - 63)$. If LRU policy is used for replacement and cache is initially empty then total number of conflict cache misses for the following sequence of memory block references is:</p>\n\n<p>$0 \\&nbsp; 5 \\&nbsp; 9 \\&nbsp; 13 \\&nbsp; 7 \\&nbsp; 0 \\&nbsp;15 \\&nbsp; 25$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$2$</li>\n\t<li>$3$</li>\n\t<li>$0$</li>\n\t<li>$1$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory,conflict-misses', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131024', 'text': '<p>Consider the following statements about the Locality of Reference principle used in the computer memory systems.</p>\n\n<ol start="1" style="list-style-type:upper-roman">\n\t<li>The principal states that an already accessed memory location is accessed further again and it is also more likely that adjacent memory locations will also be accessed.</li>\n\t<li>The principle states that memory can be accessed simultaneously and in parallel on the basis of data content rather than by specific address or location.</li>\n\t<li>This principle help to reduce the average access time, and increase cache memory hits.</li>\n</ol>\n\n<p>Which of the above statements is/are TRUE?</p>\n\n<ol start="1" style="list-style-type:upper-alpha">\n\t<li>I only</li>\n\t<li>II only</li>\n\t<li>II and III only</li>\n\t<li>I and III only</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131025', 'text': 'Consider a pipelined system with these $4$ phases:\n\nFI –  Fetch instruction\nDA – Decode and calculate address\nFO – Fetch Operand\nEX-  Execute instruction\n\nEach phase requires one clock cycle. There were four instructions in the following program:\n\n$\\begin{array}{|l|l|}  \\hline \\text{Load } R1 & \\leftarrow M[312] \\\\ \\hline \\text{ADD } R2 & \\leftarrow R1 + M[313] \\\\ \\hline \\text{INC } R3 & \\leftarrow R2+1 \\\\ \\hline \\text{Store } M[314] & \\leftarrow R3 \\\\ \\hline \\end{array}$\n\nIf there exists pipeline hazards , then the number of clock cycles required to complete the above program  is _________', 'type': 'Numerical', 'answer': '10', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,pipelining', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131026', 'text': '<p>Match the pairs about implementation and addressing modes:</p>\n\n<p>$\\begin{array}{|l|l|l|l|} \\hline {} &amp; \\text{Group A} &amp; {} &amp; \\text{Group B} \\\\ \\hline A. &amp; \\text{Array} &amp; I. &amp; \\text{Indirect Addressing} \\\\ \\hline B. &amp; \\text{Re-locatable code} &amp; II. &amp; \\text{Indexed Addressing} \\\\ \\hline&nbsp;C. &amp; \\text{Array as parameter} &amp; III. &amp; \\text{Base Register Addressing} \\\\ \\hline \\end{array}$</p>\n\n<ol style="list-style-type:upper-alpha" type="A">\n\t<li>(A-I), (B-III), (C-II)</li>\n\t<li>(A-III), (B-I), (C-II)</li>\n\t<li>(A-III), (B-II), (C-I)</li>\n\t<li>(A-II), (B-III), (C-I)</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,addressing-modes', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131028', 'text': '<p>Consider the following two&nbsp;types of Cache&nbsp;Designs :&nbsp;</p>\n\n<ul>\n\t<li>Cache $1$: It is a direct-mapped cache with&nbsp;eight $1$ – word cache lines. The miss penalty is $8$ clock cycles.</li>\n\t<li>Cache $2$ : &nbsp;It is a two-way associative cache with $1$ – word cache lines. It can store the same total number of items as Cache $1$, but Least-recently-used is utilized to determine which items should be removed from the cache. The miss penalty is $10$ clock cycles.</li>\n</ul>\n\n<p>Suppose there are&nbsp;eight memory references like&nbsp; $0, \\ 3, \\ 14, \\ 11, \\ 4, \\ 11, \\ 8, \\ 0$</p>\n\n<p>If the caches being&nbsp;empty at beginning then how much time will these designs spend on cache miss penalties&nbsp;?&nbsp;</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Cache $1$ spends $48$ cycles and Cache $2$ spends $70$ cycles</li>\n\t<li>Cache $1$ spends $64$ cycles and Cache $2$ spends $80$ cycles</li>\n\t<li>Cache $1$ spends $56$ cycles and Cache $2$ spends $60$ cycles</li>\n\t<li>Cache $1$ spends $56$ cycles and Cache $2$ spends $70$ cycles</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,pipelining', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131029', 'text': '<p>Suppose there are $m$ instructions to be executed in a program. $p$ &nbsp;is the probability that an instruction is a&nbsp;conditional branch instruction, and $q$ is the probability of a successful branch. Assume the average number of instructions completed in a simple pipelined processor is $1$ and a&nbsp;branch instruction&nbsp;takes $n$ clock cycles.<br>\n<br>\nWhat should be the average CPI for the given program?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>&nbsp; $1$</li>\n\t<li>&nbsp; $pq (mn -1) + p( 1- q) mn$</li>\n\t<li>&nbsp; $1 +pq (&nbsp;n - 1)$</li>\n\t<li>&nbsp; &nbsp;$p - pq$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,pipelining,co-and-architecture', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131030', 'text': 'Consider a $5$ stage instruction pipeline which can implement the $4$ instructions $I1, \\ I2, \\ I3, \\ I4$. Below table gives the number of clocks required per instruction per stage.\n\n$\\begin{array}{|c|c|c|c|c|c|} \\hline {} & S1 & S2 & S3 & S4 & S5 \\\\ \\hline I1 & 3 & 1 & 2 & 1 & 2 \\\\ \\hline I2 & 1 & 3 & 1 & 3 & 2 \\\\ \\hline I3 & 1 & 1& 1 & 1 & 2 \\\\ \\hline I4 & 2 & 1 & 2 & 1 &1 \\\\ \\hline \\end{array}$\n\nThe speed up of the pipeline is approximately  ________', 'type': 'Numerical', 'answer': '2.0', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,pipelining', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131031', 'text': 'Suppose that a direct-mapped cache has $2^{10}$ cache lines, with $2^4$ bytes of data per cache line. If the cache is used to store blocks for a byte addressable  memory of size  $2^{30}$ bytes, then number of bytes of space will be required for storing the tags is ________ (put the integer value)', 'type': 'Numerical', 'answer': '2048', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131032', 'text': 'Consider a two level memory hierarchy having only one level cache and main memory. Cache and Main memory access times are $20$ ns and $120$ ns/word respectively. The size of cache block is $4$ words .\n\nIf main memory is referenced $40 \\%$ of the times, then average access time is _______ ns', 'type': 'Numerical', 'answer': '212', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131033', 'text': '<p>A byte addressable computer can support maximum of $2^i$ KB memory and has $2^j$ instructions. An instruction involving $2$ operands and $1$ operator needs how many bits ?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$3i$</li>\n\t<li>$2i + j$</li>\n\t<li>$2i + j + 20$</li>\n\t<li>$i + j$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,memory-management', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131034', 'text': 'Suppose there are $500$ memory references in which $50$ misses in the $1$st level cache and $20$ misses in the $2$nd level cache . Let the miss penalty from L2 cache to memory is $100$ cycles.\n\nHit time in L2 cache is $20$ cycles and hit time in L1 cache is $10$ cycles. If there are $2.5$ memory reference/instruction , average number of stall cycles per instruction will be __________', 'type': 'Numerical', 'answer': '15', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131036', 'text': '<p>Which of the following statements is/are correct about&nbsp;hazards?</p>\n\n<ol style="list-style-type:upper-roman">\n\t<li>One way to implement branch prediction is to store the result of a branch condition in a branch target buffer to help guide instruction pre-fetching if the branch is encountered again later.</li>\n\t<li>If a multi-cycle, pipelined processor has N pipeline stages, then structural hazards can be avoided completely if at least N registers are available.</li>\n\t<li>Delayed control transfer involves starting the execution of the instruction after a branch or control instruction, regardless of whether the branch is taken.</li>\n</ol>\n\n<ol start="1" style="list-style-type:upper-alpha">\n\t<li>III only&nbsp;</li>\n\t<li>II and III only</li>\n\t<li>I&nbsp;and III only</li>\n\t<li>I, II, and III</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,pipelining,data-dependency', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131037', 'text': 'Consider a memory hierarchy system consisting of two levels. The access time of level $1$ is $2$ ns. The miss penalty (The time to get data from level $2$, in case of miss) is $100$ ns.\n\nIf the average memory access time is $5$ ns, then in order to reduce the average access time to $40 \\%$,  the probability that valid data found in level $1$ is ___________  $\\%$', 'type': 'Numerical', 'answer': '100', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131039', 'text': '<p>Consider the following Micro-operations:</p>\n\n<p>$\\begin{array}{|l|l|} \\hline&nbsp;\\text{MAR} &amp; \\leftarrow IR \\text{[address]} \\\\ \\hline \\text{MBR} &amp; \\leftarrow \\text{Memory} \\\\ \\hline IR \\text{[address]} &amp; \\leftarrow \\text{MBR[address]} \\\\ \\hline \\end{array}$</p>\n\n<ul>\n\t<li>$IR \\text{ [ address]}&nbsp;=$ The address field of the instruction .</li>\n\t<li>$\\text{MAR } =$ Memory Address Register</li>\n\t<li>$\\text{ MBR }=$ Memory Buffer Register</li>\n</ul>\n\n<p>The given&nbsp;micro-operations describes :</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Interrupt Cycle</li>\n\t<li>Fetch Cycle</li>\n\t<li>Execute Cycle</li>\n\t<li>Indirect Cycle</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,microprogramming', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131040', 'text': '<p>Suppose in a system we store data using arrays, we have $2$ arrays A1 and A2. &nbsp;Array A1 contains $256$ elements of size $4$ bytes each. The first element is stored at physical address $4096$. Another array A2 contains $512$ elements of size $4$ bytes each, &nbsp;stored from physical address location $8192$.</p>\n\n<p>Assume that only arrays A1 and A2 can be cached in an initially empty, physically addressed, physically tagged, direct mapped cache whose size is $2$ KB with $8$ byte block size. Now we run below loop in the system:</p>\n\n<pre class="prettyprint lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nfor( p=0; p&lt;256; p++)\n{\nA[p] = A[p] + B[2*p]\n}</pre>\n\n<p>If the cache use write back policy, the number of bytes that will be written to memory during execution of the loop is :</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$256$</li>\n\t<li>$1$</li>\n\t<li>$0$</li>\n\t<li>$2048$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-2,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '131041', 'text': 'Consider a hypothetical processor that supports two address, one address and zero address instructions. It has a $256$ word memory, and a $20$ bit instruction is placed in $1$ word of memory (memory is word addressable). Given that there exist $8$ two address instructions and $1984$ one address instructions. The total number of zero address instructions formulated is ________ (put in integers only)', 'type': 'Numerical', 'answer': '16384', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-2,numerical-answers,co-and-architecture,instruction-format', 'category': 'CO and Architecture'}]}]}
      </script>
      