INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.srcs/sources_1/new/decoder_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.srcs/sim_1/new/decoder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
