Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 30 00:47:43 2023
| Host         : LAPTOP-QCCN7SPL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 125 register/latch pins with no clock driven by root clock pin: right (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu_mode_reg/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: cpu_step_reg[0]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: cpu_step_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: cpu_step_reg[2]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sys/read_pad/multiplier_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sys/read_pad/multiplier_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sys/read_pad/multiplier_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sys/read_pad/multiplier_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sys/read_pad/multiplier_reg[2]_P/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1642 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.713     -532.783                     45                 3897        0.065        0.000                      0                 3897        3.000        0.000                       0                  1762  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          
  cpu_clk_clk_wiz_0   {0.000 21.739}       43.478          23.000          
  uart_clk_clk_wiz_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  
  cpu_clk_clk_wiz_0       -37.713     -523.573                     14                 3537        0.218        0.000                      0                 3537       21.239        0.000                       0                  1586  
  uart_clk_clk_wiz_0       93.493        0.000                      0                  301        0.117        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_clk_wiz_0  cpu_clk_clk_wiz_0        -0.720       -9.210                     31                   36        0.065        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_wiz_0  cpu_clk_clk_wiz_0        7.468        0.000                      0                   59        0.586        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clk_adj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack      -37.713ns,  Total Violation     -523.573ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.713ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.690ns  (logic 21.450ns (37.838%)  route 35.240ns (62.162%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=4 LUT5=7 LUT6=22)
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 41.388 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.950    76.763    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    76.887 r  sys/ntl/led_out_l[7]_i_33/O
                         net (fo=7, routed)           0.842    77.729    sys/ntl/led_out_l[7]_i_33_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I1_O)        0.124    77.853 r  sys/ntl/led_out_l[7]_i_15/O
                         net (fo=4, routed)           0.669    78.522    sys/ntl/led_out_l[7]_i_15_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    78.646 r  sys/ntl/led_out_l[4]_i_4/O
                         net (fo=2, routed)           0.735    79.381    sys/ntl/led_out_l_reg[4][1]
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124    79.505 r  sys/ntl/led_out_l[4]_i_1/O
                         net (fo=1, routed)           0.000    79.505    sys/show/p_reg[0]_0[3]
    SLICE_X43Y73         FDRE                                         r  sys/show/led_out_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.419    41.388    sys/show/cpu_clk
    SLICE_X43Y73         FDRE                                         r  sys/show/led_out_l_reg[4]/C
                         clock pessimism              0.547    41.935    
                         clock uncertainty           -0.175    41.760    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.032    41.792    sys/show/led_out_l_reg[4]
  -------------------------------------------------------------------
                         required time                         41.792    
                         arrival time                         -79.505    
  -------------------------------------------------------------------
                         slack                                -37.713    

Slack (VIOLATED) :        -37.657ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.637ns  (logic 21.653ns (38.231%)  route 34.984ns (61.769%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=4 LUT5=7 LUT6=22)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 41.392 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.696    76.509    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.119    76.628 f  sys/ntl/led_out_l[7]_i_39/O
                         net (fo=2, routed)           0.606    77.234    sys/ntl/led_out_l[7]_i_39_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.332    77.566 r  sys/ntl/led_out_l[7]_i_16/O
                         net (fo=16, routed)          0.887    78.453    sys/ntl/led_out_l[7]_i_16_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I2_O)        0.124    78.577 r  sys/ntl/led_out_l[6]_i_5/O
                         net (fo=1, routed)           0.752    79.329    sys/ntl/led_raw[54]
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    79.453 r  sys/ntl/led_out_l[6]_i_1/O
                         net (fo=1, routed)           0.000    79.453    sys/show/p_reg[0]_0[5]
    SLICE_X47Y71         FDRE                                         r  sys/show/led_out_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.423    41.392    sys/show/cpu_clk
    SLICE_X47Y71         FDRE                                         r  sys/show/led_out_l_reg[6]/C
                         clock pessimism              0.547    41.939    
                         clock uncertainty           -0.175    41.764    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.032    41.796    sys/show/led_out_l_reg[6]
  -------------------------------------------------------------------
                         required time                         41.796    
                         arrival time                         -79.453    
  -------------------------------------------------------------------
                         slack                                -37.657    

Slack (VIOLATED) :        -37.491ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.465ns  (logic 21.887ns (38.762%)  route 34.578ns (61.238%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=4 LUT5=9 LUT6=20)
  Clock Path Skew:        -2.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 41.389 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.696    76.509    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.119    76.628 f  sys/ntl/led_out_l[7]_i_39/O
                         net (fo=2, routed)           0.606    77.234    sys/ntl/led_out_l[7]_i_39_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.332    77.566 r  sys/ntl/led_out_l[7]_i_16/O
                         net (fo=16, routed)          0.792    78.358    sys/ntl/led_out_l[7]_i_16_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I2_O)        0.150    78.508 r  sys/ntl/led_out_l[5]_i_4/O
                         net (fo=1, routed)           0.441    78.949    sys/ntl/led_raw[53]
    SLICE_X47Y73         LUT5 (Prop_lut5_I4_O)        0.332    79.281 r  sys/ntl/led_out_l[5]_i_1/O
                         net (fo=1, routed)           0.000    79.281    sys/show/p_reg[0]_0[4]
    SLICE_X47Y73         FDRE                                         r  sys/show/led_out_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.389    sys/show/cpu_clk
    SLICE_X47Y73         FDRE                                         r  sys/show/led_out_l_reg[5]/C
                         clock pessimism              0.547    41.936    
                         clock uncertainty           -0.175    41.761    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.029    41.790    sys/show/led_out_l_reg[5]
  -------------------------------------------------------------------
                         required time                         41.790    
                         arrival time                         -79.281    
  -------------------------------------------------------------------
                         slack                                -37.491    

Slack (VIOLATED) :        -37.422ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.400ns  (logic 21.653ns (38.392%)  route 34.747ns (61.608%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=5 LUT5=7 LUT6=21)
  Clock Path Skew:        -2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 41.390 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.696    76.509    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.119    76.628 f  sys/ntl/led_out_l[7]_i_39/O
                         net (fo=2, routed)           0.606    77.234    sys/ntl/led_out_l[7]_i_39_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.332    77.566 r  sys/ntl/led_out_l[7]_i_16/O
                         net (fo=16, routed)          0.792    78.358    sys/ntl/led_out_l[7]_i_16_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I2_O)        0.124    78.482 r  sys/ntl/led_out_l[3]_i_6/O
                         net (fo=2, routed)           0.610    79.092    sys/ntl/led_out_l[3]_i_6_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    79.216 r  sys/ntl/led_out_l[3]_i_1/O
                         net (fo=1, routed)           0.000    79.216    sys/show/p_reg[0]_0[2]
    SLICE_X45Y72         FDRE                                         r  sys/show/led_out_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.390    sys/show/cpu_clk
    SLICE_X45Y72         FDRE                                         r  sys/show/led_out_l_reg[3]/C
                         clock pessimism              0.547    41.937    
                         clock uncertainty           -0.175    41.762    
    SLICE_X45Y72         FDRE (Setup_fdre_C_D)        0.032    41.794    sys/show/led_out_l_reg[3]
  -------------------------------------------------------------------
                         required time                         41.794    
                         arrival time                         -79.216    
  -------------------------------------------------------------------
                         slack                                -37.422    

Slack (VIOLATED) :        -37.404ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.381ns  (logic 21.450ns (38.044%)  route 34.931ns (61.956%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=4 LUT5=7 LUT6=22)
  Clock Path Skew:        -2.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 41.389 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.950    76.763    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    76.887 r  sys/ntl/led_out_l[7]_i_33/O
                         net (fo=7, routed)           0.842    77.729    sys/ntl/led_out_l[7]_i_33_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I1_O)        0.124    77.853 r  sys/ntl/led_out_l[7]_i_15/O
                         net (fo=4, routed)           0.669    78.522    sys/ntl/led_out_l[7]_i_15_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    78.646 r  sys/ntl/led_out_l[4]_i_4/O
                         net (fo=2, routed)           0.427    79.073    sys/show/num_show_reg[31][1]
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    79.197 r  sys/show/led_out_r[4]_i_1/O
                         net (fo=1, routed)           0.000    79.197    sys/show/led_out_r[4]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  sys/show/led_out_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.389    sys/show/cpu_clk
    SLICE_X41Y72         FDRE                                         r  sys/show/led_out_r_reg[4]/C
                         clock pessimism              0.547    41.936    
                         clock uncertainty           -0.175    41.761    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.032    41.793    sys/show/led_out_r_reg[4]
  -------------------------------------------------------------------
                         required time                         41.793    
                         arrival time                         -79.197    
  -------------------------------------------------------------------
                         slack                                -37.404    

Slack (VIOLATED) :        -37.402ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.426ns  (logic 21.686ns (38.432%)  route 34.740ns (61.568%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=4 LUT5=7 LUT6=22)
  Clock Path Skew:        -2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 41.387 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.950    76.763    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    76.887 r  sys/ntl/led_out_l[7]_i_33/O
                         net (fo=7, routed)           0.842    77.729    sys/ntl/led_out_l[7]_i_33_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.152    77.881 r  sys/ntl/led_out_l[3]_i_9/O
                         net (fo=2, routed)           0.619    78.500    sys/ntl/led_out_l[3]_i_9_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I1_O)        0.332    78.832 f  sys/ntl/led_out_r[3]_i_3/O
                         net (fo=1, routed)           0.286    79.118    sys/show/num_show_reg[31]_4
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    79.242 r  sys/show/led_out_r[3]_i_1/O
                         net (fo=1, routed)           0.000    79.242    sys/show/led_out_r[3]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  sys/show/led_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.418    41.387    sys/show/cpu_clk
    SLICE_X38Y72         FDRE                                         r  sys/show/led_out_r_reg[3]/C
                         clock pessimism              0.547    41.934    
                         clock uncertainty           -0.175    41.759    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.081    41.840    sys/show/led_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         41.840    
                         arrival time                         -79.242    
  -------------------------------------------------------------------
                         slack                                -37.402    

Slack (VIOLATED) :        -37.389ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.366ns  (logic 21.450ns (38.055%)  route 34.916ns (61.945%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=4 LUT5=7 LUT6=22)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 41.392 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.950    76.763    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    76.887 r  sys/ntl/led_out_l[7]_i_33/O
                         net (fo=7, routed)           0.842    77.729    sys/ntl/led_out_l[7]_i_33_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I1_O)        0.124    77.853 r  sys/ntl/led_out_l[7]_i_15/O
                         net (fo=4, routed)           0.668    78.521    sys/ntl/led_out_l[7]_i_15_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I1_O)        0.124    78.645 r  sys/ntl/led_out_l[6]_i_4/O
                         net (fo=2, routed)           0.413    79.058    sys/show/num_show_reg[31]_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124    79.182 r  sys/show/led_out_r[6]_i_1/O
                         net (fo=1, routed)           0.000    79.182    sys/show/led_out_r[6]_i_1_n_0
    SLICE_X45Y71         FDRE                                         r  sys/show/led_out_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.423    41.392    sys/show/cpu_clk
    SLICE_X45Y71         FDRE                                         r  sys/show/led_out_r_reg[6]/C
                         clock pessimism              0.547    41.939    
                         clock uncertainty           -0.175    41.764    
    SLICE_X45Y71         FDRE (Setup_fdre_C_D)        0.029    41.793    sys/show/led_out_r_reg[6]
  -------------------------------------------------------------------
                         required time                         41.793    
                         arrival time                         -79.182    
  -------------------------------------------------------------------
                         slack                                -37.389    

Slack (VIOLATED) :        -37.375ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.353ns  (logic 21.450ns (38.064%)  route 34.903ns (61.937%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=4 LUT5=8 LUT6=21)
  Clock Path Skew:        -2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 41.390 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.950    76.763    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    76.887 r  sys/ntl/led_out_l[7]_i_33/O
                         net (fo=7, routed)           0.842    77.729    sys/ntl/led_out_l[7]_i_33_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I1_O)        0.124    77.853 r  sys/ntl/led_out_l[7]_i_15/O
                         net (fo=4, routed)           0.662    78.515    sys/ntl/led_out_l[7]_i_15_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.124    78.639 r  sys/ntl/led_out_l[7]_i_4/O
                         net (fo=2, routed)           0.406    79.045    sys/show/num_show_reg[31]_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I2_O)        0.124    79.169 r  sys/show/led_out_r[7]_i_1/O
                         net (fo=1, routed)           0.000    79.169    sys/show/led_out_r[7]_i_1_n_0
    SLICE_X47Y72         FDRE                                         r  sys/show/led_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.390    sys/show/cpu_clk
    SLICE_X47Y72         FDRE                                         r  sys/show/led_out_r_reg[7]/C
                         clock pessimism              0.547    41.937    
                         clock uncertainty           -0.175    41.762    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.032    41.794    sys/show/led_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                         41.794    
                         arrival time                         -79.169    
  -------------------------------------------------------------------
                         slack                                -37.375    

Slack (VIOLATED) :        -37.370ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.395ns  (logic 21.653ns (38.395%)  route 34.742ns (61.605%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=5 LUT5=7 LUT6=21)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 41.392 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.696    76.509    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.119    76.628 f  sys/ntl/led_out_l[7]_i_39/O
                         net (fo=2, routed)           0.606    77.234    sys/ntl/led_out_l[7]_i_39_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.332    77.566 r  sys/ntl/led_out_l[7]_i_16/O
                         net (fo=16, routed)          0.792    78.358    sys/ntl/led_out_l[7]_i_16_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I2_O)        0.124    78.482 f  sys/ntl/led_out_l[3]_i_6/O
                         net (fo=2, routed)           0.605    79.087    sys/ntl/led_out_l[3]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I4_O)        0.124    79.211 r  sys/ntl/led_out_l[2]_i_1/O
                         net (fo=1, routed)           0.000    79.211    sys/show/p_reg[0]_0[1]
    SLICE_X46Y71         FDRE                                         r  sys/show/led_out_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.423    41.392    sys/show/cpu_clk
    SLICE_X46Y71         FDRE                                         r  sys/show/led_out_l_reg[2]/C
                         clock pessimism              0.547    41.939    
                         clock uncertainty           -0.175    41.764    
    SLICE_X46Y71         FDRE (Setup_fdre_C_D)        0.077    41.841    sys/show/led_out_l_reg[2]
  -------------------------------------------------------------------
                         required time                         41.841    
                         arrival time                         -79.211    
  -------------------------------------------------------------------
                         slack                                -37.370    

Slack (VIOLATED) :        -37.358ns  (required time - arrival time)
  Source:                 sys/read_pad/number_reg[14]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_out_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        56.381ns  (logic 21.450ns (38.045%)  route 34.931ns (61.956%))
  Logic Levels:           84  (CARRY4=39 LUT2=3 LUT3=9 LUT4=4 LUT5=8 LUT6=21)
  Clock Path Skew:        -2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 41.390 - 43.478 ) 
    Source Clock Delay      (SCD):    1.077ns = ( 22.816 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.679    21.313    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    21.437 r  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.378    22.816    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         r  sys/read_pad/number_reg[14]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.559    23.375 r  sys/read_pad/number_reg[14]_LDC/Q
                         net (fo=4, routed)           0.629    24.004    sys/read_pad/number_reg[14]_LDC_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I3_O)        0.124    24.128 r  sys/read_pad/led_out_r[7]_i_1942/O
                         net (fo=1, routed)           0.000    24.128    sys/read_pad/led_out_r[7]_i_1942_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.678 r  sys/read_pad/led_out_r_reg[7]_i_1498/CO[3]
                         net (fo=1, routed)           0.000    24.678    sys/read_pad/led_out_r_reg[7]_i_1498_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.900 f  sys/read_pad/led_out_r_reg[7]_i_973/O[0]
                         net (fo=1, routed)           0.626    25.525    sys/read_pad/ntl/led10[17]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.824 f  sys/read_pad/led_out_r[7]_i_954/O
                         net (fo=54, routed)          0.765    26.589    sys/read_pad/led_out_r_reg[3]_22
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    26.713 r  sys/read_pad/led_out_r[7]_i_1474/O
                         net (fo=3, routed)           1.121    27.834    sys/ntl/block_reg_5[2]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.232 r  sys/ntl/led_out_r_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.232    sys/ntl/led_out_r_reg[7]_i_939_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.454 r  sys/ntl/led_out_r_reg[7]_i_936/O[0]
                         net (fo=3, routed)           0.925    29.379    sys/ntl/led_out_r_reg[7]_i_936_n_7
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.299    29.678 r  sys/ntl/led_out_r[7]_i_474/O
                         net (fo=1, routed)           0.482    30.160    sys/ntl/led_out_r[7]_i_474_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.667 r  sys/ntl/led_out_r_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.667    sys/ntl/led_out_r_reg[7]_i_202_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.980 r  sys/ntl/led_out_r_reg[7]_i_1087/O[3]
                         net (fo=3, routed)           0.660    31.640    sys/ntl/led_out_r_reg[7]_i_1087_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    31.946 r  sys/ntl/led_out_r[7]_i_1610/O
                         net (fo=1, routed)           0.625    32.571    sys/ntl/led_out_r[7]_i_1610_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.121 r  sys/ntl/led_out_r_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    33.121    sys/ntl/led_out_r_reg[7]_i_1072_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.444 r  sys/ntl/led_out_r_reg[7]_i_1084/O[1]
                         net (fo=15, routed)          1.011    34.455    sys/ntl/led_out_r_reg[7]_i_1084_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.306    34.761 r  sys/ntl/led_out_r[7]_i_1954/O
                         net (fo=1, routed)           0.000    34.761    sys/ntl/led_out_r[7]_i_1954_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.162 r  sys/ntl/led_out_r_reg[7]_i_1540/CO[3]
                         net (fo=1, routed)           0.000    35.162    sys/ntl/led_out_r_reg[7]_i_1540_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.496 r  sys/ntl/led_out_r_reg[7]_i_978/O[1]
                         net (fo=3, routed)           0.813    36.308    sys/read_pad/block_reg_19[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.303    36.611 r  sys/read_pad/led_out_r[7]_i_1529/O
                         net (fo=1, routed)           0.000    36.611    sys/ntl/block_reg_69[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.009 r  sys/ntl/led_out_r_reg[7]_i_960/CO[3]
                         net (fo=1, routed)           0.000    37.009    sys/ntl/led_out_r_reg[7]_i_960_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.123 r  sys/ntl/led_out_r_reg[7]_i_520/CO[3]
                         net (fo=1, routed)           0.000    37.123    sys/ntl/led_out_r_reg[7]_i_520_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.237 r  sys/ntl/led_out_r_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.237    sys/ntl/led_out_r_reg[7]_i_208_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.465 r  sys/ntl/led_out_r_reg[7]_i_98/CO[2]
                         net (fo=3, routed)           0.422    37.888    sys/ntl/led_out_r_reg[7]_i_98_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.313    38.201 r  sys/ntl/led_out_r[7]_i_112/O
                         net (fo=117, routed)         0.865    39.066    sys/ntl/led_out_r[7]_i_112_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    39.190 r  sys/ntl/led_out_r[7]_i_1061/O
                         net (fo=49, routed)          0.574    39.763    sys/ntl/led_out_r[7]_i_1061_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    39.887 r  sys/ntl/led_out_r[7]_i_1167/O
                         net (fo=2, routed)           0.818    40.705    sys/ntl/led_out_r[7]_i_1167_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.103 r  sys/ntl/led_out_r_reg[7]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    41.103    sys/ntl/led_out_r_reg[7]_i_1200_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.217 r  sys/ntl/led_out_r_reg[7]_i_1747/CO[3]
                         net (fo=1, routed)           0.000    41.217    sys/ntl/led_out_r_reg[7]_i_1747_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.331 r  sys/ntl/led_out_r_reg[7]_i_1746/CO[3]
                         net (fo=1, routed)           0.000    41.331    sys/ntl/led_out_r_reg[7]_i_1746_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.559 f  sys/ntl/led_out_r_reg[7]_i_1342/CO[2]
                         net (fo=40, routed)          0.800    42.359    sys/ntl/led_out_r_reg[7]_i_1342_n_1
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.313    42.672 r  sys/ntl/led_out_r[7]_i_1825/O
                         net (fo=1, routed)           0.404    43.076    sys/ntl/led_out_r[7]_i_1825_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.583 r  sys/ntl/led_out_r_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    43.583    sys/ntl/led_out_r_reg[7]_i_1297_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.697 r  sys/ntl/led_out_r_reg[7]_i_1847/CO[3]
                         net (fo=1, routed)           0.000    43.697    sys/ntl/led_out_r_reg[7]_i_1847_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.010 r  sys/ntl/led_out_r_reg[7]_i_1316/O[3]
                         net (fo=5, routed)           0.705    44.715    sys/ntl/led_out_r_reg[7]_i_1316_n_4
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.334    45.049 r  sys/ntl/led_out_r[7]_i_1324/O
                         net (fo=1, routed)           0.475    45.525    sys/ntl/led_out_r[7]_i_1324_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.326    45.851 r  sys/ntl/led_out_r[7]_i_815/O
                         net (fo=1, routed)           0.000    45.851    sys/ntl/led_out_r[7]_i_815_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.401 r  sys/ntl/led_out_r_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.401    sys/ntl/led_out_r_reg[7]_i_318_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.735 r  sys/ntl/led_out_r_reg[7]_i_154/O[1]
                         net (fo=33, routed)          0.594    47.328    sys/ntl/led_out_r_reg[7]_i_154_n_6
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.303    47.631 r  sys/ntl/led_out_r[7]_i_855/O
                         net (fo=1, routed)           0.000    47.631    sys/ntl/led_out_r[7]_i_855_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.164 r  sys/ntl/led_out_r_reg[7]_i_336/CO[3]
                         net (fo=1, routed)           0.000    48.164    sys/ntl/led_out_r_reg[7]_i_336_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.487 r  sys/ntl/led_out_r_reg[7]_i_158/O[1]
                         net (fo=3, routed)           0.428    48.915    sys/ntl/led_out_r_reg[7]_i_158_n_6
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.306    49.221 r  sys/ntl/led_out_r[7]_i_339/O
                         net (fo=1, routed)           0.469    49.690    sys/ntl/led_out_r[7]_i_339_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.075 r  sys/ntl/led_out_r_reg[7]_i_159/CO[3]
                         net (fo=4, routed)           0.639    50.714    sys/ntl/led_out_r_reg[7]_i_159_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124    50.838 r  sys/ntl/led_out_r[7]_i_297/O
                         net (fo=97, routed)          0.744    51.582    sys/ntl/led_out_r[7]_i_297_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    51.706 f  sys/ntl/led_out_r[7]_i_147/O
                         net (fo=33, routed)          0.381    52.087    sys/ntl/led_out_r[7]_i_1435_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.211 r  sys/ntl/led_out_r[7]_i_437/O
                         net (fo=8, routed)           0.628    52.839    sys/ntl/led_out_r[7]_i_437_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    52.963 r  sys/ntl/led_out_r[7]_i_1440/O
                         net (fo=1, routed)           0.000    52.963    sys/ntl/led_out_r[7]_i_1440_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.495 r  sys/ntl/led_out_r_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    53.495    sys/ntl/led_out_r_reg[7]_i_896_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.808 r  sys/ntl/led_out_r_reg[7]_i_367/O[3]
                         net (fo=3, routed)           0.907    54.715    sys/ntl/led_out_r_reg[7]_i_367_n_4
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.306    55.021 f  sys/ntl/led_out_r[7]_i_366/O
                         net (fo=2, routed)           0.446    55.467    sys/ntl/led_out_r[7]_i_366_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.124    55.591 r  sys/ntl/led_out_r[7]_i_166/O
                         net (fo=2, routed)           0.827    56.418    sys/ntl/led_out_r[7]_i_166_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.542 r  sys/ntl/led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.000    56.542    sys/ntl/led_out_r[7]_i_170_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    56.918 r  sys/ntl/led_out_r_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    56.918    sys/ntl/led_out_r_reg[7]_i_73_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.035 r  sys/ntl/led_out_r_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.035    sys/ntl/led_out_r_reg[7]_i_40_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.152 r  sys/ntl/led_out_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.152    sys/ntl/led_out_r_reg[7]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.475 r  sys/ntl/led_out_l_reg[7]_i_79/O[1]
                         net (fo=7, routed)           0.723    58.198    sys/show/num_show_sign_reg_3[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.306    58.504 r  sys/show/led_out_r[7]_i_1912/O
                         net (fo=1, routed)           0.000    58.504    sys/show/led_out_r[7]_i_1912_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.054 r  sys/show/led_out_r_reg[7]_i_1404/CO[3]
                         net (fo=1, routed)           0.000    59.054    sys/show/led_out_r_reg[7]_i_1404_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.388 r  sys/show/led_out_r_reg[7]_i_871/O[1]
                         net (fo=3, routed)           0.655    60.043    sys/ntl/num_show_sign_reg_2[1]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.303    60.346 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.500    60.846    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.231 r  sys/ntl/led_out_r_reg[7]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.231    sys/ntl/led_out_r_reg[7]_i_1299_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    61.345    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  sys/ntl/led_out_r_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.459    sys/ntl/led_out_r_reg[7]_i_308_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.573 r  sys/ntl/led_out_r_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    61.573    sys/ntl/led_out_r_reg[7]_i_151_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.844 f  sys/ntl/led_out_r_reg[7]_i_68/CO[0]
                         net (fo=1, routed)           0.296    62.140    sys/ntl/led_out_r_reg[7]_i_68_n_3
    SLICE_X45Y69         LUT5 (Prop_lut5_I0_O)        0.373    62.513 r  sys/ntl/led_out_r[7]_i_39/O
                         net (fo=45, routed)          0.682    63.196    sys/ntl/led_out_r[7]_i_39_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    63.320 r  sys/ntl/led_out_l[7]_i_210/O
                         net (fo=8, routed)           1.050    64.370    sys/ntl/led_out_l[7]_i_210_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    64.494 r  sys/ntl/led_out_l[7]_i_214/O
                         net (fo=14, routed)          0.674    65.169    sys/ntl/led_out_l[7]_i_214_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    65.293 r  sys/ntl/led_out_l[3]_i_28/O
                         net (fo=1, routed)           0.350    65.642    sys/ntl/led_out_l[3]_i_28_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.124    65.766 f  sys/ntl/led_out_l[3]_i_26/O
                         net (fo=12, routed)          0.389    66.155    sys/ntl/led_out_l[3]_i_26_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    66.279 r  sys/ntl/led_out_l[7]_i_156/O
                         net (fo=11, routed)          1.171    67.451    sys/ntl/led_out_l[7]_i_156_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    67.575 f  sys/ntl/led_out_l[7]_i_191/O
                         net (fo=1, routed)           0.651    68.226    sys/ntl/led_out_l[7]_i_191_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    68.350 f  sys/ntl/led_out_l[7]_i_154/O
                         net (fo=10, routed)          0.667    69.017    sys/ntl/led_out_l[7]_i_154_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    69.141 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=13, routed)          0.901    70.042    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.150    70.192 r  sys/ntl/led_out_l[7]_i_131/O
                         net (fo=1, routed)           0.611    70.803    sys/ntl/led_out_l[7]_i_131_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.326    71.129 r  sys/ntl/led_out_l[7]_i_91/O
                         net (fo=14, routed)          0.796    71.925    sys/ntl/led_out_l[7]_i_91_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.049 f  sys/ntl/led_out_l[7]_i_103/O
                         net (fo=8, routed)           0.542    72.591    sys/ntl/led_out_l[7]_i_103_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.715 r  sys/ntl/led_out_l[7]_i_101/O
                         net (fo=13, routed)          0.806    73.521    sys/ntl/led_out_l[7]_i_101_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    73.645 f  sys/ntl/led_out_l[7]_i_77/O
                         net (fo=7, routed)           0.483    74.127    sys/ntl/led_out_l[7]_i_77_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    74.251 r  sys/ntl/led_out_l[7]_i_76/O
                         net (fo=7, routed)           0.740    74.991    sys/ntl/led_out_l[7]_i_76_n_0
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    75.115 r  sys/ntl/led_out_l[7]_i_59/O
                         net (fo=1, routed)           0.573    75.688    sys/ntl/led_out_l[7]_i_59_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    75.812 r  sys/ntl/led_out_l[7]_i_34/O
                         net (fo=14, routed)          0.950    76.763    sys/ntl/led_out_l[7]_i_34_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    76.887 r  sys/ntl/led_out_l[7]_i_33/O
                         net (fo=7, routed)           0.842    77.729    sys/ntl/led_out_l[7]_i_33_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I1_O)        0.124    77.853 r  sys/ntl/led_out_l[7]_i_15/O
                         net (fo=4, routed)           0.662    78.515    sys/ntl/led_out_l[7]_i_15_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.124    78.639 r  sys/ntl/led_out_l[7]_i_4/O
                         net (fo=2, routed)           0.434    79.073    sys/ntl/led_out_l_reg[7]_1
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.124    79.197 r  sys/ntl/led_out_l[7]_i_1/O
                         net (fo=1, routed)           0.000    79.197    sys/show/p_reg[0]_0[6]
    SLICE_X46Y72         FDRE                                         r  sys/show/led_out_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.390    sys/show/cpu_clk
    SLICE_X46Y72         FDRE                                         r  sys/show/led_out_l_reg[7]/C
                         clock pessimism              0.547    41.937    
                         clock uncertainty           -0.175    41.762    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.077    41.839    sys/show/led_out_l_reg[7]
  -------------------------------------------------------------------
                         required time                         41.839    
                         arrival time                         -79.197    
  -------------------------------------------------------------------
                         slack                                -37.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sys/value_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            regs/data_reg[15][25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.186ns (8.673%)  route 1.959ns (91.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.558    -0.625    sys/cpu_clk
    SLICE_X41Y31         FDRE                                         r  sys/value_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  sys/value_out_reg[25]/Q
                         net (fo=7, routed)           1.959     1.475    inst_mem/value_out_reg[31][25]
    SLICE_X36Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.520 r  inst_mem/data[25][25]_i_1/O
                         net (fo=3, routed)           0.000     1.520    regs/value_out_reg[25]_5
    SLICE_X36Y31         FDRE                                         r  regs/data_reg[15][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.038    -0.650    sys/cpu_clk
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.056    -0.594 r  sys/ctrl_cpu_clk_BUFG_inst_i_1/O
                         net (fo=6, routed)           0.447    -0.147    ctrl_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  ctrl_cpu_clk_BUFG_inst/O
                         net (fo=1088, routed)        0.823     0.705    regs/ctrl_cpu_clk_BUFG
    SLICE_X36Y31         FDRE                                         r  regs/data_reg[15][25]/C
                         clock pessimism              0.506     1.210    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.091     1.301    regs/data_reg[15][25]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sys/show/p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/show/led_show_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.226ns (40.942%)  route 0.326ns (59.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.553    -0.630    sys/show/cpu_clk
    SLICE_X37Y67         FDRE                                         r  sys/show/p_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  sys/show/p_reg[1]/Q
                         net (fo=30, routed)          0.149    -0.353    sys/show/Q[1]
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.098    -0.255 r  sys/show/led_show[0]_i_1/O
                         net (fo=1, routed)           0.177    -0.078    sys/show/led_show[0]_i_1_n_0
    SLICE_X32Y67         FDRE                                         r  sys/show/led_show_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.819    -0.869    sys/show/cpu_clk
    SLICE_X32Y67         FDRE                                         r  sys/show/led_show_reg[0]/C
                         clock pessimism              0.501    -0.368    
    SLICE_X32Y67         FDRE (Hold_fdre_C_D)         0.070    -0.298    sys/show/led_show_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sys/value_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            regs/data_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.186ns (8.505%)  route 2.001ns (91.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.555    -0.628    sys/cpu_clk
    SLICE_X36Y21         FDRE                                         r  sys/value_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  sys/value_out_reg[6]/Q
                         net (fo=7, routed)           2.001     1.514    inst_mem/value_out_reg[31][6]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.559 r  inst_mem/data[11][6]_i_1/O
                         net (fo=3, routed)           0.000     1.559    regs/value_out_reg[6]_2
    SLICE_X36Y17         FDRE                                         r  regs/data_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.038    -0.650    sys/cpu_clk
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.056    -0.594 r  sys/ctrl_cpu_clk_BUFG_inst_i_1/O
                         net (fo=6, routed)           0.447    -0.147    ctrl_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  ctrl_cpu_clk_BUFG_inst/O
                         net (fo=1088, routed)        0.824     0.706    regs/ctrl_cpu_clk_BUFG
    SLICE_X36Y17         FDRE                                         r  regs/data_reg[11][6]/C
                         clock pessimism              0.506     1.211    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.092     1.303    regs/data_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys/blink_switch_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/blink_switch_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.627    sys/cpu_clk
    SLICE_X31Y62         FDRE                                         r  sys/blink_switch_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  sys/blink_switch_count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.368    sys/blink_switch_count_reg[23]
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.260 r  sys/blink_switch_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.260    sys/blink_switch_count_reg[20]_i_1_n_4
    SLICE_X31Y62         FDRE                                         r  sys/blink_switch_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.823    -0.865    sys/cpu_clk
    SLICE_X31Y62         FDRE                                         r  sys/blink_switch_count_reg[23]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.105    -0.522    sys/blink_switch_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys/blink_switch_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/blink_switch_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.558    -0.625    sys/cpu_clk
    SLICE_X31Y59         FDRE                                         r  sys/blink_switch_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  sys/blink_switch_count_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.366    sys/blink_switch_count_reg[11]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  sys/blink_switch_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    sys/blink_switch_count_reg[8]_i_1_n_4
    SLICE_X31Y59         FDRE                                         r  sys/blink_switch_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.862    sys/cpu_clk
    SLICE_X31Y59         FDRE                                         r  sys/blink_switch_count_reg[11]/C
                         clock pessimism              0.237    -0.625    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.105    -0.520    sys/blink_switch_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys/blink_switch_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/blink_switch_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.557    -0.626    sys/cpu_clk
    SLICE_X31Y60         FDRE                                         r  sys/blink_switch_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sys/blink_switch_count_reg[15]/Q
                         net (fo=2, routed)           0.118    -0.367    sys/blink_switch_count_reg[15]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  sys/blink_switch_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    sys/blink_switch_count_reg[12]_i_1_n_4
    SLICE_X31Y60         FDRE                                         r  sys/blink_switch_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.863    sys/cpu_clk
    SLICE_X31Y60         FDRE                                         r  sys/blink_switch_count_reg[15]/C
                         clock pessimism              0.237    -0.626    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.105    -0.521    sys/blink_switch_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys/blink_switch_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/blink_switch_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.557    -0.626    sys/cpu_clk
    SLICE_X31Y61         FDRE                                         r  sys/blink_switch_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sys/blink_switch_count_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.367    sys/blink_switch_count_reg[19]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  sys/blink_switch_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    sys/blink_switch_count_reg[16]_i_1_n_4
    SLICE_X31Y61         FDRE                                         r  sys/blink_switch_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.863    sys/cpu_clk
    SLICE_X31Y61         FDRE                                         r  sys/blink_switch_count_reg[19]/C
                         clock pessimism              0.237    -0.626    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.105    -0.521    sys/blink_switch_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys/blink_switch_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/blink_switch_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.555    -0.628    sys/cpu_clk
    SLICE_X31Y63         FDRE                                         r  sys/blink_switch_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  sys/blink_switch_count_reg[27]/Q
                         net (fo=2, routed)           0.118    -0.369    sys/blink_switch_count_reg[27]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.261 r  sys/blink_switch_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.261    sys/blink_switch_count_reg[24]_i_1_n_4
    SLICE_X31Y63         FDRE                                         r  sys/blink_switch_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.822    -0.866    sys/cpu_clk
    SLICE_X31Y63         FDRE                                         r  sys/blink_switch_count_reg[27]/C
                         clock pessimism              0.238    -0.628    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.105    -0.523    sys/blink_switch_count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys/blink_switch_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/blink_switch_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.558    -0.625    sys/cpu_clk
    SLICE_X31Y57         FDRE                                         r  sys/blink_switch_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  sys/blink_switch_count_reg[3]/Q
                         net (fo=2, routed)           0.118    -0.366    sys/blink_switch_count_reg[3]
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  sys/blink_switch_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.258    sys/blink_switch_count_reg[0]_i_2_n_4
    SLICE_X31Y57         FDRE                                         r  sys/blink_switch_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.862    sys/cpu_clk
    SLICE_X31Y57         FDRE                                         r  sys/blink_switch_count_reg[3]/C
                         clock pessimism              0.237    -0.625    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.105    -0.520    sys/blink_switch_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys/blink_switch_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/blink_switch_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.558    -0.625    sys/cpu_clk
    SLICE_X31Y58         FDRE                                         r  sys/blink_switch_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  sys/blink_switch_count_reg[7]/Q
                         net (fo=2, routed)           0.118    -0.366    sys/blink_switch_count_reg[7]
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  sys/blink_switch_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    sys/blink_switch_count_reg[4]_i_1_n_4
    SLICE_X31Y58         FDRE                                         r  sys/blink_switch_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.862    sys/cpu_clk
    SLICE_X31Y58         FDRE                                         r  sys/blink_switch_count_reg[7]/C
                         clock pessimism              0.237    -0.625    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.105    -0.520    sys/blink_switch_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_wiz_0
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         43.478      41.323     BUFGCTRL_X0Y16   clk_adj/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         43.478      41.323     BUFGCTRL_X0Y0    ctrl_cpu_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         43.478      42.229     MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X31Y59     sys/blink_switch_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X47Y35     sys/block_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X48Y35     cpu_mode_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X54Y38     cpu_step_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X54Y38     cpu_step_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X54Y38     cpu_step_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X46Y22     pc_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y35     cpu_mode_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X14Y37     sys/light_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X13Y37     sys/light_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X14Y37     sys/light_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X13Y39     sys/light_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X14Y37     sys/light_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X13Y39     sys/light_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X13Y37     sys/light_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X13Y39     sys/light_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X12Y37     sys/light_reg[22]/C
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X38Y43     sys/read_pad/number_reg[25]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X47Y37     sys/read_pad/number_reg[7]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X34Y54     sys/read_pad/digit_reg[1]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X34Y55     sys/read_pad/digit_reg[2]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X14Y47     sys/read_pad/multiplier_reg[11]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X34Y49     sys/read_pad/multiplier_reg[17]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X35Y50     sys/read_pad/multiplier_reg[19]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X12Y44     sys/read_pad/multiplier_reg[3]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X14Y43     sys/read_pad/multiplier_reg[6]_P/PRE
High Pulse Width  Slow    FDPE/PRE            n/a            0.500         21.739      21.239     SLICE_X15Y44     sys/read_pad/multiplier_reg[8]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_clk_wiz_0
  To Clock:  uart_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.493ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.952ns (15.073%)  route 5.364ns (84.927%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -1.397    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.941 r  u/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          1.939     0.998    u/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.122 r  u/inst/upg_inst/s_axi_wdata[0]_i_5/O
                         net (fo=1, routed)           1.024     2.146    u/inst/upg_inst/s_axi_wdata[0]_i_5_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.270 f  u/inst/upg_inst/s_axi_wdata[0]_i_4/O
                         net (fo=1, routed)           1.308     3.578    u/inst/upg_inst/s_axi_wdata[0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I4_O)        0.124     3.702 f  u/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           1.093     4.795    u/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.919 r  u/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.919    u/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X49Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.449    97.940    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.640    98.580    
                         clock uncertainty           -0.199    98.381    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.031    98.412    u/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         98.412    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                 93.493    

Slack (MET) :             93.841ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.378ns (24.108%)  route 4.338ns (75.892%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 97.939 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     3.394    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.518 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.802     4.320    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    97.939    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.626    98.565    
                         clock uncertainty           -0.199    98.366    
    SLICE_X49Y15         FDCE (Setup_fdce_C_CE)      -0.205    98.161    u/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         98.161    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                 93.841    

Slack (MET) :             93.841ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.378ns (24.108%)  route 4.338ns (75.892%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 97.939 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     3.394    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.518 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.802     4.320    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    97.939    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.626    98.565    
                         clock uncertainty           -0.199    98.366    
    SLICE_X49Y15         FDCE (Setup_fdce_C_CE)      -0.205    98.161    u/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         98.161    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                 93.841    

Slack (MET) :             93.841ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.378ns (24.108%)  route 4.338ns (75.892%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 97.939 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     3.394    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.518 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.802     4.320    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    97.939    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.626    98.565    
                         clock uncertainty           -0.199    98.366    
    SLICE_X49Y15         FDCE (Setup_fdce_C_CE)      -0.205    98.161    u/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         98.161    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                 93.841    

Slack (MET) :             93.841ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.378ns (24.108%)  route 4.338ns (75.892%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 97.939 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     3.394    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.518 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.802     4.320    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    97.939    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.626    98.565    
                         clock uncertainty           -0.199    98.366    
    SLICE_X49Y15         FDCE (Setup_fdce_C_CE)      -0.205    98.161    u/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         98.161    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                 93.841    

Slack (MET) :             93.900ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.378ns (24.361%)  route 4.278ns (75.639%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 97.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     3.391    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.515 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.745     4.261    u/inst/upg_inst/s_axi_wdata
    SLICE_X47Y12         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    97.938    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.626    98.564    
                         clock uncertainty           -0.199    98.365    
    SLICE_X47Y12         FDRE (Setup_fdre_C_CE)      -0.205    98.160    u/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         98.160    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                 93.900    

Slack (MET) :             93.900ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.378ns (24.361%)  route 4.278ns (75.639%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 97.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     3.391    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.515 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.745     4.261    u/inst/upg_inst/s_axi_wdata
    SLICE_X47Y12         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    97.938    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.626    98.564    
                         clock uncertainty           -0.199    98.365    
    SLICE_X47Y12         FDRE (Setup_fdre_C_CE)      -0.205    98.160    u/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         98.160    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                 93.900    

Slack (MET) :             94.060ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.378ns (24.834%)  route 4.171ns (75.166%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 97.941 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     3.394    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.518 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.635     4.153    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    97.941    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y14         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.640    98.581    
                         clock uncertainty           -0.199    98.382    
    SLICE_X50Y14         FDCE (Setup_fdce_C_CE)      -0.169    98.213    u/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         98.213    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 94.060    

Slack (MET) :             94.106ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.378ns (25.272%)  route 4.075ns (74.728%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     3.391    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.515 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.542     4.057    u/inst/upg_inst/s_axi_wdata
    SLICE_X49Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.449    97.940    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.626    98.566    
                         clock uncertainty           -0.199    98.367    
    SLICE_X49Y14         FDRE (Setup_fdre_C_CE)      -0.205    98.162    u/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         98.162    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 94.106    

Slack (MET) :             94.106ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_wiz_0 rise@100.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.378ns (25.272%)  route 4.075ns (74.728%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.396ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -3.058    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -1.396    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.918 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     0.101    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.325     0.426 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.817     1.242    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.327     1.569 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.871     2.440    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.564 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     3.391    u/inst/upg_inst/uart_wen5_out
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.515 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.542     4.057    u/inst/upg_inst/s_axi_wdata
    SLICE_X49Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.021    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    94.813 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.400    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.491 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.449    97.940    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.626    98.566    
                         clock uncertainty           -0.199    98.367    
    SLICE_X49Y14         FDRE (Setup_fdre_C_CE)      -0.205    98.162    u/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         98.162    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 94.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.620    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.369    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.834    -0.854    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.603    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.486    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.620    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.369    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.834    -0.854    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.252    -0.603    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.494    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.616    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.409    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X48Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.851    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.616    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.075    -0.541    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.618    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y12         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/Q
                         net (fo=9, routed)           0.099    -0.377    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.332 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X52Y12         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835    -0.853    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y12         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.249    -0.605    
    SLICE_X52Y12         FDRE (Hold_fdre_C_D)         0.121    -0.484    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.547%)  route 0.121ns (42.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.616    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X52Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.121    -0.331    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X50Y8          SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838    -0.850    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y8          SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism              0.251    -0.600    
    SLICE_X50Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.491    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/s_axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566    -0.617    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  u/inst/upg_inst/s_axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u/inst/upg_inst/s_axi_araddr_reg[3]/Q
                         net (fo=2, routed)           0.061    -0.391    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.045    -0.346 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X53Y11         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.851    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y11         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.248    -0.604    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.092    -0.512    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X44Y10         FDSE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.478 f  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/Q
                         net (fo=8, routed)           0.085    -0.392    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg_n_0_[2]
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.045    -0.347 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_i_1/O
                         net (fo=1, routed)           0.000    -0.347    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read0
    SLICE_X45Y10         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.834    -0.854    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X45Y10         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                         clock pessimism              0.249    -0.606    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.092    -0.514    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.366%)  route 0.206ns (55.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.616    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X50Y7          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.206    -0.246    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X50Y8          SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838    -0.850    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y8          SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.251    -0.600    
    SLICE_X50Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.417    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.616    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y7          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/Q
                         net (fo=2, routed)           0.121    -0.354    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1
    SLICE_X53Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838    -0.850    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                         clock pessimism              0.251    -0.600    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.075    -0.525    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.257%)  route 0.145ns (43.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.616    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.145    -0.330    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/scndry_out
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.045    -0.285 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/SERIAL_TO_PARALLEL[1].fifo_din[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_26_out
    SLICE_X50Y7          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.717    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838    -0.850    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X50Y7          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                         clock pessimism              0.272    -0.579    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.121    -0.458    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y12     u/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y12     u/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X51Y12     u/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y15     u/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X51Y14     u/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y14     u/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y11     u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y10     u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clk_adj/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y7      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y7      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y9      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

Setup :           31  Failing Endpoints,  Worst Slack       -0.720ns,  Total Violation       -9.210ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.615ns  (logic 1.148ns (24.875%)  route 3.467ns (75.125%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 302.276 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.084   302.437    inst_mem/cpu_step_reg[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124   302.561 r  inst_mem/pc[1]_i_2/O
                         net (fo=1, routed)           0.536   303.097    inst_mem/pc[1]_i_2_n_0
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.124   303.221 r  inst_mem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000   303.221    inst_mem_n_136
    SLICE_X46Y22         FDRE                                         r  pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.437   302.276    cpu_clk
    SLICE_X46Y22         FDRE                                         r  pc_reg[1]/C
                         clock pessimism              0.462   302.739    
                         clock uncertainty           -0.319   302.420    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.081   302.501    pc_reg[1]
  -------------------------------------------------------------------
                         required time                        302.501    
                         arrival time                        -303.221    
  -------------------------------------------------------------------
                         slack                                 -0.720    

Slack (VIOLATED) :        -0.685ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.576ns  (logic 1.148ns (25.088%)  route 3.428ns (74.912%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 302.276 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 f  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 f  pc[31]_i_3/O
                         net (fo=5, routed)           0.520   301.072    sys/cpu_mode_reg
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.326   301.398 r  sys/pc[1]_i_4/O
                         net (fo=1, routed)           0.867   302.265    inst_mem/cpu_step_reg[0]_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124   302.389 f  inst_mem/pc[1]_i_3/O
                         net (fo=2, routed)           0.669   303.058    inst_mem/pc[1]_i_3_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.124   303.182 r  inst_mem/pc[0]_i_1/O
                         net (fo=1, routed)           0.000   303.182    inst_mem_n_135
    SLICE_X46Y22         FDRE                                         r  pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.437   302.276    cpu_clk
    SLICE_X46Y22         FDRE                                         r  pc_reg[0]/C
                         clock pessimism              0.462   302.739    
                         clock uncertainty           -0.319   302.420    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.077   302.497    pc_reg[0]
  -------------------------------------------------------------------
                         required time                        302.497    
                         arrival time                        -303.182    
  -------------------------------------------------------------------
                         slack                                 -0.685    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.111ns  (logic 0.900ns (21.894%)  route 3.211ns (78.106%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 302.277 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.364   302.717    sys_n_351
    SLICE_X53Y24         FDRE                                         r  pc_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.438   302.277    cpu_clk
    SLICE_X53Y24         FDRE                                         r  pc_reg[18]/C
                         clock pessimism              0.462   302.740    
                         clock uncertainty           -0.319   302.421    
    SLICE_X53Y24         FDRE (Setup_fdre_C_CE)      -0.205   302.216    pc_reg[18]
  -------------------------------------------------------------------
                         required time                        302.216    
                         arrival time                        -302.717    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.111ns  (logic 0.900ns (21.894%)  route 3.211ns (78.106%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 302.277 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.364   302.717    sys_n_351
    SLICE_X53Y24         FDRE                                         r  pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.438   302.277    cpu_clk
    SLICE_X53Y24         FDRE                                         r  pc_reg[19]/C
                         clock pessimism              0.462   302.740    
                         clock uncertainty           -0.319   302.421    
    SLICE_X53Y24         FDRE (Setup_fdre_C_CE)      -0.205   302.216    pc_reg[19]
  -------------------------------------------------------------------
                         required time                        302.216    
                         arrival time                        -302.717    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.111ns  (logic 0.900ns (21.894%)  route 3.211ns (78.106%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 302.277 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.364   302.717    sys_n_351
    SLICE_X53Y24         FDRE                                         r  pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.438   302.277    cpu_clk
    SLICE_X53Y24         FDRE                                         r  pc_reg[20]/C
                         clock pessimism              0.462   302.740    
                         clock uncertainty           -0.319   302.421    
    SLICE_X53Y24         FDRE (Setup_fdre_C_CE)      -0.205   302.216    pc_reg[20]
  -------------------------------------------------------------------
                         required time                        302.216    
                         arrival time                        -302.717    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.063ns  (logic 0.900ns (22.150%)  route 3.163ns (77.850%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 302.280 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.316   302.669    sys_n_351
    SLICE_X51Y22         FDRE                                         r  pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.441   302.280    cpu_clk
    SLICE_X51Y22         FDRE                                         r  pc_reg[10]/C
                         clock pessimism              0.462   302.743    
                         clock uncertainty           -0.319   302.424    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.205   302.219    pc_reg[10]
  -------------------------------------------------------------------
                         required time                        302.219    
                         arrival time                        -302.669    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.063ns  (logic 0.900ns (22.150%)  route 3.163ns (77.850%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 302.280 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.316   302.669    sys_n_351
    SLICE_X51Y22         FDRE                                         r  pc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.441   302.280    cpu_clk
    SLICE_X51Y22         FDRE                                         r  pc_reg[14]/C
                         clock pessimism              0.462   302.743    
                         clock uncertainty           -0.319   302.424    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.205   302.219    pc_reg[14]
  -------------------------------------------------------------------
                         required time                        302.219    
                         arrival time                        -302.669    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.063ns  (logic 0.900ns (22.150%)  route 3.163ns (77.850%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 302.280 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.316   302.669    sys_n_351
    SLICE_X51Y22         FDRE                                         r  pc_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.441   302.280    cpu_clk
    SLICE_X51Y22         FDRE                                         r  pc_reg[15]/C
                         clock pessimism              0.462   302.743    
                         clock uncertainty           -0.319   302.424    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.205   302.219    pc_reg[15]
  -------------------------------------------------------------------
                         required time                        302.219    
                         arrival time                        -302.669    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.063ns  (logic 0.900ns (22.150%)  route 3.163ns (77.850%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 302.280 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.316   302.669    sys_n_351
    SLICE_X51Y22         FDRE                                         r  pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.441   302.280    cpu_clk
    SLICE_X51Y22         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.462   302.743    
                         clock uncertainty           -0.319   302.424    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.205   302.219    pc_reg[9]
  -------------------------------------------------------------------
                         required time                        302.219    
                         arrival time                        -302.669    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 rise@304.348ns - uart_clk_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        4.020ns  (logic 0.900ns (22.387%)  route 3.120ns (77.613%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 302.276 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.394ns = ( 298.606 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    D15                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993   300.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   302.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950   295.275 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   296.942    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   297.038 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568   298.606    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456   299.062 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           1.372   300.434    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.118   300.552 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.475   301.027    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.326   301.353 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          1.273   302.626    sys_n_351
    SLICE_X49Y24         FDRE                                         r  pc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                    304.348   304.348 r  
    D15                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859   305.207 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   306.368    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208   299.161 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   300.748    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   300.839 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.437   302.276    cpu_clk
    SLICE_X49Y24         FDRE                                         r  pc_reg[16]/C
                         clock pessimism              0.462   302.739    
                         clock uncertainty           -0.319   302.420    
    SLICE_X49Y24         FDRE (Setup_fdre_C_CE)      -0.205   302.215    pc_reg[16]
  -------------------------------------------------------------------
                         required time                        302.215    
                         arrival time                        -302.626    
  -------------------------------------------------------------------
                         slack                                 -0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.492%)  route 0.606ns (76.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.173 r  cpu_mode_i_1/O
                         net (fo=1, routed)           0.000     0.173    cpu_mode_i_1_n_0
    SLICE_X48Y35         FDRE                                         r  cpu_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.833    -0.855    cpu_clk
    SLICE_X48Y35         FDRE                                         r  cpu_mode_reg/C
                         clock pessimism              0.553    -0.302    
                         clock uncertainty            0.319     0.017    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.091     0.108    cpu_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_step_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.296ns (19.666%)  route 1.209ns (80.334%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.603     0.779    sys/cpu_mode_reg
    SLICE_X54Y38         LUT6 (Prop_lut6_I4_O)        0.107     0.886 r  sys/cpu_step[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    sys_n_348
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.837    -0.851    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
                         clock pessimism              0.553    -0.298    
                         clock uncertainty            0.319     0.021    
    SLICE_X54Y38         FDRE (Hold_fdre_C_D)         0.121     0.142    cpu_step_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.296ns (21.388%)  route 1.088ns (78.612%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.181     0.357    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.107     0.464 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          0.301     0.765    sys_n_351
    SLICE_X52Y28         FDRE                                         r  pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.827    -0.861    cpu_clk
    SLICE_X52Y28         FDRE                                         r  pc_reg[25]/C
                         clock pessimism              0.553    -0.308    
                         clock uncertainty            0.319     0.011    
    SLICE_X52Y28         FDRE (Hold_fdre_C_CE)       -0.016    -0.005    pc_reg[25]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_step_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.296ns (19.065%)  route 1.257ns (80.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.651     0.827    sys/cpu_mode_reg
    SLICE_X54Y38         LUT6 (Prop_lut6_I4_O)        0.107     0.934 r  sys/cpu_step[1]_i_1/O
                         net (fo=1, routed)           0.000     0.934    sys_n_347
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.837    -0.851    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[1]/C
                         clock pessimism              0.553    -0.298    
                         clock uncertainty            0.319     0.021    
    SLICE_X54Y38         FDRE (Hold_fdre_C_D)         0.121     0.142    cpu_step_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_step_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.296ns (18.603%)  route 1.295ns (81.397%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.689     0.865    sys/cpu_mode_reg
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.107     0.972 r  sys/cpu_step[0]_i_1/O
                         net (fo=1, routed)           0.000     0.972    sys_n_349
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.837    -0.851    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[0]/C
                         clock pessimism              0.553    -0.298    
                         clock uncertainty            0.319     0.021    
    SLICE_X54Y38         FDRE (Hold_fdre_C_D)         0.120     0.141    cpu_step_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.296ns (20.495%)  route 1.148ns (79.505%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.181     0.357    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.107     0.464 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          0.361     0.826    sys_n_351
    SLICE_X53Y28         FDSE                                         r  pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.827    -0.861    cpu_clk
    SLICE_X53Y28         FDSE                                         r  pc_reg[22]/C
                         clock pessimism              0.553    -0.308    
                         clock uncertainty            0.319     0.011    
    SLICE_X53Y28         FDSE (Hold_fdse_C_CE)       -0.039    -0.028    pc_reg[22]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.296ns (20.495%)  route 1.148ns (79.505%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.181     0.357    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.107     0.464 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          0.361     0.826    sys_n_351
    SLICE_X53Y28         FDRE                                         r  pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.827    -0.861    cpu_clk
    SLICE_X53Y28         FDRE                                         r  pc_reg[24]/C
                         clock pessimism              0.553    -0.308    
                         clock uncertainty            0.319     0.011    
    SLICE_X53Y28         FDRE (Hold_fdre_C_CE)       -0.039    -0.028    pc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.296ns (20.495%)  route 1.148ns (79.505%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.181     0.357    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.107     0.464 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          0.361     0.826    sys_n_351
    SLICE_X53Y28         FDRE                                         r  pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.827    -0.861    cpu_clk
    SLICE_X53Y28         FDRE                                         r  pc_reg[27]/C
                         clock pessimism              0.553    -0.308    
                         clock uncertainty            0.319     0.011    
    SLICE_X53Y28         FDRE (Hold_fdre_C_CE)       -0.039    -0.028    pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.296ns (19.929%)  route 1.189ns (80.071%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.181     0.357    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.107     0.464 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          0.402     0.867    sys_n_351
    SLICE_X54Y27         FDRE                                         r  pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.862    cpu_clk
    SLICE_X54Y27         FDRE                                         r  pc_reg[30]/C
                         clock pessimism              0.553    -0.309    
                         clock uncertainty            0.319     0.010    
    SLICE_X54Y27         FDRE (Hold_fdre_C_CE)       -0.016    -0.006    pc_reg[30]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - uart_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.296ns (19.568%)  route 1.217ns (80.432%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.208    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.619    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  u/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  u/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=2, routed)           0.606     0.128    uart_done
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.176 r  pc[31]_i_3/O
                         net (fo=5, routed)           0.181     0.357    sys/cpu_mode_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.107     0.464 r  sys/pc[31]_i_1/O
                         net (fo=32, routed)          0.430     0.894    sys_n_351
    SLICE_X53Y27         FDRE                                         r  pc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.862    cpu_clk
    SLICE_X53Y27         FDRE                                         r  pc_reg[26]/C
                         clock pessimism              0.553    -0.309    
                         clock uncertainty            0.319     0.010    
    SLICE_X53Y27         FDRE (Hold_fdre_C_CE)       -0.039    -0.029    pc_reg[26]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 regs/read_data1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/multiplier_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.101ns  (logic 1.582ns (12.076%)  route 11.519ns (87.924%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 22.654 - 21.739 ) 
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.226    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.725 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.058    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.962 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         2.067    -0.895    sys/cpu_clk
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.124    -0.771 r  sys/ctrl_cpu_clk_BUFG_inst_i_1/O
                         net (fo=6, routed)           0.976     0.205    ctrl_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.301 r  ctrl_cpu_clk_BUFG_inst/O
                         net (fo=1088, routed)        1.552     1.853    regs/ctrl_cpu_clk_BUFG
    SLICE_X40Y21         FDRE                                         r  regs/read_data1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     2.309 f  regs/read_data1_reg[10]/Q
                         net (fo=22, routed)          2.925     5.234    regs/Q[10]
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.358 f  regs/light[31]_i_11/O
                         net (fo=1, routed)           0.667     6.025    regs/light[31]_i_11_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.149 f  regs/light[31]_i_9/O
                         net (fo=1, routed)           0.877     7.025    regs/light[31]_i_9_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.149 r  regs/light[31]_i_6/O
                         net (fo=1, routed)           1.025     8.174    regs/light[31]_i_6_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  regs/light[31]_i_3/O
                         net (fo=5, routed)           1.478     9.776    regs/sleep_reg[0]
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.152     9.928 r  regs/block_i_2/O
                         net (fo=3, routed)           1.125    11.053    regs/syscall_reg_write
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.379 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    13.302    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    13.454 f  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.500    14.954    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X13Y42         LDCE                                         f  sys/read_pad/multiplier_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    22.598 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.760    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    16.552 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    18.139    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.230 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    19.812    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    19.912 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.491    21.403    regs/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I0_O)        0.100    21.503 r  regs/multiplier[28]_C_i_9/O
                         net (fo=29, routed)          1.151    22.654    sys/read_pad/cpu_step_reg[0]
    SLICE_X13Y42         LDCE                                         f  sys/read_pad/multiplier_reg[0]_LDC/G  (IS_INVERTED)
                         clock pessimism              0.547    23.201    
                         clock uncertainty           -0.175    23.026    
    SLICE_X13Y42         LDCE (Recov_ldce_G_CLR)     -0.604    22.422    sys/read_pad/multiplier_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[26]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        8.117ns  (logic 2.289ns (28.199%)  route 5.828ns (71.801%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 42.815 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.281    28.625    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124    28.749 r  sys/read_pad/number_reg[3]_LDC_i_9/O
                         net (fo=1, routed)           0.000    28.749    sys/read_pad/number_reg[3]_LDC_i_9_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.150 r  sys/read_pad/number_reg[3]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.150    sys/read_pad/number_reg[3]_LDC_i_4_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.264 r  sys/read_pad/number_reg[7]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.264    sys/read_pad/number_reg[7]_LDC_i_4_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  sys/read_pad/number_reg[11]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.378    sys/read_pad/number_reg[11]_LDC_i_4_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  sys/read_pad/number_reg[15]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.492    sys/read_pad/number_reg[15]_LDC_i_4_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.606 r  sys/read_pad/number_reg[19]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.606    sys/read_pad/number_reg[19]_LDC_i_4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.720 r  sys/read_pad/number_reg[23]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.720    sys/read_pad/number_reg[23]_LDC_i_4_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.959 r  sys/read_pad/number_reg[27]_LDC_i_4/O[2]
                         net (fo=2, routed)           1.298    31.257    regs/number3[26]
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.330    31.587 f  regs/number_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           1.249    32.836    sys/read_pad/cpu_step_reg[0]_11
    SLICE_X47Y44         LDCE                                         f  sys/read_pad/number_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.617    42.269    regs/num_read_reset
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.100    42.369 f  regs/number_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.446    42.815    sys/read_pad/cpu_step_reg[0]_10
    SLICE_X47Y44         LDCE                                         f  sys/read_pad/number_reg[26]_LDC/G
                         clock pessimism              0.722    43.537    
                         clock uncertainty           -0.175    43.362    
    SLICE_X47Y44         LDCE (Recov_ldce_G_CLR)     -0.607    42.755    sys/read_pad/number_reg[26]_LDC
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -32.836    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[21]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        7.812ns  (logic 2.273ns (29.095%)  route 5.539ns (70.905%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.618ns = ( 42.861 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.281    28.625    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124    28.749 r  sys/read_pad/number_reg[3]_LDC_i_9/O
                         net (fo=1, routed)           0.000    28.749    sys/read_pad/number_reg[3]_LDC_i_9_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.150 r  sys/read_pad/number_reg[3]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.150    sys/read_pad/number_reg[3]_LDC_i_4_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.264 r  sys/read_pad/number_reg[7]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.264    sys/read_pad/number_reg[7]_LDC_i_4_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  sys/read_pad/number_reg[11]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.378    sys/read_pad/number_reg[11]_LDC_i_4_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  sys/read_pad/number_reg[15]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.492    sys/read_pad/number_reg[15]_LDC_i_4_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.606 r  sys/read_pad/number_reg[19]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.606    sys/read_pad/number_reg[19]_LDC_i_4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.940 r  sys/read_pad/number_reg[23]_LDC_i_4/O[1]
                         net (fo=2, routed)           1.142    31.081    regs/number3[21]
    SLICE_X37Y43         LUT5 (Prop_lut5_I0_O)        0.333    31.414 f  regs/number_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           1.117    32.531    sys/read_pad/cpu_step_reg[0]_21
    SLICE_X37Y43         LDCE                                         f  sys/read_pad/number_reg[21]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.763    42.415    regs/num_read_reset
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.100    42.515 f  regs/number_reg[21]_LDC_i_1/O
                         net (fo=2, routed)           0.346    42.861    sys/read_pad/cpu_step_reg[0]_20
    SLICE_X37Y43         LDCE                                         f  sys/read_pad/number_reg[21]_LDC/G
                         clock pessimism              0.722    43.582    
                         clock uncertainty           -0.175    43.408    
    SLICE_X37Y43         LDCE (Recov_ldce_G_CLR)     -0.608    42.800    sys/read_pad/number_reg[21]_LDC
  -------------------------------------------------------------------
                         required time                         42.800    
                         arrival time                         -32.531    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[29]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        8.085ns  (logic 2.497ns (30.883%)  route 5.588ns (69.117%))
  Logic Levels:           10  (CARRY4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.208ns = ( 43.270 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.332    28.676    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.800 r  sys/read_pad/number_reg[3]_LDC_i_5/O
                         net (fo=1, routed)           0.000    28.800    sys/read_pad/number_reg[3]_LDC_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.201 r  sys/read_pad/number_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.201    sys/read_pad/number_reg[3]_LDC_i_3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  sys/read_pad/number_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.315    sys/read_pad/number_reg[7]_LDC_i_3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  sys/read_pad/number_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.429    sys/read_pad/number_reg[11]_LDC_i_3_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  sys/read_pad/number_reg[15]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.543    sys/read_pad/number_reg[15]_LDC_i_3_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.657 r  sys/read_pad/number_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.657    sys/read_pad/number_reg[19]_LDC_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.771 r  sys/read_pad/number_reg[23]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.771    sys/read_pad/number_reg[23]_LDC_i_3_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.885 r  sys/read_pad/number_reg[27]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.885    sys/read_pad/number_reg[27]_LDC_i_3_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.219 r  sys/read_pad/number_reg[31]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.978    31.197    regs/number2[29]
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.329    31.526 f  regs/number_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           1.278    32.804    sys/read_pad/cpu_step_reg[0]_5
    SLICE_X39Y48         LDCE                                         f  sys/read_pad/number_reg[29]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.947    42.598    regs/num_read_reset
    SLICE_X38Y45         LUT5 (Prop_lut5_I1_O)        0.100    42.698 f  regs/number_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.572    43.270    sys/read_pad/cpu_step_reg[0]_4
    SLICE_X39Y48         LDCE                                         f  sys/read_pad/number_reg[29]_LDC/G
                         clock pessimism              0.722    43.992    
                         clock uncertainty           -0.175    43.818    
    SLICE_X39Y48         LDCE (Recov_ldce_G_CLR)     -0.609    43.209    sys/read_pad/number_reg[29]_LDC
  -------------------------------------------------------------------
                         required time                         43.209    
                         arrival time                         -32.804    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.407ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[27]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        7.882ns  (logic 2.367ns (30.029%)  route 5.515ns (69.971%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 43.073 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.281    28.625    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124    28.749 r  sys/read_pad/number_reg[3]_LDC_i_9/O
                         net (fo=1, routed)           0.000    28.749    sys/read_pad/number_reg[3]_LDC_i_9_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.150 r  sys/read_pad/number_reg[3]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.150    sys/read_pad/number_reg[3]_LDC_i_4_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.264 r  sys/read_pad/number_reg[7]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.264    sys/read_pad/number_reg[7]_LDC_i_4_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  sys/read_pad/number_reg[11]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.378    sys/read_pad/number_reg[11]_LDC_i_4_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  sys/read_pad/number_reg[15]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.492    sys/read_pad/number_reg[15]_LDC_i_4_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.606 r  sys/read_pad/number_reg[19]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.606    sys/read_pad/number_reg[19]_LDC_i_4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.720 r  sys/read_pad/number_reg[23]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.720    sys/read_pad/number_reg[23]_LDC_i_4_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.033 r  sys/read_pad/number_reg[27]_LDC_i_4/O[3]
                         net (fo=2, routed)           1.296    31.328    regs/number3[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.334    31.662 f  regs/number_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.938    32.601    sys/read_pad/cpu_step_reg[0]_9
    SLICE_X36Y48         LDCE                                         f  sys/read_pad/number_reg[27]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.897    42.548    regs/num_read_reset
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.100    42.648 f  regs/number_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.425    43.073    sys/read_pad/cpu_step_reg[0]_8
    SLICE_X36Y48         LDCE                                         f  sys/read_pad/number_reg[27]_LDC/G
                         clock pessimism              0.722    43.795    
                         clock uncertainty           -0.175    43.620    
    SLICE_X36Y48         LDCE (Recov_ldce_G_CLR)     -0.613    43.007    sys/read_pad/number_reg[27]_LDC
  -------------------------------------------------------------------
                         required time                         43.007    
                         arrival time                         -32.601    
  -------------------------------------------------------------------
                         slack                                 10.407    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[17]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        7.869ns  (logic 2.155ns (27.386%)  route 5.714ns (72.614%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 43.073 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.281    28.625    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124    28.749 r  sys/read_pad/number_reg[3]_LDC_i_9/O
                         net (fo=1, routed)           0.000    28.749    sys/read_pad/number_reg[3]_LDC_i_9_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.150 r  sys/read_pad/number_reg[3]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.150    sys/read_pad/number_reg[3]_LDC_i_4_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.264 r  sys/read_pad/number_reg[7]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.264    sys/read_pad/number_reg[7]_LDC_i_4_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  sys/read_pad/number_reg[11]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.378    sys/read_pad/number_reg[11]_LDC_i_4_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  sys/read_pad/number_reg[15]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.492    sys/read_pad/number_reg[15]_LDC_i_4_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.826 r  sys/read_pad/number_reg[19]_LDC_i_4/O[1]
                         net (fo=2, routed)           1.176    31.002    regs/number3[17]
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.331 f  regs/number_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           1.257    32.588    sys/read_pad/cpu_step_reg[0]_29
    SLICE_X47Y39         LDCE                                         f  sys/read_pad/number_reg[17]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.630    42.282    regs/num_read_reset
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.100    42.382 f  regs/number_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.691    43.073    sys/read_pad/cpu_step_reg[0]_28
    SLICE_X47Y39         LDCE                                         f  sys/read_pad/number_reg[17]_LDC/G
                         clock pessimism              0.722    43.795    
                         clock uncertainty           -0.175    43.620    
    SLICE_X47Y39         LDCE (Recov_ldce_G_CLR)     -0.609    43.011    sys/read_pad/number_reg[17]_LDC
  -------------------------------------------------------------------
                         required time                         43.011    
                         arrival time                         -32.588    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.504ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[30]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        7.918ns  (logic 2.401ns (30.325%)  route 5.517ns (69.675%))
  Logic Levels:           10  (CARRY4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.278ns = ( 43.200 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.281    28.625    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124    28.749 r  sys/read_pad/number_reg[3]_LDC_i_9/O
                         net (fo=1, routed)           0.000    28.749    sys/read_pad/number_reg[3]_LDC_i_9_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.150 r  sys/read_pad/number_reg[3]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.150    sys/read_pad/number_reg[3]_LDC_i_4_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.264 r  sys/read_pad/number_reg[7]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.264    sys/read_pad/number_reg[7]_LDC_i_4_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  sys/read_pad/number_reg[11]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.378    sys/read_pad/number_reg[11]_LDC_i_4_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  sys/read_pad/number_reg[15]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.492    sys/read_pad/number_reg[15]_LDC_i_4_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.606 r  sys/read_pad/number_reg[19]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.606    sys/read_pad/number_reg[19]_LDC_i_4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.720 r  sys/read_pad/number_reg[23]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.720    sys/read_pad/number_reg[23]_LDC_i_4_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  sys/read_pad/number_reg[27]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.834    sys/read_pad/number_reg[27]_LDC_i_4_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.073 r  sys/read_pad/number_reg[31]_LDC_i_4/O[2]
                         net (fo=2, routed)           1.151    31.223    regs/number3[30]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.328    31.551 f  regs/number_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           1.085    32.636    sys/read_pad/cpu_step_reg[0]_3
    SLICE_X41Y46         LDCE                                         f  sys/read_pad/number_reg[30]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.897    42.549    regs/num_read_reset
    SLICE_X36Y46         LUT5 (Prop_lut5_I1_O)        0.100    42.649 f  regs/number_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           0.552    43.200    sys/read_pad/cpu_step_reg[0]_2
    SLICE_X41Y46         LDCE                                         f  sys/read_pad/number_reg[30]_LDC/G
                         clock pessimism              0.722    43.922    
                         clock uncertainty           -0.175    43.747    
    SLICE_X41Y46         LDCE (Recov_ldce_G_CLR)     -0.607    43.140    sys/read_pad/number_reg[30]_LDC
  -------------------------------------------------------------------
                         required time                         43.140    
                         arrival time                         -32.636    
  -------------------------------------------------------------------
                         slack                                 10.504    

Slack (MET) :             10.562ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[28]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        7.984ns  (logic 2.383ns (29.849%)  route 5.601ns (70.151%))
  Logic Levels:           10  (CARRY4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 43.330 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.281    28.625    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124    28.749 r  sys/read_pad/number_reg[3]_LDC_i_9/O
                         net (fo=1, routed)           0.000    28.749    sys/read_pad/number_reg[3]_LDC_i_9_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.150 r  sys/read_pad/number_reg[3]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.150    sys/read_pad/number_reg[3]_LDC_i_4_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.264 r  sys/read_pad/number_reg[7]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.264    sys/read_pad/number_reg[7]_LDC_i_4_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  sys/read_pad/number_reg[11]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.378    sys/read_pad/number_reg[11]_LDC_i_4_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  sys/read_pad/number_reg[15]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.492    sys/read_pad/number_reg[15]_LDC_i_4_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.606 r  sys/read_pad/number_reg[19]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.606    sys/read_pad/number_reg[19]_LDC_i_4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.720 r  sys/read_pad/number_reg[23]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.720    sys/read_pad/number_reg[23]_LDC_i_4_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  sys/read_pad/number_reg[27]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.834    sys/read_pad/number_reg[27]_LDC_i_4_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.056 r  sys/read_pad/number_reg[31]_LDC_i_4/O[0]
                         net (fo=2, routed)           1.099    31.155    regs/number3[28]
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.327    31.482 f  regs/number_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           1.220    32.702    sys/read_pad/cpu_step_reg[0]_7
    SLICE_X48Y44         LDCE                                         f  sys/read_pad/number_reg[28]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.766    42.418    regs/num_read_reset
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.100    42.518 f  regs/number_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           0.812    43.330    sys/read_pad/cpu_step_reg[0]_6
    SLICE_X48Y44         LDCE                                         f  sys/read_pad/number_reg[28]_LDC/G
                         clock pessimism              0.722    44.051    
                         clock uncertainty           -0.175    43.877    
    SLICE_X48Y44         LDCE (Recov_ldce_G_CLR)     -0.613    43.264    sys/read_pad/number_reg[28]_LDC
  -------------------------------------------------------------------
                         required time                         43.264    
                         arrival time                         -32.702    
  -------------------------------------------------------------------
                         slack                                 10.562    

Slack (MET) :             10.590ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        7.408ns  (logic 1.931ns (26.066%)  route 5.477ns (73.934%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 42.777 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.332    28.676    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.800 r  sys/read_pad/number_reg[3]_LDC_i_5/O
                         net (fo=1, routed)           0.000    28.800    sys/read_pad/number_reg[3]_LDC_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.201 r  sys/read_pad/number_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.201    sys/read_pad/number_reg[3]_LDC_i_3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  sys/read_pad/number_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.315    sys/read_pad/number_reg[7]_LDC_i_3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.649 r  sys/read_pad/number_reg[11]_LDC_i_3/O[1]
                         net (fo=2, routed)           1.308    30.957    regs/number2[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I3_O)        0.333    31.290 f  regs/number_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.837    32.127    sys/read_pad/cpu_step_reg[0]_45
    SLICE_X39Y37         LDCE                                         f  sys/read_pad/number_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.442    42.094    regs/num_read_reset
    SLICE_X36Y37         LUT5 (Prop_lut5_I1_O)        0.100    42.194 f  regs/number_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.583    42.777    sys/read_pad/cpu_step_reg[0]_44
    SLICE_X39Y37         LDCE                                         f  sys/read_pad/number_reg[9]_LDC/G
                         clock pessimism              0.722    43.499    
                         clock uncertainty           -0.175    43.324    
    SLICE_X39Y37         LDCE (Recov_ldce_G_CLR)     -0.608    42.716    sys/read_pad/number_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         42.716    
                         arrival time                         -32.127    
  -------------------------------------------------------------------
                         slack                                 10.590    

Slack (MET) :             10.595ns  (required time - arrival time)
  Source:                 sys/read_pad/multiplier_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[25]_LDC/CLR
                            (recovery check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 rise@43.478ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        7.462ns  (logic 2.387ns (31.990%)  route 5.075ns (68.010%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.642ns = ( 42.836 - 43.478 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 24.719 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    D15                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.993    22.732 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.965    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    17.014 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    18.681    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.777 f  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.733    20.510    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.634 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          1.923    22.557    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.152    22.709 r  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          1.190    23.899    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.326    24.225 r  sys/read_pad/multiplier_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.494    24.719    sys/read_pad/multiplier_reg[3]_LDC_i_1_n_0
    SLICE_X12Y41         LDCE                                         r  sys/read_pad/multiplier_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         LDCE (EnToQ_ldce_G_Q)        0.625    25.344 r  sys/read_pad/multiplier_reg[3]_LDC/Q
                         net (fo=23, routed)          3.281    28.625    sys/read_pad/multiplier_reg[3]_LDC_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124    28.749 r  sys/read_pad/number_reg[3]_LDC_i_9/O
                         net (fo=1, routed)           0.000    28.749    sys/read_pad/number_reg[3]_LDC_i_9_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.150 r  sys/read_pad/number_reg[3]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.150    sys/read_pad/number_reg[3]_LDC_i_4_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.264 r  sys/read_pad/number_reg[7]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.264    sys/read_pad/number_reg[7]_LDC_i_4_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  sys/read_pad/number_reg[11]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.378    sys/read_pad/number_reg[11]_LDC_i_4_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  sys/read_pad/number_reg[15]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.492    sys/read_pad/number_reg[15]_LDC_i_4_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.606 r  sys/read_pad/number_reg[19]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.606    sys/read_pad/number_reg[19]_LDC_i_4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.720 r  sys/read_pad/number_reg[23]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.720    sys/read_pad/number_reg[23]_LDC_i_4_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.054 r  sys/read_pad/number_reg[27]_LDC_i_4/O[1]
                         net (fo=2, routed)           0.942    30.995    regs/number3[25]
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.333    31.328 f  regs/number_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.852    32.180    sys/read_pad/cpu_step_reg[0]_13
    SLICE_X37Y44         LDCE                                         f  sys/read_pad/number_reg[25]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     43.478    43.478 r  
    D15                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.859    44.337 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    45.499    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    38.291 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.878    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.969 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         1.582    41.552    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.100    41.652 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.616    42.268    regs/num_read_reset
    SLICE_X37Y42         LUT5 (Prop_lut5_I1_O)        0.100    42.368 f  regs/number_reg[25]_LDC_i_1/O
                         net (fo=2, routed)           0.469    42.836    sys/read_pad/cpu_step_reg[0]_12
    SLICE_X37Y44         LDCE                                         f  sys/read_pad/number_reg[25]_LDC/G
                         clock pessimism              0.722    43.558    
                         clock uncertainty           -0.175    43.383    
    SLICE_X37Y44         LDCE (Recov_ldce_G_CLR)     -0.608    42.775    sys/read_pad/number_reg[25]_LDC
  -------------------------------------------------------------------
                         required time                         42.775    
                         arrival time                         -32.180    
  -------------------------------------------------------------------
                         slack                                 10.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 sys/read_pad/multiplier_reg[0]_LDC/G
                            (negative level-sensitive latch clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/multiplier_reg[1]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.208ns (16.455%)  route 1.056ns (83.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.635    -0.548    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.503 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.768     0.265    regs/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I0_O)        0.045     0.310 f  regs/multiplier[28]_C_i_9/O
                         net (fo=29, routed)          0.553     0.863    sys/read_pad/cpu_step_reg[0]
    SLICE_X13Y42         LDCE                                         r  sys/read_pad/multiplier_reg[0]_LDC/G  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         LDCE (EnToQ_ldce_G_Q)        0.163     1.026 r  sys/read_pad/multiplier_reg[0]_LDC/Q
                         net (fo=21, routed)          0.173     1.198    sys/read_pad/multiplier_reg[0]_LDC_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.243 f  sys/read_pad/multiplier_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.883     2.127    sys/read_pad/multiplier_reg[1]_LDC_i_2_n_0
    SLICE_X15Y42         LDCE                                         f  sys/read_pad/multiplier_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.956     0.235    sys/read_pad/num_read_reset
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.055     0.290 f  sys/read_pad/multiplier_reg[23]_LDC_i_4/O
                         net (fo=28, routed)          0.675     0.966    sys/read_pad/multiplier_reg[0]_LDC_i_2_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I3_O)        0.134     1.100 f  sys/read_pad/multiplier_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.316     1.415    sys/read_pad/multiplier_reg[1]_LDC_i_1_n_0
    SLICE_X15Y42         LDCE                                         f  sys/read_pad/multiplier_reg[1]_LDC/G
                         clock pessimism              0.218     1.633    
    SLICE_X15Y42         LDCE (Remov_ldce_G_CLR)     -0.092     1.541    sys/read_pad/multiplier_reg[1]_LDC
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[14]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.257ns (11.987%)  route 1.887ns (88.013%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.308     1.164    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.048     1.212 f  regs/number_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.316     1.527    sys/read_pad/cpu_step_reg[0]_35
    SLICE_X41Y39         LDCE                                         f  sys/read_pad/number_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.345    -0.375    regs/num_read_reset
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.056    -0.319 f  regs/number_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.633     0.314    sys/read_pad/cpu_step_reg[0]_34
    SLICE_X41Y39         LDCE                                         f  sys/read_pad/number_reg[14]_LDC/G
                         clock pessimism              0.506     0.820    
    SLICE_X41Y39         LDCE (Remov_ldce_G_CLR)     -0.158     0.662    sys/read_pad/number_reg[14]_LDC
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[19]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.257ns (11.470%)  route 1.984ns (88.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.317ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.407     1.263    regs/num_read_reset
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.048     1.311 f  regs/number_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.313     1.624    sys/read_pad/cpu_step_reg[0]_25
    SLICE_X37Y42         LDCE                                         f  sys/read_pad/number_reg[19]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.459    -0.262    regs/num_read_reset
    SLICE_X37Y42         LUT5 (Prop_lut5_I1_O)        0.056    -0.206 f  regs/number_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           0.523     0.317    sys/read_pad/cpu_step_reg[0]_24
    SLICE_X37Y42         LDCE                                         f  sys/read_pad/number_reg[19]_LDC/G
                         clock pessimism              0.506     0.823    
    SLICE_X37Y42         LDCE (Remov_ldce_G_CLR)     -0.154     0.669    sys/read_pad/number_reg[19]_LDC
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[18]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.257ns (11.894%)  route 1.904ns (88.106%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.146ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.357     1.213    regs/num_read_reset
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.048     1.261 f  regs/number_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.284     1.544    sys/read_pad/cpu_step_reg[0]_27
    SLICE_X42Y44         LDCE                                         f  sys/read_pad/number_reg[18]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.399    -0.322    regs/num_read_reset
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.056    -0.266 f  regs/number_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           0.411     0.146    sys/read_pad/cpu_step_reg[0]_26
    SLICE_X42Y44         LDCE                                         f  sys/read_pad/number_reg[18]_LDC/G
                         clock pessimism              0.506     0.651    
    SLICE_X42Y44         LDCE (Remov_ldce_G_CLR)     -0.129     0.522    sys/read_pad/number_reg[18]_LDC
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[24]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.257ns (11.393%)  route 1.999ns (88.607%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.218ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.498     1.354    regs/num_read_reset
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.048     1.402 f  regs/number_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.238     1.639    sys/read_pad/cpu_step_reg[0]_15
    SLICE_X38Y48         LDCE                                         f  sys/read_pad/number_reg[24]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.560    -0.161    regs/num_read_reset
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.056    -0.105 f  regs/number_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.322     0.218    sys/read_pad/cpu_step_reg[0]_14
    SLICE_X38Y48         LDCE                                         f  sys/read_pad/number_reg[24]_LDC/G
                         clock pessimism              0.506     0.723    
    SLICE_X38Y48         LDCE (Remov_ldce_G_CLR)     -0.129     0.594    sys/read_pad/number_reg[24]_LDC
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[20]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.258ns (12.142%)  route 1.867ns (87.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.116ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.358     1.214    regs/num_read_reset
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.049     1.263 f  regs/number_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.246     1.508    sys/read_pad/cpu_step_reg[0]_23
    SLICE_X43Y44         LDCE                                         f  sys/read_pad/number_reg[20]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.400    -0.321    regs/num_read_reset
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.056    -0.265 f  regs/number_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           0.380     0.116    sys/read_pad/cpu_step_reg[0]_22
    SLICE_X43Y44         LDCE                                         f  sys/read_pad/number_reg[20]_LDC/G
                         clock pessimism              0.506     0.622    
    SLICE_X43Y44         LDCE (Remov_ldce_G_CLR)     -0.159     0.463    sys/read_pad/number_reg[20]_LDC
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[6]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.253ns (12.785%)  route 1.726ns (87.215%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.271     1.127    regs/num_read_reset
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.044     1.171 f  regs/number_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.191     1.362    sys/read_pad/cpu_step_reg[0]_51
    SLICE_X40Y34         LDCE                                         f  sys/read_pad/number_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.311    -0.409    regs/num_read_reset
    SLICE_X36Y35         LUT5 (Prop_lut5_I1_O)        0.056    -0.353 f  regs/number_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.294    -0.059    sys/read_pad/cpu_step_reg[0]_50
    SLICE_X40Y34         LDCE                                         f  sys/read_pad/number_reg[6]_LDC/G
                         clock pessimism              0.506     0.447    
    SLICE_X40Y34         LDCE (Remov_ldce_G_CLR)     -0.159     0.288    sys/read_pad/number_reg[6]_LDC
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[0]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.257ns (12.367%)  route 1.821ns (87.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.001ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.292     1.148    regs/num_read_reset
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.048     1.196 f  regs/number_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.266     1.461    sys/read_pad/cpu_step_reg[0]_63
    SLICE_X42Y31         LDCE                                         f  sys/read_pad/number_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.330    -0.391    regs/num_read_reset
    SLICE_X36Y34         LUT5 (Prop_lut5_I1_O)        0.056    -0.335 f  regs/number_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.336     0.001    sys/read_pad/cpu_step_reg[0]_62
    SLICE_X42Y31         LDCE                                         f  sys/read_pad/number_reg[0]_LDC/G
                         clock pessimism              0.506     0.507    
    SLICE_X42Y31         LDCE (Remov_ldce_G_CLR)     -0.129     0.378    sys/read_pad/number_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[22]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.258ns (11.803%)  route 1.928ns (88.197%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.408     1.264    regs/num_read_reset
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.049     1.313 f  regs/number_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.257     1.569    sys/read_pad/cpu_step_reg[0]_19
    SLICE_X35Y37         LDCE                                         f  sys/read_pad/number_reg[22]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.460    -0.261    regs/num_read_reset
    SLICE_X37Y42         LUT5 (Prop_lut5_I1_O)        0.056    -0.205 f  regs/number_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.339     0.134    sys/read_pad/cpu_step_reg[0]_18
    SLICE_X35Y37         LDCE                                         f  sys/read_pad/number_reg[22]_LDC/G
                         clock pessimism              0.506     0.640    
    SLICE_X35Y37         LDCE (Remov_ldce_G_CLR)     -0.159     0.481    sys/read_pad/number_reg[22]_LDC
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 cpu_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            sys/read_pad/number_reg[12]_LDC/CLR
                            (removal check against falling-edge clock cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.257ns (12.345%)  route 1.825ns (87.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.017ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.697 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.208    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.566    -0.617    cpu_clk
    SLICE_X54Y38         FDRE                                         r  cpu_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  cpu_step_reg[2]/Q
                         net (fo=12, routed)          1.263     0.811    regs/cpu_step_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.856 f  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.363     1.219    regs/num_read_reset
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.048     1.267 f  regs/number_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.198     1.465    sys/read_pad/cpu_step_reg[0]_39
    SLICE_X38Y40         LDCE                                         f  sys/read_pad/number_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    D15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clk_adj/inst/input_clk_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.251 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    clk_adj/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clk_adj/inst/clkout1_buf/O
                         net (fo=254, routed)         0.912    -0.777    regs/cpu_clk
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.056    -0.721 r  regs/multiplier_reg[7]_LDC_i_4/O
                         net (fo=68, routed)          0.410    -0.310    regs/num_read_reset
    SLICE_X38Y40         LUT5 (Prop_lut5_I1_O)        0.056    -0.254 f  regs/number_reg[12]_LDC_i_1/O
                         net (fo=2, routed)           0.238    -0.017    sys/read_pad/cpu_step_reg[0]_38
    SLICE_X38Y40         LDCE                                         f  sys/read_pad/number_reg[12]_LDC/G
                         clock pessimism              0.506     0.489    
    SLICE_X38Y40         LDCE (Remov_ldce_G_CLR)     -0.133     0.356    sys/read_pad/number_reg[12]_LDC
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  1.109    





