[INF:CM0023] Creating log file ../../build/tests/TaskDeclTypes/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<59> s<58> l<1:1>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<56> c<1> s<55> l<1:1> el<1:12>
n<simutil_memload> u<4> t<StringConst> p<49> s<12> l<2:8> el<2:23>
n<> u<5> t<TfPortDir_Inp> p<11> s<8> l<3:5> el<3:10>
n<> u<6> t<String_type> p<7> l<3:11> el<3:17>
n<> u<7> t<Data_type> p<8> c<6> l<3:11> el<3:17>
n<> u<8> t<Data_type_or_implicit> p<11> c<7> s<10> l<3:11> el<3:17>
n<file> u<9> t<StringConst> p<10> l<3:18> el<3:22>
n<> u<10> t<List_of_tf_variable_identifiers> p<11> c<9> l<3:18> el<3:22>
n<> u<11> t<Tf_port_declaration> p<12> c<5> l<3:5> el<3:23>
n<> u<12> t<Tf_item_declaration> p<49> c<11> s<31> l<3:5> el<3:23>
n<> u<13> t<TfPortDir_Inp> p<30> s<16> l<4:5> el<4:10>
n<> u<14> t<IntegerAtomType_Int> p<15> l<4:11> el<4:14>
n<> u<15> t<Data_type> p<16> c<14> l<4:11> el<4:14>
n<> u<16> t<Data_type_or_implicit> p<30> c<15> s<29> l<4:11> el<4:14>
n<files> u<17> t<StringConst> p<29> s<28> l<4:15> el<4:20>
n<1> u<18> t<IntConst> p<19> l<4:23> el<4:24>
n<> u<19> t<Primary_literal> p<20> c<18> l<4:23> el<4:24>
n<> u<20> t<Constant_primary> p<21> c<19> l<4:23> el<4:24>
n<> u<21> t<Constant_expression> p<26> c<20> s<25> l<4:23> el<4:24>
n<0> u<22> t<IntConst> p<23> l<4:25> el<4:26>
n<> u<23> t<Primary_literal> p<24> c<22> l<4:25> el<4:26>
n<> u<24> t<Constant_primary> p<25> c<23> l<4:25> el<4:26>
n<> u<25> t<Constant_expression> p<26> c<24> l<4:25> el<4:26>
n<> u<26> t<Constant_range> p<27> c<21> l<4:23> el<4:26>
n<> u<27> t<Unpacked_dimension> p<28> c<26> l<4:22> el<4:27>
n<> u<28> t<Variable_dimension> p<29> c<27> l<4:22> el<4:27>
n<> u<29> t<List_of_tf_variable_identifiers> p<30> c<17> l<4:15> el<4:27>
n<> u<30> t<Tf_port_declaration> p<31> c<13> l<4:5> el<4:29>
n<> u<31> t<Tf_item_declaration> p<49> c<30> s<47> l<4:5> el<4:29>
n<> u<32> t<TfPortDir_Inp> p<46> s<43> l<5:5> el<5:10>
n<1> u<33> t<IntConst> p<34> l<5:12> el<5:13>
n<> u<34> t<Primary_literal> p<35> c<33> l<5:12> el<5:13>
n<> u<35> t<Constant_primary> p<36> c<34> l<5:12> el<5:13>
n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<5:12> el<5:13>
n<0> u<37> t<IntConst> p<38> l<5:14> el<5:15>
n<> u<38> t<Primary_literal> p<39> c<37> l<5:14> el<5:15>
n<> u<39> t<Constant_primary> p<40> c<38> l<5:14> el<5:15>
n<> u<40> t<Constant_expression> p<41> c<39> l<5:14> el<5:15>
n<> u<41> t<Constant_range> p<42> c<36> l<5:12> el<5:15>
n<> u<42> t<Packed_dimension> p<43> c<41> l<5:11> el<5:16>
n<> u<43> t<Data_type_or_implicit> p<46> c<42> s<45> l<5:11> el<5:16>
n<implic> u<44> t<StringConst> p<45> l<5:18> el<5:24>
n<> u<45> t<List_of_tf_variable_identifiers> p<46> c<44> l<5:18> el<5:24>
n<> u<46> t<Tf_port_declaration> p<47> c<32> l<5:5> el<5:25>
n<> u<47> t<Tf_item_declaration> p<49> c<46> s<48> l<5:5> el<5:25>
n<> u<48> t<Endtask> p<49> l<6:3> el<6:10>
n<> u<49> t<Task_body_declaration> p<50> c<4> l<2:8> el<6:10>
n<> u<50> t<Task_declaration> p<51> c<49> l<2:3> el<6:10>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<2:3> el<6:10>
n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<2:3> el<6:10>
n<> u<53> t<Module_common_item> p<54> c<52> l<2:3> el<6:10>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<2:3> el<6:10>
n<> u<55> t<Non_port_module_item> p<56> c<54> l<2:3> el<6:10>
n<> u<56> t<Module_declaration> p<57> c<3> l<1:1> el<7:10>
n<> u<57> t<Description> p<58> c<56> l<1:1> el<7:10>
n<> u<58> t<Source_text> p<59> c<57> l<1:1> el<7:10>
n<> u<59> t<Top_level_rule> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/TaskDeclTypes/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/TaskDeclTypes/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/TaskDeclTypes/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiTaskFunc:
  \_task: (work@top.simutil_memload), line:2:3, endln:6:10, parent:work@top
    |vpiVisibility:1
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiIODecl:
    \_io_decl: (file), line:3:18, endln:3:22, parent:work@top.simutil_memload
      |vpiName:file
      |vpiDirection:1
      |vpiTypedef:
      \_string_typespec: , line:3:11, endln:3:17
    |vpiIODecl:
    \_io_decl: (files), line:4:15, endln:4:20, parent:work@top.simutil_memload
      |vpiName:files
      |vpiDirection:1
      |vpiRange:
      \_range: , line:4:23, endln:4:26
        |vpiLeftRange:
        \_constant: , line:4:23, endln:4:24
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
        |vpiRightRange:
        \_constant: , line:4:25, endln:4:26
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:4:11, endln:4:14
    |vpiIODecl:
    \_io_decl: (implic), line:5:18, endln:5:24, parent:work@top.simutil_memload
      |vpiName:implic
      |vpiDirection:1
      |vpiTypedef:
      \_packed_array_typespec: , line:5:11, endln:5:16
        |vpiIndexTypespec:
        \_int_typespec: 
        |vpiRange:
        \_range: , line:5:12, endln:5:15
          |vpiLeftRange:
          \_constant: , line:5:12, endln:5:13
            |vpiConstType:9
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
          |vpiRightRange:
          \_constant: , line:5:14, endln:5:15
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:7:10, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiTaskFunc:
  \_task: (work@top.simutil_memload), line:2:3, endln:6:10, parent:work@top
    |vpiVisibility:1
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiIODecl:
    \_io_decl: (file), line:3:18, endln:3:22, parent:work@top.simutil_memload
      |vpiName:file
      |vpiDirection:1
      |vpiTypedef:
      \_string_typespec: , line:3:11, endln:3:17
    |vpiIODecl:
    \_io_decl: (files), line:4:15, endln:4:20, parent:work@top.simutil_memload
      |vpiName:files
      |vpiDirection:1
      |vpiRange:
      \_range: , line:4:23, endln:4:26, parent:files
        |vpiLeftRange:
        \_constant: , line:4:23, endln:4:24
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
        |vpiRightRange:
        \_constant: , line:4:25, endln:4:26
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:4:11, endln:4:14
    |vpiIODecl:
    \_io_decl: (implic), line:5:18, endln:5:24, parent:work@top.simutil_memload
      |vpiName:implic
      |vpiDirection:1
      |vpiTypedef:
      \_packed_array_typespec: , line:5:11, endln:5:16
        |vpiIndexTypespec:
        \_int_typespec: 
        |vpiRange:
        \_range: , line:5:12, endln:5:15
          |vpiLeftRange:
          \_constant: , line:5:12, endln:5:13
            |vpiConstType:9
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
          |vpiRightRange:
          \_constant: , line:5:14, endln:5:15
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

