// Seed: 3959159693
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    output tri id_4,
    input supply1 id_5,
    output wor id_6
);
  assign id_3 = id_1 ==? id_0;
  reg id_8;
  reg id_9, id_10;
  initial begin : LABEL_0
    id_8 <= -1'd0;
  end
  logic id_11;
  always @(posedge id_9++or id_2) if (-1) id_9 <= 1'b0;
  localparam id_12 = 1, id_13 = id_1 - id_1, id_14 = id_10 - -1, id_15 = 1;
  assign id_3  = id_8;
  assign id_10 = -1 | 1 & 1 | id_1 | -1 * id_13;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    output wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    input supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    input uwire id_12,
    output uwire id_13,
    input wire id_14,
    input uwire id_15,
    output logic id_16,
    output supply1 id_17,
    output wand id_18,
    output wor id_19,
    input supply0 id_20,
    input tri id_21
);
  assign id_3 = id_6;
  final begin : LABEL_0
    id_16 <= id_0 == -1 < -1;
  end
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_19,
      id_11,
      id_20,
      id_4
  );
  assign modCall_1.id_13 = 0;
endmodule
