NDFramePage.OnPageTitleLoaded("SystemVerilogModule:up_1553","up_1553");NDSummary.OnSummaryLoaded("SystemVerilogModule:up_1553",[["SystemVerilog","SystemVerilog"]],[["Groups","Group"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[8,0,1,"up_1553"],[15,0,4,"DIVISOR","DIVISOR"],[31,0,4,"FIFO_DEPTH","FIFO_DEPTH"],[68,0,4,"DATA_BITS","DATA_BITS"],[5,0,0,"Register Information","Register_Information"],[20,0,2,"RX_FIFO_REG","RX_FIFO_REG"],[29,0,2,"TX_FIFO_REG","TX_FIFO_REG"],[74,0,2,"STATUS_REG","STATUS_REG"],[34,0,3,"Status Register Bits","Status_Register_Bits"],[35,0,3,,"PC"],[41,0,3,,"DI"],[51,0,3,,"Delay"],[78,0,3,,"irq_en"],[53,0,3,,"tx_full"],[54,0,3,,"tx_empty"],[55,0,3,,"rx_full"],[56,0,3,,"rx_valid"],[77,0,2,"CONTROL_REG","CONTROL_REG"],[58,0,3,"Control Register Bits","Control_Register_Bits"],[43,0,3,,"ENABLE_INTR_BIT"],[45,0,3,,"RESET_RX_BIT"],[49,0,3,,"RESET_TX_BIT"]]);