/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [9:0] _04_;
  wire [5:0] _05_;
  reg [31:0] _06_;
  wire [7:0] _07_;
  wire [4:0] _08_;
  wire [5:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [34:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[90] ? in_data[69] : in_data[68];
  assign celloutsig_1_4z = in_data[100] ? celloutsig_1_1z[5] : celloutsig_1_3z;
  assign celloutsig_1_5z = in_data[145] ? celloutsig_1_2z : celloutsig_1_4z;
  assign celloutsig_1_7z = celloutsig_1_1z[27] ? celloutsig_1_3z : celloutsig_1_0z;
  assign celloutsig_0_12z = celloutsig_0_2z[13] ? _00_ : in_data[34];
  assign celloutsig_0_14z = celloutsig_0_5z[4] ? celloutsig_0_5z[1] : celloutsig_0_12z;
  assign celloutsig_0_18z = celloutsig_0_0z ? _01_ : celloutsig_0_17z;
  assign celloutsig_1_6z = ~((in_data[167] | celloutsig_1_0z) & (celloutsig_1_3z | in_data[117]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[45] | in_data[9]));
  assign celloutsig_1_8z = { celloutsig_1_1z[32:30], celloutsig_1_6z } + { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_7z, _04_[8:5], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_13z } + celloutsig_1_17z;
  assign celloutsig_0_13z = { _05_[5], celloutsig_0_4z } + celloutsig_0_2z[7:2];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 32'd0;
    else _06_ <= { in_data[48:18], celloutsig_0_29z };
  reg [7:0] _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 8'h00;
    else _23_ <= { in_data[32:31], celloutsig_0_4z, celloutsig_0_3z };
  assign { _07_[7:3], _05_[5], _07_[1:0] } = _23_;
  reg [23:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 24'h000000;
    else _24_ <= _06_[24:1];
  assign out_data[23:0] = _24_;
  reg [4:0] _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 5'h00;
    else _25_ <= celloutsig_0_2z[4:0];
  assign { _08_[4], _02_, _08_[2:0] } = _25_;
  reg [3:0] _26_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _26_ <= 4'h0;
    else _26_ <= { celloutsig_1_8z[1:0], celloutsig_1_9z, celloutsig_1_6z };
  assign _04_[8:5] = _26_;
  reg [5:0] _27_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 6'h00;
    else _27_ <= { celloutsig_0_5z[5:1], celloutsig_0_1z };
  assign { _00_, _09_[4:3], _03_[2:1], _01_ } = _27_;
  assign celloutsig_0_5z = celloutsig_0_2z[11:6] & celloutsig_0_2z[12:7];
  assign celloutsig_0_29z = { celloutsig_0_23z[12:3], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_24z } || celloutsig_0_16z[15:2];
  assign celloutsig_1_3z = in_data[190:186] || { celloutsig_1_1z[16:14], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_1z[9:2], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z } || { celloutsig_1_1z[25:24], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_11z } || in_data[117:101];
  assign celloutsig_0_9z = _07_[6:4] || in_data[78:76];
  assign celloutsig_0_24z = { celloutsig_0_22z[21:18], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_3z } || { celloutsig_0_13z[5:2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_12z = in_data[182:150] != { celloutsig_1_1z[29:3], celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_17z[7:4], celloutsig_1_0z } != { celloutsig_1_8z[3:1], celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[29:27], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, _08_[4], _02_, _08_[2:0] } != celloutsig_0_2z[15:4];
  assign celloutsig_1_1z = - { in_data[184:152], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = - { in_data[182:178], celloutsig_1_2z };
  assign celloutsig_1_17z = - { in_data[136:128], celloutsig_1_5z };
  assign celloutsig_0_16z = - { celloutsig_0_5z[5:4], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_22z = - { in_data[90:69], celloutsig_0_15z };
  assign celloutsig_0_23z = - { celloutsig_0_2z[19:2], celloutsig_0_11z };
  assign celloutsig_0_3z = & in_data[77:75];
  assign celloutsig_0_64z = ~^ { _03_[2:1], _01_ };
  assign celloutsig_0_21z = ~^ { _07_[3], _05_[5], _07_[1:0] };
  assign celloutsig_0_2z = { in_data[46:34], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[25:6];
  assign celloutsig_0_4z = { in_data[84:82], celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_2z[15:12], celloutsig_0_1z };
  assign celloutsig_1_0z = ~((in_data[163] & in_data[119]) | (in_data[119] & in_data[150]));
  assign celloutsig_1_2z = ~((in_data[143] & in_data[117]) | (in_data[113] & celloutsig_1_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_0z & celloutsig_0_4z[4]) | (celloutsig_0_11z & celloutsig_0_5z[0]));
  assign celloutsig_0_17z = ~((_08_[0] & celloutsig_0_5z[3]) | (celloutsig_0_11z & celloutsig_0_4z[1]));
  assign _03_[0] = _01_;
  assign { _04_[9], _04_[4:0] } = { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_13z };
  assign _05_[4:0] = celloutsig_0_4z;
  assign _07_[2] = _05_[5];
  assign _08_[3] = _02_;
  assign { _09_[5], _09_[2:0] } = { _00_, _03_[2:1], _01_ };
  assign { out_data[128], out_data[105:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z };
endmodule
