package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for evaldvolt kernel
var evaldvolt_code cu.Function

// Stores the arguments for evaldvolt kernel invocation
type evaldvolt_args_t struct{
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_v unsafe.Pointer
	 arg_ground_ unsafe.Pointer
	 arg_ground_mul float32
	 arg_terminal_ unsafe.Pointer
	 arg_terminal_mul float32
	 arg_wx float32
	 arg_wy float32
	 arg_wz float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 argptr [14]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for evaldvolt kernel invocation
var evaldvolt_args evaldvolt_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 evaldvolt_args.argptr[0] = unsafe.Pointer(&evaldvolt_args.arg_mx)
	 evaldvolt_args.argptr[1] = unsafe.Pointer(&evaldvolt_args.arg_my)
	 evaldvolt_args.argptr[2] = unsafe.Pointer(&evaldvolt_args.arg_mz)
	 evaldvolt_args.argptr[3] = unsafe.Pointer(&evaldvolt_args.arg_v)
	 evaldvolt_args.argptr[4] = unsafe.Pointer(&evaldvolt_args.arg_ground_)
	 evaldvolt_args.argptr[5] = unsafe.Pointer(&evaldvolt_args.arg_ground_mul)
	 evaldvolt_args.argptr[6] = unsafe.Pointer(&evaldvolt_args.arg_terminal_)
	 evaldvolt_args.argptr[7] = unsafe.Pointer(&evaldvolt_args.arg_terminal_mul)
	 evaldvolt_args.argptr[8] = unsafe.Pointer(&evaldvolt_args.arg_wx)
	 evaldvolt_args.argptr[9] = unsafe.Pointer(&evaldvolt_args.arg_wy)
	 evaldvolt_args.argptr[10] = unsafe.Pointer(&evaldvolt_args.arg_wz)
	 evaldvolt_args.argptr[11] = unsafe.Pointer(&evaldvolt_args.arg_Nx)
	 evaldvolt_args.argptr[12] = unsafe.Pointer(&evaldvolt_args.arg_Ny)
	 evaldvolt_args.argptr[13] = unsafe.Pointer(&evaldvolt_args.arg_Nz)
	 }

// Wrapper for evaldvolt CUDA kernel, asynchronous.
func k_evaldvolt_async ( mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, v unsafe.Pointer, ground_ unsafe.Pointer, ground_mul float32, terminal_ unsafe.Pointer, terminal_mul float32, wx float32, wy float32, wz float32, Nx int, Ny int, Nz int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("evaldvolt")
	}

	evaldvolt_args.Lock()
	defer evaldvolt_args.Unlock()

	if evaldvolt_code == 0{
		evaldvolt_code = fatbinLoad(evaldvolt_map, "evaldvolt")
	}

	 evaldvolt_args.arg_mx = mx
	 evaldvolt_args.arg_my = my
	 evaldvolt_args.arg_mz = mz
	 evaldvolt_args.arg_v = v
	 evaldvolt_args.arg_ground_ = ground_
	 evaldvolt_args.arg_ground_mul = ground_mul
	 evaldvolt_args.arg_terminal_ = terminal_
	 evaldvolt_args.arg_terminal_mul = terminal_mul
	 evaldvolt_args.arg_wx = wx
	 evaldvolt_args.arg_wy = wy
	 evaldvolt_args.arg_wz = wz
	 evaldvolt_args.arg_Nx = Nx
	 evaldvolt_args.arg_Ny = Ny
	 evaldvolt_args.arg_Nz = Nz
	

	args := evaldvolt_args.argptr[:]
	cu.LaunchKernel(evaldvolt_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("evaldvolt")
	}
}

// maps compute capability on PTX code for evaldvolt kernel.
var evaldvolt_map = map[int]string{ 0: "" ,
20: evaldvolt_ptx_20 ,
30: evaldvolt_ptx_30 ,
35: evaldvolt_ptx_35 ,
50: evaldvolt_ptx_50 ,
52: evaldvolt_ptx_52 ,
53: evaldvolt_ptx_53  }

// evaldvolt PTX code for various compute capabilities.
const(
  evaldvolt_ptx_20 = `
.version 4.3
.target sm_20
.address_size 64

	// .globl	evaldvolt

.visible .entry evaldvolt(
	.param .u64 evaldvolt_param_0,
	.param .u64 evaldvolt_param_1,
	.param .u64 evaldvolt_param_2,
	.param .u64 evaldvolt_param_3,
	.param .u64 evaldvolt_param_4,
	.param .f32 evaldvolt_param_5,
	.param .u64 evaldvolt_param_6,
	.param .f32 evaldvolt_param_7,
	.param .f32 evaldvolt_param_8,
	.param .f32 evaldvolt_param_9,
	.param .f32 evaldvolt_param_10,
	.param .u32 evaldvolt_param_11,
	.param .u32 evaldvolt_param_12,
	.param .u32 evaldvolt_param_13
)
{
	.reg .pred 	%p<192>;
	.reg .f32 	%f<400>;
	.reg .b32 	%r<487>;
	.reg .b64 	%rd<184>;


	ld.param.u64 	%rd11, [evaldvolt_param_0];
	ld.param.u64 	%rd12, [evaldvolt_param_1];
	ld.param.u64 	%rd13, [evaldvolt_param_2];
	ld.param.u64 	%rd15, [evaldvolt_param_4];
	ld.param.u64 	%rd16, [evaldvolt_param_6];
	ld.param.u32 	%r23, [evaldvolt_param_11];
	ld.param.u32 	%r24, [evaldvolt_param_12];
	ld.param.u32 	%r25, [evaldvolt_param_13];
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %ntid.x;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r1, %r27, %r26, %r28;
	mov.u32 	%r29, %ntid.y;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	mov.u32 	%r33, %ntid.z;
	mov.u32 	%r34, %ctaid.z;
	mov.u32 	%r35, %tid.z;
	mad.lo.s32 	%r36, %r33, %r34, %r35;
	setp.ge.s32	%p7, %r32, %r24;
	setp.ge.s32	%p8, %r1, %r23;
	or.pred  	%p9, %p7, %p8;
	setp.ge.s32	%p10, %r36, %r25;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB0_101;

	mad.lo.s32 	%r45, %r36, %r24, %r32;
	mad.lo.s32 	%r46, %r45, %r23, %r1;
	cvt.s64.s32	%rd1, %r46;
	cvta.to.global.u64 	%rd17, %rd11;
	mul.wide.s32 	%rd18, %r46, 4;
	add.s64 	%rd19, %rd17, %rd18;
	cvta.to.global.u64 	%rd20, %rd12;
	add.s64 	%rd21, %rd20, %rd18;
	cvta.to.global.u64 	%rd22, %rd13;
	add.s64 	%rd23, %rd22, %rd18;
	ld.global.f32 	%f96, [%rd19];
	ld.global.f32 	%f97, [%rd21];
	mul.f32 	%f98, %f97, %f97;
	fma.rn.f32 	%f99, %f96, %f96, %f98;
	ld.global.f32 	%f100, [%rd23];
	fma.rn.f32 	%f101, %f100, %f100, %f99;
	setp.eq.f32	%p12, %f101, 0f00000000;
	@%p12 bra 	BB0_101;

	ld.param.f32 	%f352, [evaldvolt_param_5];
	setp.eq.s64	%p13, %rd15, 0;
	@%p13 bra 	BB0_4;

	ld.param.f32 	%f342, [evaldvolt_param_5];
	cvta.to.global.u64 	%rd24, %rd15;
	shl.b64 	%rd25, %rd1, 2;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.f32 	%f102, [%rd26];
	mul.f32 	%f352, %f102, %f342;

BB0_4:
	ld.param.f32 	%f353, [evaldvolt_param_7];
	setp.eq.s64	%p14, %rd16, 0;
	@%p14 bra 	BB0_6;

	ld.param.f32 	%f344, [evaldvolt_param_7];
	cvta.to.global.u64 	%rd27, %rd16;
	shl.b64 	%rd28, %rd1, 2;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f103, [%rd29];
	mul.f32 	%f353, %f103, %f344;

BB0_6:
	ld.param.u64 	%rd183, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd30, %rd183;
	shl.b64 	%rd31, %rd1, 2;
	add.s64 	%rd2, %rd30, %rd31;
	setp.eq.f32	%p15, %f352, 0f3F800000;
	@%p15 bra 	BB0_100;
	bra.uni 	BB0_7;

BB0_100:
	mov.u32 	%r482, 0;
	st.global.u32 	[%rd2], %r482;
	bra.uni 	BB0_101;

BB0_7:
	setp.eq.f32	%p16, %f353, 0f3F800000;
	@%p16 bra 	BB0_99;
	bra.uni 	BB0_8;

BB0_99:
	mov.u32 	%r481, 1065353216;
	st.global.u32 	[%rd2], %r481;

BB0_101:
	ret;

BB0_8:
	mov.f32 	%f104, 0f00000000;
	mov.u32 	%r485, 0;
	setp.lt.s32	%p17, %r1, 1;
	mov.f32 	%f358, %f104;
	@%p17 bra 	BB0_11;

	ld.global.f32 	%f106, [%rd19+-4];
	ld.global.f32 	%f107, [%rd21+-4];
	mul.f32 	%f108, %f107, %f107;
	fma.rn.f32 	%f109, %f106, %f106, %f108;
	ld.global.f32 	%f110, [%rd23+-4];
	fma.rn.f32 	%f111, %f110, %f110, %f109;
	setp.eq.f32	%p18, %f111, 0f00000000;
	mov.f32 	%f356, %f104;
	mov.f32 	%f358, %f356;
	@%p18 bra 	BB0_11;

	ld.global.f32 	%f5, [%rd2+-4];
	mov.u32 	%r485, 1;
	mov.f32 	%f358, %f5;

BB0_11:
	mov.f32 	%f6, %f358;
	add.s32 	%r72, %r1, 1;
	setp.ge.s32	%p19, %r72, %r23;
	mov.f32 	%f357, %f104;
	@%p19 bra 	BB0_14;

	ld.global.f32 	%f114, [%rd19+4];
	ld.global.f32 	%f115, [%rd21+4];
	mul.f32 	%f116, %f115, %f115;
	fma.rn.f32 	%f117, %f114, %f114, %f116;
	ld.global.f32 	%f118, [%rd23+4];
	fma.rn.f32 	%f119, %f118, %f118, %f117;
	setp.eq.f32	%p20, %f119, 0f00000000;
	mov.f32 	%f357, %f104;
	@%p20 bra 	BB0_14;

	ld.global.f32 	%f357, [%rd2+4];
	add.s32 	%r485, %r485, 1;

BB0_14:
	mov.f32 	%f359, 0f00000000;
	setp.lt.s32	%p21, %r32, 1;
	@%p21 bra 	BB0_17;

	mov.f32 	%f359, 0f00000000;
	add.s32 	%r104, %r45, -1;
	mad.lo.s32 	%r105, %r104, %r23, %r1;
	mul.wide.s32 	%rd47, %r105, 4;
	add.s64 	%rd48, %rd17, %rd47;
	add.s64 	%rd50, %rd20, %rd47;
	add.s64 	%rd52, %rd22, %rd47;
	ld.global.f32 	%f122, [%rd48];
	ld.global.f32 	%f123, [%rd50];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.f32 	%f126, [%rd52];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p22, %f127, 0f00000000;
	@%p22 bra 	BB0_17;

	add.s64 	%rd55, %rd30, %rd47;
	ld.global.f32 	%f359, [%rd55];
	add.s32 	%r485, %r485, 1;

BB0_17:
	mov.f32 	%f360, 0f00000000;
	add.s32 	%r125, %r32, 1;
	setp.ge.s32	%p23, %r125, %r24;
	@%p23 bra 	BB0_20;

	mov.f32 	%f360, 0f00000000;
	add.s32 	%r138, %r45, 1;
	mad.lo.s32 	%r139, %r138, %r23, %r1;
	mul.wide.s32 	%rd57, %r139, 4;
	add.s64 	%rd58, %rd17, %rd57;
	add.s64 	%rd60, %rd20, %rd57;
	add.s64 	%rd62, %rd22, %rd57;
	ld.global.f32 	%f130, [%rd58];
	ld.global.f32 	%f131, [%rd60];
	mul.f32 	%f132, %f131, %f131;
	fma.rn.f32 	%f133, %f130, %f130, %f132;
	ld.global.f32 	%f134, [%rd62];
	fma.rn.f32 	%f135, %f134, %f134, %f133;
	setp.eq.f32	%p24, %f135, 0f00000000;
	@%p24 bra 	BB0_20;

	add.s64 	%rd65, %rd30, %rd57;
	ld.global.f32 	%f360, [%rd65];
	add.s32 	%r485, %r485, 1;

BB0_20:
	mov.f32 	%f362, 0f00000000;
	setp.eq.s32	%p25, %r25, 1;
	mov.f32 	%f361, %f362;
	@%p25 bra 	BB0_27;

	mov.f32 	%f362, 0f00000000;
	setp.lt.s32	%p26, %r36, 1;
	@%p26 bra 	BB0_24;

	add.s32 	%r159, %r36, -1;
	mad.lo.s32 	%r164, %r159, %r24, %r32;
	mad.lo.s32 	%r169, %r164, %r23, %r1;
	cvt.s64.s32	%rd3, %r169;
	mul.wide.s32 	%rd67, %r169, 4;
	add.s64 	%rd68, %rd17, %rd67;
	add.s64 	%rd70, %rd20, %rd67;
	add.s64 	%rd72, %rd22, %rd67;
	ld.global.f32 	%f140, [%rd68];
	ld.global.f32 	%f141, [%rd70];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.f32 	%f144, [%rd72];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p27, %f145, 0f00000000;
	@%p27 bra 	BB0_24;

	shl.b64 	%rd74, %rd3, 2;
	add.s64 	%rd75, %rd30, %rd74;
	ld.global.f32 	%f362, [%rd75];
	add.s32 	%r485, %r485, 1;

BB0_24:
	mov.f32 	%f361, 0f00000000;
	add.s32 	%r12, %r36, 1;
	setp.ge.s32	%p28, %r12, %r25;
	@%p28 bra 	BB0_27;

	mov.f32 	%f361, 0f00000000;
	mad.lo.s32 	%r178, %r12, %r24, %r32;
	mad.lo.s32 	%r183, %r178, %r23, %r1;
	cvt.s64.s32	%rd4, %r183;
	mul.wide.s32 	%rd77, %r183, 4;
	add.s64 	%rd78, %rd17, %rd77;
	add.s64 	%rd80, %rd20, %rd77;
	add.s64 	%rd82, %rd22, %rd77;
	ld.global.f32 	%f148, [%rd78];
	ld.global.f32 	%f149, [%rd80];
	mul.f32 	%f150, %f149, %f149;
	fma.rn.f32 	%f151, %f148, %f148, %f150;
	ld.global.f32 	%f152, [%rd82];
	fma.rn.f32 	%f153, %f152, %f152, %f151;
	setp.eq.f32	%p29, %f153, 0f00000000;
	@%p29 bra 	BB0_27;

	shl.b64 	%rd84, %rd4, 2;
	add.s64 	%rd85, %rd30, %rd84;
	ld.global.f32 	%f361, [%rd85];
	add.s32 	%r485, %r485, 1;

BB0_27:
	@%p25 bra 	BB0_62;
	bra.uni 	BB0_28;

BB0_62:
	setp.eq.s32	%p137, %r485, 4;
	@%p137 bra 	BB0_98;
	bra.uni 	BB0_63;

BB0_98:
	add.f32 	%f337, %f6, %f357;
	add.f32 	%f338, %f337, %f359;
	add.f32 	%f339, %f338, %f360;
	mul.f32 	%f340, %f339, 0f3E800000;
	add.s64 	%rd182, %rd30, %rd18;
	st.global.f32 	[%rd182], %f340;
	bra.uni 	BB0_101;

BB0_28:
	setp.eq.s32	%p31, %r485, 6;
	@%p31 bra 	BB0_61;
	bra.uni 	BB0_29;

BB0_61:
	add.f32 	%f260, %f6, %f357;
	add.f32 	%f261, %f260, %f359;
	add.f32 	%f262, %f261, %f360;
	add.f32 	%f263, %f262, %f361;
	add.f32 	%f264, %f263, %f362;
	div.rn.f32 	%f265, %f264, 0f40C00000;
	add.s64 	%rd120, %rd30, %rd18;
	st.global.f32 	[%rd120], %f265;
	bra.uni 	BB0_101;

BB0_63:
	add.s32 	%r303, %r32, -1;
	setp.gt.s32	%p138, %r303, 0;
	setp.le.s32	%p139, %r32, %r24;
	and.pred  	%p3, %p138, %p139;
	add.s32 	%r308, %r1, -1;
	setp.gt.s32	%p140, %r308, 0;
	setp.le.s32	%p141, %r1, %r23;
	and.pred  	%p4, %p140, %p141;
	setp.lt.s32	%p142, %r308, 1;
	setp.gt.s32	%p143, %r1, %r23;
	or.pred  	%p144, %p142, %p143;
	setp.lt.s32	%p145, %r303, 1;
	setp.gt.s32	%p146, %r32, %r24;
	or.pred  	%p147, %p145, %p146;
	or.pred  	%p148, %p144, %p147;
	mov.f32 	%f398, 0f00000000;
	@%p148 bra 	BB0_66;

	add.s32 	%r318, %r45, -1;
	mad.lo.s32 	%r323, %r318, %r23, %r1;
	mul.wide.s32 	%rd122, %r323, 4;
	add.s64 	%rd123, %rd17, %rd122;
	add.s64 	%rd125, %rd20, %rd122;
	add.s64 	%rd127, %rd22, %rd122;
	ld.global.f32 	%f268, [%rd123+-4];
	ld.global.f32 	%f269, [%rd125+-4];
	mul.f32 	%f270, %f269, %f269;
	fma.rn.f32 	%f271, %f268, %f268, %f270;
	ld.global.f32 	%f272, [%rd127+-4];
	fma.rn.f32 	%f273, %f272, %f272, %f271;
	setp.eq.f32	%p149, %f273, 0f00000000;
	@%p149 bra 	BB0_66;

	mov.f32 	%f398, 0f3F800000;

BB0_66:
	mov.f32 	%f65, %f398;
	not.pred 	%p151, %p3;
	or.pred  	%p152, %p17, %p151;
	mov.f32 	%f397, %f65;
	@%p152 bra 	BB0_69;

	add.s32 	%r337, %r45, -1;
	mad.lo.s32 	%r342, %r337, %r23, %r1;
	mul.wide.s32 	%rd129, %r342, 4;
	add.s64 	%rd130, %rd17, %rd129;
	add.s64 	%rd132, %rd20, %rd129;
	add.s64 	%rd134, %rd22, %rd129;
	ld.global.f32 	%f275, [%rd130];
	ld.global.f32 	%f276, [%rd132];
	mul.f32 	%f277, %f276, %f276;
	fma.rn.f32 	%f278, %f275, %f275, %f277;
	ld.global.f32 	%f279, [%rd134];
	fma.rn.f32 	%f280, %f279, %f279, %f278;
	setp.eq.f32	%p153, %f280, 0f00000000;
	mov.f32 	%f369, %f65;
	mov.f32 	%f397, %f369;
	@%p153 bra 	BB0_69;

	add.f32 	%f66, %f65, 0f3F800000;
	mov.f32 	%f397, %f66;

BB0_69:
	mov.f32 	%f372, %f397;
	mov.f32 	%f67, %f372;
	add.s32 	%r483, %r1, 1;
	setp.lt.s32	%p155, %r483, %r23;
	setp.lt.s32	%p156, %r1, 0;
	setp.gt.s32	%p157, %r1, -1;
	and.pred  	%p5, %p157, %p155;
	or.pred  	%p158, %p156, %p19;
	or.pred  	%p160, %p158, %p151;
	mov.f32 	%f396, %f65;
	mov.f32 	%f395, %f67;
	@%p160 bra 	BB0_72;

	add.s32 	%r357, %r45, -1;
	mad.lo.s32 	%r362, %r357, %r23, %r1;
	mul.wide.s32 	%rd136, %r362, 4;
	add.s64 	%rd137, %rd17, %rd136;
	add.s64 	%rd139, %rd20, %rd136;
	add.s64 	%rd141, %rd22, %rd136;
	ld.global.f32 	%f281, [%rd137+4];
	ld.global.f32 	%f282, [%rd139+4];
	mul.f32 	%f283, %f282, %f282;
	fma.rn.f32 	%f284, %f281, %f281, %f283;
	ld.global.f32 	%f285, [%rd141+4];
	fma.rn.f32 	%f286, %f285, %f285, %f284;
	setp.eq.f32	%p161, %f286, 0f00000000;
	mov.f32 	%f396, %f65;
	mov.f32 	%f373, %f67;
	mov.f32 	%f395, %f373;
	@%p161 bra 	BB0_72;

	add.f32 	%f396, %f65, 0fBF800000;
	add.f32 	%f395, %f67, 0f3F800000;

BB0_72:
	mov.f32 	%f71, %f395;
	mov.f32 	%f70, %f396;
	not.pred 	%p163, %p4;
	or.pred  	%p164, %p163, %p21;
	mov.f32 	%f394, %f70;
	@%p164 bra 	BB0_75;

	ld.global.f32 	%f287, [%rd19+-4];
	ld.global.f32 	%f288, [%rd21+-4];
	mul.f32 	%f289, %f288, %f288;
	fma.rn.f32 	%f290, %f287, %f287, %f289;
	ld.global.f32 	%f291, [%rd23+-4];
	fma.rn.f32 	%f292, %f291, %f291, %f290;
	setp.eq.f32	%p165, %f292, 0f00000000;
	mov.f32 	%f375, %f70;
	mov.f32 	%f394, %f375;
	@%p165 bra 	BB0_75;

	add.f32 	%f394, %f70, 0f3F800000;

BB0_75:
	mov.f32 	%f73, %f394;
	not.pred 	%p167, %p5;
	or.pred  	%p168, %p167, %p21;
	mov.f32 	%f393, %f73;
	@%p168 bra 	BB0_78;

	ld.global.f32 	%f293, [%rd19+4];
	ld.global.f32 	%f294, [%rd21+4];
	mul.f32 	%f295, %f294, %f294;
	fma.rn.f32 	%f296, %f293, %f293, %f295;
	ld.global.f32 	%f297, [%rd23+4];
	fma.rn.f32 	%f298, %f297, %f297, %f296;
	setp.eq.f32	%p169, %f298, 0f00000000;
	mov.f32 	%f379, %f73;
	mov.f32 	%f393, %f379;
	@%p169 bra 	BB0_78;

	add.f32 	%f393, %f73, 0fBF800000;

BB0_78:
	mov.f32 	%f75, %f393;
	add.s32 	%r484, %r32, 1;
	setp.lt.s32	%p171, %r484, %r24;
	setp.lt.s32	%p172, %r32, 0;
	setp.gt.s32	%p173, %r32, -1;
	and.pred  	%p6, %p173, %p171;
	or.pred  	%p174, %p172, %p23;
	or.pred  	%p176, %p163, %p174;
	mov.f32 	%f391, %f71;
	mov.f32 	%f392, %f75;
	@%p176 bra 	BB0_81;

	add.s32 	%r417, %r45, 1;
	mad.lo.s32 	%r418, %r417, %r23, %r1;
	mul.wide.s32 	%rd157, %r418, 4;
	add.s64 	%rd158, %rd17, %rd157;
	add.s64 	%rd160, %rd20, %rd157;
	add.s64 	%rd162, %rd22, %rd157;
	ld.global.f32 	%f299, [%rd158+-4];
	ld.global.f32 	%f300, [%rd160+-4];
	mul.f32 	%f301, %f300, %f300;
	fma.rn.f32 	%f302, %f299, %f299, %f301;
	ld.global.f32 	%f303, [%rd162+-4];
	fma.rn.f32 	%f304, %f303, %f303, %f302;
	setp.eq.f32	%p177, %f304, 0f00000000;
	mov.f32 	%f377, %f71;
	mov.f32 	%f381, %f75;
	mov.f32 	%f391, %f377;
	mov.f32 	%f392, %f381;
	@%p177 bra 	BB0_81;

	add.f32 	%f392, %f75, 0f3F800000;
	add.f32 	%f391, %f71, 0fBF800000;

BB0_81:
	mov.f32 	%f79, %f391;
	mov.f32 	%f78, %f392;
	not.pred 	%p179, %p6;
	or.pred  	%p180, %p17, %p179;
	mov.f32 	%f390, %f79;
	@%p180 bra 	BB0_84;

	add.s32 	%r436, %r45, 1;
	mad.lo.s32 	%r437, %r436, %r23, %r1;
	mul.wide.s32 	%rd164, %r437, 4;
	add.s64 	%rd165, %rd17, %rd164;
	add.s64 	%rd167, %rd20, %rd164;
	add.s64 	%rd169, %rd22, %rd164;
	ld.global.f32 	%f305, [%rd165];
	ld.global.f32 	%f306, [%rd167];
	mul.f32 	%f307, %f306, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	ld.global.f32 	%f309, [%rd169];
	fma.rn.f32 	%f310, %f309, %f309, %f308;
	setp.eq.f32	%p181, %f310, 0f00000000;
	mov.f32 	%f385, %f79;
	mov.f32 	%f390, %f385;
	@%p181 bra 	BB0_84;

	add.f32 	%f390, %f79, 0fBF800000;

BB0_84:
	mov.f32 	%f81, %f390;
	or.pred  	%p184, %p167, %p179;
	mov.f32 	%f388, %f81;
	mov.f32 	%f389, %f78;
	@%p184 bra 	BB0_87;

	add.s32 	%r451, %r45, 1;
	mad.lo.s32 	%r452, %r451, %r23, %r1;
	mul.wide.s32 	%rd171, %r452, 4;
	add.s64 	%rd172, %rd17, %rd171;
	add.s64 	%rd174, %rd20, %rd171;
	add.s64 	%rd176, %rd22, %rd171;
	ld.global.f32 	%f311, [%rd172+4];
	ld.global.f32 	%f312, [%rd174+4];
	mul.f32 	%f313, %f312, %f312;
	fma.rn.f32 	%f314, %f311, %f311, %f313;
	ld.global.f32 	%f315, [%rd176+4];
	fma.rn.f32 	%f316, %f315, %f315, %f314;
	setp.eq.f32	%p185, %f316, 0f00000000;
	mov.f32 	%f383, %f78;
	mov.f32 	%f387, %f81;
	mov.f32 	%f388, %f387;
	mov.f32 	%f389, %f383;
	@%p185 bra 	BB0_87;

	add.f32 	%f389, %f78, 0fBF800000;
	add.f32 	%f388, %f81, 0fBF800000;

BB0_87:
	mov.f32 	%f399, 0f00000000;
	setp.eq.f32	%p186, %f389, 0f00000000;
	@%p186 bra 	BB0_92;

	mov.f32 	%f399, 0f00000000;
	setp.leu.f32	%p187, %f389, 0f00000000;
	@%p187 bra 	BB0_90;

	abs.f32 	%f319, %f389;
	abs.f32 	%f320, %f388;
	add.f32 	%f321, %f319, %f320;
	div.rn.f32 	%f322, %f389, %f321;
	fma.rn.f32 	%f399, %f6, %f322, 0f00000000;

BB0_90:
	setp.geu.f32	%p188, %f389, 0f00000000;
	@%p188 bra 	BB0_92;

	abs.f32 	%f323, %f389;
	abs.f32 	%f324, %f388;
	add.f32 	%f325, %f323, %f324;
	div.rn.f32 	%f326, %f389, %f325;
	mul.f32 	%f327, %f357, %f326;
	sub.f32 	%f399, %f399, %f327;

BB0_92:
	setp.eq.f32	%p189, %f388, 0f00000000;
	@%p189 bra 	BB0_97;

	setp.leu.f32	%p190, %f388, 0f00000000;
	@%p190 bra 	BB0_95;

	abs.f32 	%f328, %f389;
	abs.f32 	%f329, %f388;
	add.f32 	%f330, %f328, %f329;
	div.rn.f32 	%f331, %f388, %f330;
	fma.rn.f32 	%f399, %f359, %f331, %f399;

BB0_95:
	setp.geu.f32	%p191, %f388, 0f00000000;
	@%p191 bra 	BB0_97;

	abs.f32 	%f332, %f389;
	abs.f32 	%f333, %f388;
	add.f32 	%f334, %f332, %f333;
	div.rn.f32 	%f335, %f388, %f334;
	mul.f32 	%f336, %f360, %f335;
	sub.f32 	%f399, %f399, %f336;

BB0_97:
	add.s64 	%rd179, %rd30, %rd18;
	st.global.f32 	[%rd179], %f399;
	bra.uni 	BB0_101;

BB0_29:
	mov.f32 	%f363, 0f00000000;
	mov.f32 	%f364, %f363;
	mov.f32 	%f365, %f363;
	mov.u32 	%r486, -1;

BB0_30:
	add.s32 	%r189, %r1, -1;
	add.s32 	%r194, %r36, -1;
	add.s32 	%r16, %r486, %r32;
	setp.gt.s32	%p32, %r16, 0;
	setp.lt.s32	%p33, %r16, %r24;
	and.pred  	%p1, %p32, %p33;
	mad.lo.s32 	%r199, %r194, %r24, %r16;
	setp.lt.s32	%p34, %r189, 1;
	setp.gt.s32	%p35, %r1, %r23;
	or.pred  	%p36, %p34, %p35;
	setp.lt.s32	%p37, %r16, 1;
	setp.ge.s32	%p38, %r16, %r24;
	or.pred  	%p39, %p37, %p38;
	or.pred  	%p40, %p36, %p39;
	setp.lt.s32	%p41, %r194, 1;
	setp.gt.s32	%p42, %r36, %r25;
	or.pred  	%p43, %p41, %p42;
	or.pred  	%p44, %p40, %p43;
	mad.lo.s32 	%r200, %r199, %r23, %r1;
	mul.wide.s32 	%rd87, %r200, 4;
	add.s64 	%rd5, %rd17, %rd87;
	add.s64 	%rd6, %rd20, %rd87;
	add.s64 	%rd7, %rd22, %rd87;
	@%p44 bra 	BB0_33;

	ld.global.f32 	%f157, [%rd5+-4];
	ld.global.f32 	%f158, [%rd6+-4];
	mul.f32 	%f159, %f158, %f158;
	fma.rn.f32 	%f160, %f157, %f157, %f159;
	ld.global.f32 	%f161, [%rd7+-4];
	fma.rn.f32 	%f162, %f161, %f161, %f160;
	setp.eq.f32	%p45, %f162, 0f00000000;
	@%p45 bra 	BB0_33;

	setp.gt.s32	%p46, %r486, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f163, %f364, 0f3F800000;
	setp.lt.s32	%p47, %r486, 0;
	selp.f32	%f164, %f163, %f364, %p47;
	add.f32 	%f165, %f164, 0fBF800000;
	selp.f32	%f364, %f165, %f164, %p46;
	add.f32 	%f365, %f365, 0f3F800000;

BB0_33:
	not.pred 	%p49, %p1;
	or.pred  	%p50, %p17, %p49;
	or.pred  	%p54, %p50, %p43;
	@%p54 bra 	BB0_36;

	ld.global.f32 	%f166, [%rd5];
	ld.global.f32 	%f167, [%rd6];
	mul.f32 	%f168, %f167, %f167;
	fma.rn.f32 	%f169, %f166, %f166, %f168;
	ld.global.f32 	%f170, [%rd7];
	fma.rn.f32 	%f171, %f170, %f170, %f169;
	setp.eq.f32	%p55, %f171, 0f00000000;
	@%p55 bra 	BB0_36;

	setp.gt.s32	%p56, %r486, 0;
	add.f32 	%f172, %f364, 0f3F800000;
	setp.lt.s32	%p57, %r486, 0;
	selp.f32	%f173, %f172, %f364, %p57;
	add.f32 	%f174, %f173, 0fBF800000;
	selp.f32	%f364, %f174, %f173, %p56;
	add.f32 	%f365, %f365, 0f3F800000;

BB0_36:
	setp.lt.s32	%p58, %r1, 0;
	or.pred  	%p60, %p58, %p19;
	or.pred  	%p62, %p60, %p49;
	or.pred  	%p66, %p62, %p43;
	@%p66 bra 	BB0_39;

	ld.global.f32 	%f175, [%rd5+4];
	ld.global.f32 	%f176, [%rd6+4];
	mul.f32 	%f177, %f176, %f176;
	fma.rn.f32 	%f178, %f175, %f175, %f177;
	ld.global.f32 	%f179, [%rd7+4];
	fma.rn.f32 	%f180, %f179, %f179, %f178;
	setp.eq.f32	%p67, %f180, 0f00000000;
	@%p67 bra 	BB0_39;

	setp.gt.s32	%p68, %r486, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f181, %f364, 0f3F800000;
	setp.lt.s32	%p69, %r486, 0;
	selp.f32	%f182, %f181, %f364, %p69;
	add.f32 	%f183, %f182, 0fBF800000;
	selp.f32	%f364, %f183, %f182, %p68;
	add.f32 	%f365, %f365, 0f3F800000;

BB0_39:
	mul.lo.s32 	%r17, %r36, %r24;
	or.pred  	%p74, %p36, %p49;
	setp.lt.s32	%p75, %r36, 1;
	or.pred  	%p76, %p74, %p75;
	@%p76 bra 	BB0_42;

	add.s32 	%r228, %r17, %r16;
	mad.lo.s32 	%r229, %r228, %r23, %r1;
	mul.wide.s32 	%rd91, %r229, 4;
	add.s64 	%rd92, %rd17, %rd91;
	add.s64 	%rd94, %rd20, %rd91;
	add.s64 	%rd96, %rd22, %rd91;
	ld.global.f32 	%f184, [%rd92+-4];
	ld.global.f32 	%f185, [%rd94+-4];
	mul.f32 	%f186, %f185, %f185;
	fma.rn.f32 	%f187, %f184, %f184, %f186;
	ld.global.f32 	%f188, [%rd96+-4];
	fma.rn.f32 	%f189, %f188, %f188, %f187;
	setp.eq.f32	%p77, %f189, 0f00000000;
	@%p77 bra 	BB0_42;

	setp.gt.s32	%p78, %r486, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f190, %f364, 0f3F800000;
	setp.lt.s32	%p79, %r486, 0;
	selp.f32	%f191, %f190, %f364, %p79;
	add.f32 	%f192, %f191, 0fBF800000;
	selp.f32	%f364, %f192, %f191, %p78;

BB0_42:
	or.pred  	%p84, %p50, %p75;
	@%p84 bra 	BB0_45;

	add.s32 	%r238, %r17, %r16;
	mad.lo.s32 	%r239, %r238, %r23, %r1;
	mul.wide.s32 	%rd98, %r239, 4;
	add.s64 	%rd99, %rd17, %rd98;
	add.s64 	%rd101, %rd20, %rd98;
	add.s64 	%rd103, %rd22, %rd98;
	ld.global.f32 	%f193, [%rd99];
	ld.global.f32 	%f194, [%rd101];
	mul.f32 	%f195, %f194, %f194;
	fma.rn.f32 	%f196, %f193, %f193, %f195;
	ld.global.f32 	%f197, [%rd103];
	fma.rn.f32 	%f198, %f197, %f197, %f196;
	setp.eq.f32	%p85, %f198, 0f00000000;
	@%p85 bra 	BB0_45;

	setp.gt.s32	%p86, %r486, 0;
	add.f32 	%f199, %f364, 0f3F800000;
	setp.lt.s32	%p87, %r486, 0;
	selp.f32	%f200, %f199, %f364, %p87;
	add.f32 	%f201, %f200, 0fBF800000;
	selp.f32	%f364, %f201, %f200, %p86;

BB0_45:
	or.pred  	%p94, %p62, %p75;
	@%p94 bra 	BB0_48;

	mad.lo.s32 	%r257, %r36, %r24, %r16;
	mad.lo.s32 	%r258, %r257, %r23, %r1;
	mul.wide.s32 	%rd105, %r258, 4;
	add.s64 	%rd106, %rd17, %rd105;
	add.s64 	%rd108, %rd20, %rd105;
	add.s64 	%rd110, %rd22, %rd105;
	ld.global.f32 	%f202, [%rd106+4];
	ld.global.f32 	%f203, [%rd108+4];
	mul.f32 	%f204, %f203, %f203;
	fma.rn.f32 	%f205, %f202, %f202, %f204;
	ld.global.f32 	%f206, [%rd110+4];
	fma.rn.f32 	%f207, %f206, %f206, %f205;
	setp.eq.f32	%p95, %f207, 0f00000000;
	@%p95 bra 	BB0_48;

	setp.gt.s32	%p96, %r486, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f208, %f364, 0f3F800000;
	setp.lt.s32	%p97, %r486, 0;
	selp.f32	%f209, %f208, %f364, %p97;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32	%f364, %f210, %f209, %p96;

BB0_48:
	add.s32 	%r262, %r36, 1;
	mad.lo.s32 	%r263, %r262, %r24, %r16;
	setp.lt.s32	%p103, %r36, 0;
	setp.ge.s32	%p104, %r262, %r25;
	or.pred  	%p105, %p103, %p104;
	or.pred  	%p106, %p74, %p105;
	mad.lo.s32 	%r268, %r263, %r23, %r1;
	mul.wide.s32 	%rd112, %r268, 4;
	add.s64 	%rd8, %rd17, %rd112;
	add.s64 	%rd9, %rd20, %rd112;
	add.s64 	%rd10, %rd22, %rd112;
	@%p106 bra 	BB0_51;

	ld.global.f32 	%f211, [%rd8+-4];
	ld.global.f32 	%f212, [%rd9+-4];
	mul.f32 	%f213, %f212, %f212;
	fma.rn.f32 	%f214, %f211, %f211, %f213;
	ld.global.f32 	%f215, [%rd10+-4];
	fma.rn.f32 	%f216, %f215, %f215, %f214;
	setp.eq.f32	%p107, %f216, 0f00000000;
	@%p107 bra 	BB0_51;

	setp.gt.s32	%p108, %r486, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f217, %f364, 0f3F800000;
	setp.lt.s32	%p109, %r486, 0;
	selp.f32	%f218, %f217, %f364, %p109;
	add.f32 	%f219, %f218, 0fBF800000;
	selp.f32	%f364, %f219, %f218, %p108;
	add.f32 	%f365, %f365, 0fBF800000;

BB0_51:
	add.s32 	%r269, %r194, 2;
	setp.ge.s32	%p113, %r269, %r25;
	setp.lt.s32	%p114, %r269, %r25;
	setp.gt.s32	%p116, %r36, -1;
	and.pred  	%p2, %p116, %p114;
	or.pred  	%p117, %p103, %p113;
	or.pred  	%p118, %p50, %p117;
	@%p118 bra 	BB0_54;

	ld.global.f32 	%f220, [%rd8];
	ld.global.f32 	%f221, [%rd9];
	mul.f32 	%f222, %f221, %f221;
	fma.rn.f32 	%f223, %f220, %f220, %f222;
	ld.global.f32 	%f224, [%rd10];
	fma.rn.f32 	%f225, %f224, %f224, %f223;
	setp.eq.f32	%p119, %f225, 0f00000000;
	@%p119 bra 	BB0_54;

	setp.gt.s32	%p120, %r486, 0;
	add.f32 	%f226, %f364, 0f3F800000;
	setp.lt.s32	%p121, %r486, 0;
	selp.f32	%f227, %f226, %f364, %p121;
	add.f32 	%f228, %f227, 0fBF800000;
	selp.f32	%f364, %f228, %f227, %p120;
	add.f32 	%f365, %f365, 0fBF800000;

BB0_54:
	not.pred 	%p127, %p2;
	or.pred  	%p128, %p62, %p127;
	@%p128 bra 	BB0_57;

	ld.global.f32 	%f229, [%rd8+4];
	ld.global.f32 	%f230, [%rd9+4];
	mul.f32 	%f231, %f230, %f230;
	fma.rn.f32 	%f232, %f229, %f229, %f231;
	ld.global.f32 	%f233, [%rd10+4];
	fma.rn.f32 	%f234, %f233, %f233, %f232;
	setp.eq.f32	%p129, %f234, 0f00000000;
	@%p129 bra 	BB0_57;

	setp.gt.s32	%p130, %r486, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f235, %f364, 0f3F800000;
	setp.lt.s32	%p131, %r486, 0;
	selp.f32	%f236, %f235, %f364, %p131;
	add.f32 	%f237, %f236, 0fBF800000;
	selp.f32	%f364, %f237, %f236, %p130;
	add.f32 	%f365, %f365, 0fBF800000;

BB0_57:
	add.s32 	%r486, %r486, 1;
	setp.ne.s32	%p132, %r486, 2;
	@%p132 bra 	BB0_30;

	mov.f32 	%f366, 0f00000000;
	setp.eq.f32	%p133, %f363, 0f00000000;
	@%p133 bra 	BB0_60;

	setp.gt.f32	%p134, %f363, 0f00000000;
	mul.f32 	%f239, %f364, %f364;
	fma.rn.f32 	%f240, %f363, %f363, %f239;
	fma.rn.f32 	%f241, %f365, %f365, %f240;
	sqrt.rn.f32 	%f242, %f241;
	div.rn.f32 	%f243, %f363, %f242;
	mul.f32 	%f244, %f357, %f243;
	mul.f32 	%f245, %f6, %f243;
	neg.f32 	%f246, %f245;
	selp.f32	%f247, %f244, %f246, %p134;
	add.f32 	%f248, %f247, 0f00000000;
	div.rn.f32 	%f249, %f364, %f242;
	mul.f32 	%f250, %f360, %f249;
	mul.f32 	%f251, %f359, %f249;
	neg.f32 	%f252, %f251;
	setp.gt.f32	%p135, %f364, 0f00000000;
	selp.f32	%f253, %f250, %f252, %p135;
	add.f32 	%f254, %f248, %f253;
	div.rn.f32 	%f255, %f365, %f242;
	mul.f32 	%f256, %f361, %f255;
	mul.f32 	%f257, %f362, %f255;
	neg.f32 	%f258, %f257;
	setp.gt.f32	%p136, %f365, 0f00000000;
	selp.f32	%f259, %f256, %f258, %p136;
	add.f32 	%f366, %f254, %f259;

BB0_60:
	add.s64 	%rd117, %rd30, %rd18;
	st.global.f32 	[%rd117], %f366;
	bra.uni 	BB0_101;
}


`
   evaldvolt_ptx_30 = `
.version 4.3
.target sm_30
.address_size 64

	// .globl	evaldvolt

.visible .entry evaldvolt(
	.param .u64 evaldvolt_param_0,
	.param .u64 evaldvolt_param_1,
	.param .u64 evaldvolt_param_2,
	.param .u64 evaldvolt_param_3,
	.param .u64 evaldvolt_param_4,
	.param .f32 evaldvolt_param_5,
	.param .u64 evaldvolt_param_6,
	.param .f32 evaldvolt_param_7,
	.param .f32 evaldvolt_param_8,
	.param .f32 evaldvolt_param_9,
	.param .f32 evaldvolt_param_10,
	.param .u32 evaldvolt_param_11,
	.param .u32 evaldvolt_param_12,
	.param .u32 evaldvolt_param_13
)
{
	.reg .pred 	%p<192>;
	.reg .f32 	%f<400>;
	.reg .b32 	%r<487>;
	.reg .b64 	%rd<184>;


	ld.param.u64 	%rd11, [evaldvolt_param_0];
	ld.param.u64 	%rd12, [evaldvolt_param_1];
	ld.param.u64 	%rd13, [evaldvolt_param_2];
	ld.param.u64 	%rd15, [evaldvolt_param_4];
	ld.param.u64 	%rd16, [evaldvolt_param_6];
	ld.param.u32 	%r23, [evaldvolt_param_11];
	ld.param.u32 	%r24, [evaldvolt_param_12];
	ld.param.u32 	%r25, [evaldvolt_param_13];
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %ntid.x;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r1, %r27, %r26, %r28;
	mov.u32 	%r29, %ntid.y;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	mov.u32 	%r33, %ntid.z;
	mov.u32 	%r34, %ctaid.z;
	mov.u32 	%r35, %tid.z;
	mad.lo.s32 	%r36, %r33, %r34, %r35;
	setp.ge.s32	%p7, %r32, %r24;
	setp.ge.s32	%p8, %r1, %r23;
	or.pred  	%p9, %p7, %p8;
	setp.ge.s32	%p10, %r36, %r25;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB0_101;

	mad.lo.s32 	%r45, %r36, %r24, %r32;
	mad.lo.s32 	%r46, %r45, %r23, %r1;
	cvt.s64.s32	%rd1, %r46;
	cvta.to.global.u64 	%rd17, %rd11;
	mul.wide.s32 	%rd18, %r46, 4;
	add.s64 	%rd19, %rd17, %rd18;
	cvta.to.global.u64 	%rd20, %rd12;
	add.s64 	%rd21, %rd20, %rd18;
	cvta.to.global.u64 	%rd22, %rd13;
	add.s64 	%rd23, %rd22, %rd18;
	ld.global.f32 	%f96, [%rd19];
	ld.global.f32 	%f97, [%rd21];
	mul.f32 	%f98, %f97, %f97;
	fma.rn.f32 	%f99, %f96, %f96, %f98;
	ld.global.f32 	%f100, [%rd23];
	fma.rn.f32 	%f101, %f100, %f100, %f99;
	setp.eq.f32	%p12, %f101, 0f00000000;
	@%p12 bra 	BB0_101;

	ld.param.f32 	%f352, [evaldvolt_param_5];
	setp.eq.s64	%p13, %rd15, 0;
	@%p13 bra 	BB0_4;

	ld.param.f32 	%f342, [evaldvolt_param_5];
	cvta.to.global.u64 	%rd24, %rd15;
	shl.b64 	%rd25, %rd1, 2;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.f32 	%f102, [%rd26];
	mul.f32 	%f352, %f102, %f342;

BB0_4:
	ld.param.f32 	%f353, [evaldvolt_param_7];
	setp.eq.s64	%p14, %rd16, 0;
	@%p14 bra 	BB0_6;

	ld.param.f32 	%f344, [evaldvolt_param_7];
	cvta.to.global.u64 	%rd27, %rd16;
	shl.b64 	%rd28, %rd1, 2;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f103, [%rd29];
	mul.f32 	%f353, %f103, %f344;

BB0_6:
	ld.param.u64 	%rd183, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd30, %rd183;
	shl.b64 	%rd31, %rd1, 2;
	add.s64 	%rd2, %rd30, %rd31;
	setp.eq.f32	%p15, %f352, 0f3F800000;
	@%p15 bra 	BB0_100;
	bra.uni 	BB0_7;

BB0_100:
	mov.u32 	%r482, 0;
	st.global.u32 	[%rd2], %r482;
	bra.uni 	BB0_101;

BB0_7:
	setp.eq.f32	%p16, %f353, 0f3F800000;
	@%p16 bra 	BB0_99;
	bra.uni 	BB0_8;

BB0_99:
	mov.u32 	%r481, 1065353216;
	st.global.u32 	[%rd2], %r481;

BB0_101:
	ret;

BB0_8:
	mov.f32 	%f104, 0f00000000;
	mov.u32 	%r485, 0;
	setp.lt.s32	%p17, %r1, 1;
	mov.f32 	%f358, %f104;
	@%p17 bra 	BB0_11;

	ld.global.f32 	%f106, [%rd19+-4];
	ld.global.f32 	%f107, [%rd21+-4];
	mul.f32 	%f108, %f107, %f107;
	fma.rn.f32 	%f109, %f106, %f106, %f108;
	ld.global.f32 	%f110, [%rd23+-4];
	fma.rn.f32 	%f111, %f110, %f110, %f109;
	setp.eq.f32	%p18, %f111, 0f00000000;
	mov.f32 	%f356, %f104;
	mov.f32 	%f358, %f356;
	@%p18 bra 	BB0_11;

	ld.global.f32 	%f5, [%rd2+-4];
	mov.u32 	%r485, 1;
	mov.f32 	%f358, %f5;

BB0_11:
	mov.f32 	%f6, %f358;
	add.s32 	%r72, %r1, 1;
	setp.ge.s32	%p19, %r72, %r23;
	mov.f32 	%f357, %f104;
	@%p19 bra 	BB0_14;

	ld.global.f32 	%f114, [%rd19+4];
	ld.global.f32 	%f115, [%rd21+4];
	mul.f32 	%f116, %f115, %f115;
	fma.rn.f32 	%f117, %f114, %f114, %f116;
	ld.global.f32 	%f118, [%rd23+4];
	fma.rn.f32 	%f119, %f118, %f118, %f117;
	setp.eq.f32	%p20, %f119, 0f00000000;
	mov.f32 	%f357, %f104;
	@%p20 bra 	BB0_14;

	ld.global.f32 	%f357, [%rd2+4];
	add.s32 	%r485, %r485, 1;

BB0_14:
	mov.f32 	%f359, 0f00000000;
	setp.lt.s32	%p21, %r32, 1;
	@%p21 bra 	BB0_17;

	mov.f32 	%f359, 0f00000000;
	add.s32 	%r104, %r45, -1;
	mad.lo.s32 	%r105, %r104, %r23, %r1;
	mul.wide.s32 	%rd47, %r105, 4;
	add.s64 	%rd48, %rd17, %rd47;
	add.s64 	%rd50, %rd20, %rd47;
	add.s64 	%rd52, %rd22, %rd47;
	ld.global.f32 	%f122, [%rd48];
	ld.global.f32 	%f123, [%rd50];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.f32 	%f126, [%rd52];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p22, %f127, 0f00000000;
	@%p22 bra 	BB0_17;

	add.s64 	%rd55, %rd30, %rd47;
	ld.global.f32 	%f359, [%rd55];
	add.s32 	%r485, %r485, 1;

BB0_17:
	mov.f32 	%f360, 0f00000000;
	add.s32 	%r125, %r32, 1;
	setp.ge.s32	%p23, %r125, %r24;
	@%p23 bra 	BB0_20;

	mov.f32 	%f360, 0f00000000;
	add.s32 	%r138, %r45, 1;
	mad.lo.s32 	%r139, %r138, %r23, %r1;
	mul.wide.s32 	%rd57, %r139, 4;
	add.s64 	%rd58, %rd17, %rd57;
	add.s64 	%rd60, %rd20, %rd57;
	add.s64 	%rd62, %rd22, %rd57;
	ld.global.f32 	%f130, [%rd58];
	ld.global.f32 	%f131, [%rd60];
	mul.f32 	%f132, %f131, %f131;
	fma.rn.f32 	%f133, %f130, %f130, %f132;
	ld.global.f32 	%f134, [%rd62];
	fma.rn.f32 	%f135, %f134, %f134, %f133;
	setp.eq.f32	%p24, %f135, 0f00000000;
	@%p24 bra 	BB0_20;

	add.s64 	%rd65, %rd30, %rd57;
	ld.global.f32 	%f360, [%rd65];
	add.s32 	%r485, %r485, 1;

BB0_20:
	mov.f32 	%f362, 0f00000000;
	setp.eq.s32	%p25, %r25, 1;
	mov.f32 	%f361, %f362;
	@%p25 bra 	BB0_27;

	mov.f32 	%f362, 0f00000000;
	setp.lt.s32	%p26, %r36, 1;
	@%p26 bra 	BB0_24;

	add.s32 	%r159, %r36, -1;
	mad.lo.s32 	%r164, %r159, %r24, %r32;
	mad.lo.s32 	%r169, %r164, %r23, %r1;
	cvt.s64.s32	%rd3, %r169;
	mul.wide.s32 	%rd67, %r169, 4;
	add.s64 	%rd68, %rd17, %rd67;
	add.s64 	%rd70, %rd20, %rd67;
	add.s64 	%rd72, %rd22, %rd67;
	ld.global.f32 	%f140, [%rd68];
	ld.global.f32 	%f141, [%rd70];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.f32 	%f144, [%rd72];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p27, %f145, 0f00000000;
	@%p27 bra 	BB0_24;

	shl.b64 	%rd74, %rd3, 2;
	add.s64 	%rd75, %rd30, %rd74;
	ld.global.f32 	%f362, [%rd75];
	add.s32 	%r485, %r485, 1;

BB0_24:
	mov.f32 	%f361, 0f00000000;
	add.s32 	%r12, %r36, 1;
	setp.ge.s32	%p28, %r12, %r25;
	@%p28 bra 	BB0_27;

	mov.f32 	%f361, 0f00000000;
	mad.lo.s32 	%r178, %r12, %r24, %r32;
	mad.lo.s32 	%r183, %r178, %r23, %r1;
	cvt.s64.s32	%rd4, %r183;
	mul.wide.s32 	%rd77, %r183, 4;
	add.s64 	%rd78, %rd17, %rd77;
	add.s64 	%rd80, %rd20, %rd77;
	add.s64 	%rd82, %rd22, %rd77;
	ld.global.f32 	%f148, [%rd78];
	ld.global.f32 	%f149, [%rd80];
	mul.f32 	%f150, %f149, %f149;
	fma.rn.f32 	%f151, %f148, %f148, %f150;
	ld.global.f32 	%f152, [%rd82];
	fma.rn.f32 	%f153, %f152, %f152, %f151;
	setp.eq.f32	%p29, %f153, 0f00000000;
	@%p29 bra 	BB0_27;

	shl.b64 	%rd84, %rd4, 2;
	add.s64 	%rd85, %rd30, %rd84;
	ld.global.f32 	%f361, [%rd85];
	add.s32 	%r485, %r485, 1;

BB0_27:
	@%p25 bra 	BB0_62;
	bra.uni 	BB0_28;

BB0_62:
	setp.eq.s32	%p137, %r485, 4;
	@%p137 bra 	BB0_98;
	bra.uni 	BB0_63;

BB0_98:
	add.f32 	%f337, %f6, %f357;
	add.f32 	%f338, %f337, %f359;
	add.f32 	%f339, %f338, %f360;
	mul.f32 	%f340, %f339, 0f3E800000;
	add.s64 	%rd182, %rd30, %rd18;
	st.global.f32 	[%rd182], %f340;
	bra.uni 	BB0_101;

BB0_28:
	setp.eq.s32	%p31, %r485, 6;
	@%p31 bra 	BB0_61;
	bra.uni 	BB0_29;

BB0_61:
	add.f32 	%f260, %f6, %f357;
	add.f32 	%f261, %f260, %f359;
	add.f32 	%f262, %f261, %f360;
	add.f32 	%f263, %f262, %f361;
	add.f32 	%f264, %f263, %f362;
	div.rn.f32 	%f265, %f264, 0f40C00000;
	add.s64 	%rd120, %rd30, %rd18;
	st.global.f32 	[%rd120], %f265;
	bra.uni 	BB0_101;

BB0_63:
	add.s32 	%r303, %r32, -1;
	setp.gt.s32	%p138, %r303, 0;
	setp.le.s32	%p139, %r32, %r24;
	and.pred  	%p3, %p138, %p139;
	add.s32 	%r308, %r1, -1;
	setp.gt.s32	%p140, %r308, 0;
	setp.le.s32	%p141, %r1, %r23;
	and.pred  	%p4, %p140, %p141;
	setp.lt.s32	%p142, %r308, 1;
	setp.gt.s32	%p143, %r1, %r23;
	or.pred  	%p144, %p142, %p143;
	setp.lt.s32	%p145, %r303, 1;
	setp.gt.s32	%p146, %r32, %r24;
	or.pred  	%p147, %p145, %p146;
	or.pred  	%p148, %p144, %p147;
	mov.f32 	%f398, 0f00000000;
	@%p148 bra 	BB0_66;

	add.s32 	%r318, %r45, -1;
	mad.lo.s32 	%r323, %r318, %r23, %r1;
	mul.wide.s32 	%rd122, %r323, 4;
	add.s64 	%rd123, %rd17, %rd122;
	add.s64 	%rd125, %rd20, %rd122;
	add.s64 	%rd127, %rd22, %rd122;
	ld.global.f32 	%f268, [%rd123+-4];
	ld.global.f32 	%f269, [%rd125+-4];
	mul.f32 	%f270, %f269, %f269;
	fma.rn.f32 	%f271, %f268, %f268, %f270;
	ld.global.f32 	%f272, [%rd127+-4];
	fma.rn.f32 	%f273, %f272, %f272, %f271;
	setp.eq.f32	%p149, %f273, 0f00000000;
	@%p149 bra 	BB0_66;

	mov.f32 	%f398, 0f3F800000;

BB0_66:
	mov.f32 	%f65, %f398;
	not.pred 	%p151, %p3;
	or.pred  	%p152, %p17, %p151;
	mov.f32 	%f397, %f65;
	@%p152 bra 	BB0_69;

	add.s32 	%r337, %r45, -1;
	mad.lo.s32 	%r342, %r337, %r23, %r1;
	mul.wide.s32 	%rd129, %r342, 4;
	add.s64 	%rd130, %rd17, %rd129;
	add.s64 	%rd132, %rd20, %rd129;
	add.s64 	%rd134, %rd22, %rd129;
	ld.global.f32 	%f275, [%rd130];
	ld.global.f32 	%f276, [%rd132];
	mul.f32 	%f277, %f276, %f276;
	fma.rn.f32 	%f278, %f275, %f275, %f277;
	ld.global.f32 	%f279, [%rd134];
	fma.rn.f32 	%f280, %f279, %f279, %f278;
	setp.eq.f32	%p153, %f280, 0f00000000;
	mov.f32 	%f369, %f65;
	mov.f32 	%f397, %f369;
	@%p153 bra 	BB0_69;

	add.f32 	%f66, %f65, 0f3F800000;
	mov.f32 	%f397, %f66;

BB0_69:
	mov.f32 	%f372, %f397;
	mov.f32 	%f67, %f372;
	add.s32 	%r483, %r1, 1;
	setp.lt.s32	%p155, %r483, %r23;
	setp.lt.s32	%p156, %r1, 0;
	setp.gt.s32	%p157, %r1, -1;
	and.pred  	%p5, %p157, %p155;
	or.pred  	%p158, %p156, %p19;
	or.pred  	%p160, %p158, %p151;
	mov.f32 	%f396, %f65;
	mov.f32 	%f395, %f67;
	@%p160 bra 	BB0_72;

	add.s32 	%r357, %r45, -1;
	mad.lo.s32 	%r362, %r357, %r23, %r1;
	mul.wide.s32 	%rd136, %r362, 4;
	add.s64 	%rd137, %rd17, %rd136;
	add.s64 	%rd139, %rd20, %rd136;
	add.s64 	%rd141, %rd22, %rd136;
	ld.global.f32 	%f281, [%rd137+4];
	ld.global.f32 	%f282, [%rd139+4];
	mul.f32 	%f283, %f282, %f282;
	fma.rn.f32 	%f284, %f281, %f281, %f283;
	ld.global.f32 	%f285, [%rd141+4];
	fma.rn.f32 	%f286, %f285, %f285, %f284;
	setp.eq.f32	%p161, %f286, 0f00000000;
	mov.f32 	%f396, %f65;
	mov.f32 	%f373, %f67;
	mov.f32 	%f395, %f373;
	@%p161 bra 	BB0_72;

	add.f32 	%f396, %f65, 0fBF800000;
	add.f32 	%f395, %f67, 0f3F800000;

BB0_72:
	mov.f32 	%f71, %f395;
	mov.f32 	%f70, %f396;
	not.pred 	%p163, %p4;
	or.pred  	%p164, %p163, %p21;
	mov.f32 	%f394, %f70;
	@%p164 bra 	BB0_75;

	ld.global.f32 	%f287, [%rd19+-4];
	ld.global.f32 	%f288, [%rd21+-4];
	mul.f32 	%f289, %f288, %f288;
	fma.rn.f32 	%f290, %f287, %f287, %f289;
	ld.global.f32 	%f291, [%rd23+-4];
	fma.rn.f32 	%f292, %f291, %f291, %f290;
	setp.eq.f32	%p165, %f292, 0f00000000;
	mov.f32 	%f375, %f70;
	mov.f32 	%f394, %f375;
	@%p165 bra 	BB0_75;

	add.f32 	%f394, %f70, 0f3F800000;

BB0_75:
	mov.f32 	%f73, %f394;
	not.pred 	%p167, %p5;
	or.pred  	%p168, %p167, %p21;
	mov.f32 	%f393, %f73;
	@%p168 bra 	BB0_78;

	ld.global.f32 	%f293, [%rd19+4];
	ld.global.f32 	%f294, [%rd21+4];
	mul.f32 	%f295, %f294, %f294;
	fma.rn.f32 	%f296, %f293, %f293, %f295;
	ld.global.f32 	%f297, [%rd23+4];
	fma.rn.f32 	%f298, %f297, %f297, %f296;
	setp.eq.f32	%p169, %f298, 0f00000000;
	mov.f32 	%f379, %f73;
	mov.f32 	%f393, %f379;
	@%p169 bra 	BB0_78;

	add.f32 	%f393, %f73, 0fBF800000;

BB0_78:
	mov.f32 	%f75, %f393;
	add.s32 	%r484, %r32, 1;
	setp.lt.s32	%p171, %r484, %r24;
	setp.lt.s32	%p172, %r32, 0;
	setp.gt.s32	%p173, %r32, -1;
	and.pred  	%p6, %p173, %p171;
	or.pred  	%p174, %p172, %p23;
	or.pred  	%p176, %p163, %p174;
	mov.f32 	%f391, %f71;
	mov.f32 	%f392, %f75;
	@%p176 bra 	BB0_81;

	add.s32 	%r417, %r45, 1;
	mad.lo.s32 	%r418, %r417, %r23, %r1;
	mul.wide.s32 	%rd157, %r418, 4;
	add.s64 	%rd158, %rd17, %rd157;
	add.s64 	%rd160, %rd20, %rd157;
	add.s64 	%rd162, %rd22, %rd157;
	ld.global.f32 	%f299, [%rd158+-4];
	ld.global.f32 	%f300, [%rd160+-4];
	mul.f32 	%f301, %f300, %f300;
	fma.rn.f32 	%f302, %f299, %f299, %f301;
	ld.global.f32 	%f303, [%rd162+-4];
	fma.rn.f32 	%f304, %f303, %f303, %f302;
	setp.eq.f32	%p177, %f304, 0f00000000;
	mov.f32 	%f377, %f71;
	mov.f32 	%f381, %f75;
	mov.f32 	%f391, %f377;
	mov.f32 	%f392, %f381;
	@%p177 bra 	BB0_81;

	add.f32 	%f392, %f75, 0f3F800000;
	add.f32 	%f391, %f71, 0fBF800000;

BB0_81:
	mov.f32 	%f79, %f391;
	mov.f32 	%f78, %f392;
	not.pred 	%p179, %p6;
	or.pred  	%p180, %p17, %p179;
	mov.f32 	%f390, %f79;
	@%p180 bra 	BB0_84;

	add.s32 	%r436, %r45, 1;
	mad.lo.s32 	%r437, %r436, %r23, %r1;
	mul.wide.s32 	%rd164, %r437, 4;
	add.s64 	%rd165, %rd17, %rd164;
	add.s64 	%rd167, %rd20, %rd164;
	add.s64 	%rd169, %rd22, %rd164;
	ld.global.f32 	%f305, [%rd165];
	ld.global.f32 	%f306, [%rd167];
	mul.f32 	%f307, %f306, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	ld.global.f32 	%f309, [%rd169];
	fma.rn.f32 	%f310, %f309, %f309, %f308;
	setp.eq.f32	%p181, %f310, 0f00000000;
	mov.f32 	%f385, %f79;
	mov.f32 	%f390, %f385;
	@%p181 bra 	BB0_84;

	add.f32 	%f390, %f79, 0fBF800000;

BB0_84:
	mov.f32 	%f81, %f390;
	or.pred  	%p184, %p167, %p179;
	mov.f32 	%f388, %f81;
	mov.f32 	%f389, %f78;
	@%p184 bra 	BB0_87;

	add.s32 	%r451, %r45, 1;
	mad.lo.s32 	%r452, %r451, %r23, %r1;
	mul.wide.s32 	%rd171, %r452, 4;
	add.s64 	%rd172, %rd17, %rd171;
	add.s64 	%rd174, %rd20, %rd171;
	add.s64 	%rd176, %rd22, %rd171;
	ld.global.f32 	%f311, [%rd172+4];
	ld.global.f32 	%f312, [%rd174+4];
	mul.f32 	%f313, %f312, %f312;
	fma.rn.f32 	%f314, %f311, %f311, %f313;
	ld.global.f32 	%f315, [%rd176+4];
	fma.rn.f32 	%f316, %f315, %f315, %f314;
	setp.eq.f32	%p185, %f316, 0f00000000;
	mov.f32 	%f383, %f78;
	mov.f32 	%f387, %f81;
	mov.f32 	%f388, %f387;
	mov.f32 	%f389, %f383;
	@%p185 bra 	BB0_87;

	add.f32 	%f389, %f78, 0fBF800000;
	add.f32 	%f388, %f81, 0fBF800000;

BB0_87:
	mov.f32 	%f399, 0f00000000;
	setp.eq.f32	%p186, %f389, 0f00000000;
	@%p186 bra 	BB0_92;

	mov.f32 	%f399, 0f00000000;
	setp.leu.f32	%p187, %f389, 0f00000000;
	@%p187 bra 	BB0_90;

	abs.f32 	%f319, %f389;
	abs.f32 	%f320, %f388;
	add.f32 	%f321, %f319, %f320;
	div.rn.f32 	%f322, %f389, %f321;
	fma.rn.f32 	%f399, %f6, %f322, 0f00000000;

BB0_90:
	setp.geu.f32	%p188, %f389, 0f00000000;
	@%p188 bra 	BB0_92;

	abs.f32 	%f323, %f389;
	abs.f32 	%f324, %f388;
	add.f32 	%f325, %f323, %f324;
	div.rn.f32 	%f326, %f389, %f325;
	mul.f32 	%f327, %f357, %f326;
	sub.f32 	%f399, %f399, %f327;

BB0_92:
	setp.eq.f32	%p189, %f388, 0f00000000;
	@%p189 bra 	BB0_97;

	setp.leu.f32	%p190, %f388, 0f00000000;
	@%p190 bra 	BB0_95;

	abs.f32 	%f328, %f389;
	abs.f32 	%f329, %f388;
	add.f32 	%f330, %f328, %f329;
	div.rn.f32 	%f331, %f388, %f330;
	fma.rn.f32 	%f399, %f359, %f331, %f399;

BB0_95:
	setp.geu.f32	%p191, %f388, 0f00000000;
	@%p191 bra 	BB0_97;

	abs.f32 	%f332, %f389;
	abs.f32 	%f333, %f388;
	add.f32 	%f334, %f332, %f333;
	div.rn.f32 	%f335, %f388, %f334;
	mul.f32 	%f336, %f360, %f335;
	sub.f32 	%f399, %f399, %f336;

BB0_97:
	add.s64 	%rd179, %rd30, %rd18;
	st.global.f32 	[%rd179], %f399;
	bra.uni 	BB0_101;

BB0_29:
	mov.f32 	%f363, 0f00000000;
	mov.f32 	%f364, %f363;
	mov.f32 	%f365, %f363;
	mov.u32 	%r486, -1;

BB0_30:
	add.s32 	%r189, %r1, -1;
	add.s32 	%r194, %r36, -1;
	add.s32 	%r16, %r486, %r32;
	setp.gt.s32	%p32, %r16, 0;
	setp.lt.s32	%p33, %r16, %r24;
	and.pred  	%p1, %p32, %p33;
	mad.lo.s32 	%r199, %r194, %r24, %r16;
	setp.lt.s32	%p34, %r189, 1;
	setp.gt.s32	%p35, %r1, %r23;
	or.pred  	%p36, %p34, %p35;
	setp.lt.s32	%p37, %r16, 1;
	setp.ge.s32	%p38, %r16, %r24;
	or.pred  	%p39, %p37, %p38;
	or.pred  	%p40, %p36, %p39;
	setp.lt.s32	%p41, %r194, 1;
	setp.gt.s32	%p42, %r36, %r25;
	or.pred  	%p43, %p41, %p42;
	or.pred  	%p44, %p40, %p43;
	mad.lo.s32 	%r200, %r199, %r23, %r1;
	mul.wide.s32 	%rd87, %r200, 4;
	add.s64 	%rd5, %rd17, %rd87;
	add.s64 	%rd6, %rd20, %rd87;
	add.s64 	%rd7, %rd22, %rd87;
	@%p44 bra 	BB0_33;

	ld.global.f32 	%f157, [%rd5+-4];
	ld.global.f32 	%f158, [%rd6+-4];
	mul.f32 	%f159, %f158, %f158;
	fma.rn.f32 	%f160, %f157, %f157, %f159;
	ld.global.f32 	%f161, [%rd7+-4];
	fma.rn.f32 	%f162, %f161, %f161, %f160;
	setp.eq.f32	%p45, %f162, 0f00000000;
	@%p45 bra 	BB0_33;

	setp.gt.s32	%p46, %r486, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f163, %f364, 0f3F800000;
	setp.lt.s32	%p47, %r486, 0;
	selp.f32	%f164, %f163, %f364, %p47;
	add.f32 	%f165, %f164, 0fBF800000;
	selp.f32	%f364, %f165, %f164, %p46;
	add.f32 	%f365, %f365, 0f3F800000;

BB0_33:
	not.pred 	%p49, %p1;
	or.pred  	%p50, %p17, %p49;
	or.pred  	%p54, %p50, %p43;
	@%p54 bra 	BB0_36;

	ld.global.f32 	%f166, [%rd5];
	ld.global.f32 	%f167, [%rd6];
	mul.f32 	%f168, %f167, %f167;
	fma.rn.f32 	%f169, %f166, %f166, %f168;
	ld.global.f32 	%f170, [%rd7];
	fma.rn.f32 	%f171, %f170, %f170, %f169;
	setp.eq.f32	%p55, %f171, 0f00000000;
	@%p55 bra 	BB0_36;

	setp.gt.s32	%p56, %r486, 0;
	add.f32 	%f172, %f364, 0f3F800000;
	setp.lt.s32	%p57, %r486, 0;
	selp.f32	%f173, %f172, %f364, %p57;
	add.f32 	%f174, %f173, 0fBF800000;
	selp.f32	%f364, %f174, %f173, %p56;
	add.f32 	%f365, %f365, 0f3F800000;

BB0_36:
	setp.lt.s32	%p58, %r1, 0;
	or.pred  	%p60, %p58, %p19;
	or.pred  	%p62, %p60, %p49;
	or.pred  	%p66, %p62, %p43;
	@%p66 bra 	BB0_39;

	ld.global.f32 	%f175, [%rd5+4];
	ld.global.f32 	%f176, [%rd6+4];
	mul.f32 	%f177, %f176, %f176;
	fma.rn.f32 	%f178, %f175, %f175, %f177;
	ld.global.f32 	%f179, [%rd7+4];
	fma.rn.f32 	%f180, %f179, %f179, %f178;
	setp.eq.f32	%p67, %f180, 0f00000000;
	@%p67 bra 	BB0_39;

	setp.gt.s32	%p68, %r486, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f181, %f364, 0f3F800000;
	setp.lt.s32	%p69, %r486, 0;
	selp.f32	%f182, %f181, %f364, %p69;
	add.f32 	%f183, %f182, 0fBF800000;
	selp.f32	%f364, %f183, %f182, %p68;
	add.f32 	%f365, %f365, 0f3F800000;

BB0_39:
	mul.lo.s32 	%r17, %r36, %r24;
	or.pred  	%p74, %p36, %p49;
	setp.lt.s32	%p75, %r36, 1;
	or.pred  	%p76, %p74, %p75;
	@%p76 bra 	BB0_42;

	add.s32 	%r228, %r17, %r16;
	mad.lo.s32 	%r229, %r228, %r23, %r1;
	mul.wide.s32 	%rd91, %r229, 4;
	add.s64 	%rd92, %rd17, %rd91;
	add.s64 	%rd94, %rd20, %rd91;
	add.s64 	%rd96, %rd22, %rd91;
	ld.global.f32 	%f184, [%rd92+-4];
	ld.global.f32 	%f185, [%rd94+-4];
	mul.f32 	%f186, %f185, %f185;
	fma.rn.f32 	%f187, %f184, %f184, %f186;
	ld.global.f32 	%f188, [%rd96+-4];
	fma.rn.f32 	%f189, %f188, %f188, %f187;
	setp.eq.f32	%p77, %f189, 0f00000000;
	@%p77 bra 	BB0_42;

	setp.gt.s32	%p78, %r486, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f190, %f364, 0f3F800000;
	setp.lt.s32	%p79, %r486, 0;
	selp.f32	%f191, %f190, %f364, %p79;
	add.f32 	%f192, %f191, 0fBF800000;
	selp.f32	%f364, %f192, %f191, %p78;

BB0_42:
	or.pred  	%p84, %p50, %p75;
	@%p84 bra 	BB0_45;

	add.s32 	%r238, %r17, %r16;
	mad.lo.s32 	%r239, %r238, %r23, %r1;
	mul.wide.s32 	%rd98, %r239, 4;
	add.s64 	%rd99, %rd17, %rd98;
	add.s64 	%rd101, %rd20, %rd98;
	add.s64 	%rd103, %rd22, %rd98;
	ld.global.f32 	%f193, [%rd99];
	ld.global.f32 	%f194, [%rd101];
	mul.f32 	%f195, %f194, %f194;
	fma.rn.f32 	%f196, %f193, %f193, %f195;
	ld.global.f32 	%f197, [%rd103];
	fma.rn.f32 	%f198, %f197, %f197, %f196;
	setp.eq.f32	%p85, %f198, 0f00000000;
	@%p85 bra 	BB0_45;

	setp.gt.s32	%p86, %r486, 0;
	add.f32 	%f199, %f364, 0f3F800000;
	setp.lt.s32	%p87, %r486, 0;
	selp.f32	%f200, %f199, %f364, %p87;
	add.f32 	%f201, %f200, 0fBF800000;
	selp.f32	%f364, %f201, %f200, %p86;

BB0_45:
	or.pred  	%p94, %p62, %p75;
	@%p94 bra 	BB0_48;

	mad.lo.s32 	%r257, %r36, %r24, %r16;
	mad.lo.s32 	%r258, %r257, %r23, %r1;
	mul.wide.s32 	%rd105, %r258, 4;
	add.s64 	%rd106, %rd17, %rd105;
	add.s64 	%rd108, %rd20, %rd105;
	add.s64 	%rd110, %rd22, %rd105;
	ld.global.f32 	%f202, [%rd106+4];
	ld.global.f32 	%f203, [%rd108+4];
	mul.f32 	%f204, %f203, %f203;
	fma.rn.f32 	%f205, %f202, %f202, %f204;
	ld.global.f32 	%f206, [%rd110+4];
	fma.rn.f32 	%f207, %f206, %f206, %f205;
	setp.eq.f32	%p95, %f207, 0f00000000;
	@%p95 bra 	BB0_48;

	setp.gt.s32	%p96, %r486, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f208, %f364, 0f3F800000;
	setp.lt.s32	%p97, %r486, 0;
	selp.f32	%f209, %f208, %f364, %p97;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32	%f364, %f210, %f209, %p96;

BB0_48:
	add.s32 	%r262, %r36, 1;
	mad.lo.s32 	%r263, %r262, %r24, %r16;
	setp.lt.s32	%p103, %r36, 0;
	setp.ge.s32	%p104, %r262, %r25;
	or.pred  	%p105, %p103, %p104;
	or.pred  	%p106, %p74, %p105;
	mad.lo.s32 	%r268, %r263, %r23, %r1;
	mul.wide.s32 	%rd112, %r268, 4;
	add.s64 	%rd8, %rd17, %rd112;
	add.s64 	%rd9, %rd20, %rd112;
	add.s64 	%rd10, %rd22, %rd112;
	@%p106 bra 	BB0_51;

	ld.global.f32 	%f211, [%rd8+-4];
	ld.global.f32 	%f212, [%rd9+-4];
	mul.f32 	%f213, %f212, %f212;
	fma.rn.f32 	%f214, %f211, %f211, %f213;
	ld.global.f32 	%f215, [%rd10+-4];
	fma.rn.f32 	%f216, %f215, %f215, %f214;
	setp.eq.f32	%p107, %f216, 0f00000000;
	@%p107 bra 	BB0_51;

	setp.gt.s32	%p108, %r486, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f217, %f364, 0f3F800000;
	setp.lt.s32	%p109, %r486, 0;
	selp.f32	%f218, %f217, %f364, %p109;
	add.f32 	%f219, %f218, 0fBF800000;
	selp.f32	%f364, %f219, %f218, %p108;
	add.f32 	%f365, %f365, 0fBF800000;

BB0_51:
	add.s32 	%r269, %r194, 2;
	setp.ge.s32	%p113, %r269, %r25;
	setp.lt.s32	%p114, %r269, %r25;
	setp.gt.s32	%p116, %r36, -1;
	and.pred  	%p2, %p116, %p114;
	or.pred  	%p117, %p103, %p113;
	or.pred  	%p118, %p50, %p117;
	@%p118 bra 	BB0_54;

	ld.global.f32 	%f220, [%rd8];
	ld.global.f32 	%f221, [%rd9];
	mul.f32 	%f222, %f221, %f221;
	fma.rn.f32 	%f223, %f220, %f220, %f222;
	ld.global.f32 	%f224, [%rd10];
	fma.rn.f32 	%f225, %f224, %f224, %f223;
	setp.eq.f32	%p119, %f225, 0f00000000;
	@%p119 bra 	BB0_54;

	setp.gt.s32	%p120, %r486, 0;
	add.f32 	%f226, %f364, 0f3F800000;
	setp.lt.s32	%p121, %r486, 0;
	selp.f32	%f227, %f226, %f364, %p121;
	add.f32 	%f228, %f227, 0fBF800000;
	selp.f32	%f364, %f228, %f227, %p120;
	add.f32 	%f365, %f365, 0fBF800000;

BB0_54:
	not.pred 	%p127, %p2;
	or.pred  	%p128, %p62, %p127;
	@%p128 bra 	BB0_57;

	ld.global.f32 	%f229, [%rd8+4];
	ld.global.f32 	%f230, [%rd9+4];
	mul.f32 	%f231, %f230, %f230;
	fma.rn.f32 	%f232, %f229, %f229, %f231;
	ld.global.f32 	%f233, [%rd10+4];
	fma.rn.f32 	%f234, %f233, %f233, %f232;
	setp.eq.f32	%p129, %f234, 0f00000000;
	@%p129 bra 	BB0_57;

	setp.gt.s32	%p130, %r486, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f235, %f364, 0f3F800000;
	setp.lt.s32	%p131, %r486, 0;
	selp.f32	%f236, %f235, %f364, %p131;
	add.f32 	%f237, %f236, 0fBF800000;
	selp.f32	%f364, %f237, %f236, %p130;
	add.f32 	%f365, %f365, 0fBF800000;

BB0_57:
	add.s32 	%r486, %r486, 1;
	setp.ne.s32	%p132, %r486, 2;
	@%p132 bra 	BB0_30;

	mov.f32 	%f366, 0f00000000;
	setp.eq.f32	%p133, %f363, 0f00000000;
	@%p133 bra 	BB0_60;

	setp.gt.f32	%p134, %f363, 0f00000000;
	mul.f32 	%f239, %f364, %f364;
	fma.rn.f32 	%f240, %f363, %f363, %f239;
	fma.rn.f32 	%f241, %f365, %f365, %f240;
	sqrt.rn.f32 	%f242, %f241;
	div.rn.f32 	%f243, %f363, %f242;
	mul.f32 	%f244, %f357, %f243;
	mul.f32 	%f245, %f6, %f243;
	neg.f32 	%f246, %f245;
	selp.f32	%f247, %f244, %f246, %p134;
	add.f32 	%f248, %f247, 0f00000000;
	div.rn.f32 	%f249, %f364, %f242;
	mul.f32 	%f250, %f360, %f249;
	mul.f32 	%f251, %f359, %f249;
	neg.f32 	%f252, %f251;
	setp.gt.f32	%p135, %f364, 0f00000000;
	selp.f32	%f253, %f250, %f252, %p135;
	add.f32 	%f254, %f248, %f253;
	div.rn.f32 	%f255, %f365, %f242;
	mul.f32 	%f256, %f361, %f255;
	mul.f32 	%f257, %f362, %f255;
	neg.f32 	%f258, %f257;
	setp.gt.f32	%p136, %f365, 0f00000000;
	selp.f32	%f259, %f256, %f258, %p136;
	add.f32 	%f366, %f254, %f259;

BB0_60:
	add.s64 	%rd117, %rd30, %rd18;
	st.global.f32 	[%rd117], %f366;
	bra.uni 	BB0_101;
}


`
   evaldvolt_ptx_35 = `
.version 4.3
.target sm_35
.address_size 64

	// .weak	cudaMalloc

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	evaldvolt
.visible .entry evaldvolt(
	.param .u64 evaldvolt_param_0,
	.param .u64 evaldvolt_param_1,
	.param .u64 evaldvolt_param_2,
	.param .u64 evaldvolt_param_3,
	.param .u64 evaldvolt_param_4,
	.param .f32 evaldvolt_param_5,
	.param .u64 evaldvolt_param_6,
	.param .f32 evaldvolt_param_7,
	.param .f32 evaldvolt_param_8,
	.param .f32 evaldvolt_param_9,
	.param .f32 evaldvolt_param_10,
	.param .u32 evaldvolt_param_11,
	.param .u32 evaldvolt_param_12,
	.param .u32 evaldvolt_param_13
)
{
	.reg .pred 	%p<185>;
	.reg .f32 	%f<400>;
	.reg .b32 	%r<77>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd29, [evaldvolt_param_0];
	ld.param.u64 	%rd30, [evaldvolt_param_1];
	ld.param.u64 	%rd31, [evaldvolt_param_2];
	ld.param.u64 	%rd27, [evaldvolt_param_4];
	ld.param.u64 	%rd28, [evaldvolt_param_6];
	ld.param.u32 	%r27, [evaldvolt_param_11];
	ld.param.u32 	%r28, [evaldvolt_param_12];
	ld.param.u32 	%r29, [evaldvolt_param_13];
	cvta.to.global.u64 	%rd2, %rd31;
	cvta.to.global.u64 	%rd3, %rd30;
	cvta.to.global.u64 	%rd4, %rd29;
	mov.u32 	%r30, %ntid.x;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %tid.x;
	mad.lo.s32 	%r1, %r30, %r31, %r32;
	mov.u32 	%r33, %ntid.y;
	mov.u32 	%r34, %ctaid.y;
	mov.u32 	%r35, %tid.y;
	mad.lo.s32 	%r2, %r33, %r34, %r35;
	mov.u32 	%r36, %ntid.z;
	mov.u32 	%r37, %ctaid.z;
	mov.u32 	%r38, %tid.z;
	mad.lo.s32 	%r3, %r36, %r37, %r38;
	setp.ge.s32	%p10, %r2, %r28;
	setp.ge.s32	%p11, %r1, %r27;
	or.pred  	%p12, %p10, %p11;
	setp.ge.s32	%p13, %r3, %r29;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB6_101;

	mul.lo.s32 	%r4, %r3, %r28;
	add.s32 	%r39, %r4, %r2;
	mad.lo.s32 	%r40, %r39, %r27, %r1;
	cvt.s64.s32	%rd5, %r40;
	mul.wide.s32 	%rd33, %r40, 4;
	add.s64 	%rd6, %rd4, %rd33;
	add.s64 	%rd7, %rd3, %rd33;
	add.s64 	%rd8, %rd2, %rd33;
	ld.global.nc.f32 	%f96, [%rd6];
	ld.global.nc.f32 	%f97, [%rd7];
	mul.f32 	%f98, %f97, %f97;
	fma.rn.f32 	%f99, %f96, %f96, %f98;
	ld.global.nc.f32 	%f100, [%rd8];
	fma.rn.f32 	%f101, %f100, %f100, %f99;
	setp.eq.f32	%p15, %f101, 0f00000000;
	@%p15 bra 	BB6_101;

	ld.param.f32 	%f351, [evaldvolt_param_5];
	setp.eq.s64	%p16, %rd27, 0;
	@%p16 bra 	BB6_4;

	ld.param.f32 	%f346, [evaldvolt_param_5];
	cvta.to.global.u64 	%rd34, %rd27;
	shl.b64 	%rd35, %rd5, 2;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f102, [%rd36];
	mul.f32 	%f351, %f102, %f346;

BB6_4:
	ld.param.f32 	%f352, [evaldvolt_param_7];
	setp.eq.s64	%p17, %rd28, 0;
	@%p17 bra 	BB6_6;

	ld.param.f32 	%f348, [evaldvolt_param_7];
	cvta.to.global.u64 	%rd37, %rd28;
	shl.b64 	%rd38, %rd5, 2;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f103, [%rd39];
	mul.f32 	%f352, %f103, %f348;

BB6_6:
	ld.param.u64 	%rd71, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd70, %rd71;
	shl.b64 	%rd40, %rd5, 2;
	add.s64 	%rd9, %rd70, %rd40;
	setp.eq.f32	%p18, %f351, 0f3F800000;
	@%p18 bra 	BB6_100;
	bra.uni 	BB6_7;

BB6_100:
	mov.u32 	%r69, 0;
	st.global.u32 	[%rd9], %r69;
	bra.uni 	BB6_101;

BB6_7:
	setp.eq.f32	%p19, %f352, 0f3F800000;
	@%p19 bra 	BB6_99;
	bra.uni 	BB6_8;

BB6_99:
	mov.u32 	%r68, 1065353216;
	st.global.u32 	[%rd9], %r68;

BB6_101:
	ret;

BB6_8:
	mov.f32 	%f104, 0f00000000;
	mov.u32 	%r75, 0;
	setp.lt.s32	%p20, %r1, 1;
	mov.f32 	%f359, %f104;
	@%p20 bra 	BB6_11;

	ld.global.nc.f32 	%f106, [%rd6+-4];
	ld.global.nc.f32 	%f107, [%rd7+-4];
	mul.f32 	%f108, %f107, %f107;
	fma.rn.f32 	%f109, %f106, %f106, %f108;
	ld.global.nc.f32 	%f110, [%rd8+-4];
	fma.rn.f32 	%f111, %f110, %f110, %f109;
	setp.eq.f32	%p21, %f111, 0f00000000;
	mov.f32 	%f356, %f104;
	mov.f32 	%f359, %f356;
	@%p21 bra 	BB6_11;

	ld.global.f32 	%f5, [%rd9+-4];
	mov.u32 	%r75, 1;
	mov.f32 	%f359, %f5;

BB6_11:
	mov.f32 	%f6, %f359;
	add.s32 	%r6, %r1, 1;
	setp.ge.s32	%p22, %r6, %r27;
	mov.f32 	%f358, %f104;
	@%p22 bra 	BB6_14;

	ld.global.nc.f32 	%f114, [%rd6+4];
	ld.global.nc.f32 	%f115, [%rd7+4];
	mul.f32 	%f116, %f115, %f115;
	fma.rn.f32 	%f117, %f114, %f114, %f116;
	ld.global.nc.f32 	%f118, [%rd8+4];
	fma.rn.f32 	%f119, %f118, %f118, %f117;
	setp.eq.f32	%p23, %f119, 0f00000000;
	mov.f32 	%f358, %f104;
	@%p23 bra 	BB6_14;

	ld.global.f32 	%f358, [%rd9+4];
	add.s32 	%r75, %r75, 1;

BB6_14:
	add.s32 	%r9, %r2, -1;
	add.s32 	%r44, %r9, %r4;
	mad.lo.s32 	%r45, %r44, %r27, %r1;
	mul.wide.s32 	%rd41, %r45, 4;
	add.s64 	%rd10, %rd4, %rd41;
	add.s64 	%rd11, %rd3, %rd41;
	add.s64 	%rd12, %rd2, %rd41;
	setp.lt.s32	%p24, %r2, 1;
	mov.f32 	%f357, %f104;
	@%p24 bra 	BB6_17;

	mov.f32 	%f357, 0f00000000;
	ld.global.nc.f32 	%f122, [%rd10];
	ld.global.nc.f32 	%f123, [%rd11];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.nc.f32 	%f126, [%rd12];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p25, %f127, 0f00000000;
	@%p25 bra 	BB6_17;

	ld.param.u64 	%rd69, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd68, %rd69;
	add.s32 	%r46, %r2, %r4;
	add.s32 	%r47, %r46, -1;
	mad.lo.s32 	%r48, %r47, %r27, %r1;
	mul.wide.s32 	%rd42, %r48, 4;
	add.s64 	%rd43, %rd68, %rd42;
	ld.global.f32 	%f357, [%rd43];
	add.s32 	%r75, %r75, 1;

BB6_17:
	mov.f32 	%f360, 0f00000000;
	add.s32 	%r12, %r2, 1;
	add.s32 	%r49, %r12, %r4;
	mad.lo.s32 	%r50, %r49, %r27, %r1;
	mul.wide.s32 	%rd44, %r50, 4;
	add.s64 	%rd13, %rd4, %rd44;
	add.s64 	%rd14, %rd3, %rd44;
	add.s64 	%rd15, %rd2, %rd44;
	setp.ge.s32	%p26, %r12, %r28;
	@%p26 bra 	BB6_20;

	mov.f32 	%f360, 0f00000000;
	ld.global.nc.f32 	%f130, [%rd13];
	ld.global.nc.f32 	%f131, [%rd14];
	mul.f32 	%f132, %f131, %f131;
	fma.rn.f32 	%f133, %f130, %f130, %f132;
	ld.global.nc.f32 	%f134, [%rd15];
	fma.rn.f32 	%f135, %f134, %f134, %f133;
	setp.eq.f32	%p27, %f135, 0f00000000;
	@%p27 bra 	BB6_20;

	ld.param.u64 	%rd67, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd66, %rd67;
	add.s32 	%r74, %r2, 1;
	add.s32 	%r51, %r4, %r74;
	mad.lo.s32 	%r52, %r51, %r27, %r1;
	mul.wide.s32 	%rd45, %r52, 4;
	add.s64 	%rd46, %rd66, %rd45;
	ld.global.f32 	%f360, [%rd46];
	add.s32 	%r75, %r75, 1;

BB6_20:
	mov.f32 	%f362, 0f00000000;
	setp.eq.s32	%p28, %r29, 1;
	mov.f32 	%f361, %f362;
	@%p28 bra 	BB6_27;

	mov.f32 	%f362, 0f00000000;
	setp.lt.s32	%p29, %r3, 1;
	@%p29 bra 	BB6_24;

	add.s32 	%r53, %r3, -1;
	mad.lo.s32 	%r54, %r53, %r28, %r2;
	mad.lo.s32 	%r55, %r54, %r27, %r1;
	cvt.s64.s32	%rd16, %r55;
	mul.wide.s32 	%rd47, %r55, 4;
	add.s64 	%rd48, %rd4, %rd47;
	add.s64 	%rd49, %rd3, %rd47;
	add.s64 	%rd50, %rd2, %rd47;
	ld.global.nc.f32 	%f140, [%rd48];
	ld.global.nc.f32 	%f141, [%rd49];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.nc.f32 	%f144, [%rd50];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p30, %f145, 0f00000000;
	@%p30 bra 	BB6_24;

	ld.param.u64 	%rd65, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd64, %rd65;
	shl.b64 	%rd51, %rd16, 2;
	add.s64 	%rd52, %rd64, %rd51;
	ld.global.f32 	%f362, [%rd52];
	add.s32 	%r75, %r75, 1;

BB6_24:
	mov.f32 	%f361, 0f00000000;
	add.s32 	%r17, %r3, 1;
	setp.ge.s32	%p31, %r17, %r29;
	@%p31 bra 	BB6_27;

	mov.f32 	%f361, 0f00000000;
	mad.lo.s32 	%r56, %r17, %r28, %r2;
	mad.lo.s32 	%r57, %r56, %r27, %r1;
	cvt.s64.s32	%rd17, %r57;
	mul.wide.s32 	%rd53, %r57, 4;
	add.s64 	%rd54, %rd4, %rd53;
	add.s64 	%rd55, %rd3, %rd53;
	add.s64 	%rd56, %rd2, %rd53;
	ld.global.nc.f32 	%f148, [%rd54];
	ld.global.nc.f32 	%f149, [%rd55];
	mul.f32 	%f150, %f149, %f149;
	fma.rn.f32 	%f151, %f148, %f148, %f150;
	ld.global.nc.f32 	%f152, [%rd56];
	fma.rn.f32 	%f153, %f152, %f152, %f151;
	setp.eq.f32	%p32, %f153, 0f00000000;
	@%p32 bra 	BB6_27;

	ld.param.u64 	%rd63, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd62, %rd63;
	shl.b64 	%rd57, %rd17, 2;
	add.s64 	%rd58, %rd62, %rd57;
	ld.global.f32 	%f361, [%rd58];
	add.s32 	%r75, %r75, 1;

BB6_27:
	@%p28 bra 	BB6_62;
	bra.uni 	BB6_28;

BB6_62:
	setp.eq.s32	%p130, %r75, 4;
	@%p130 bra 	BB6_98;
	bra.uni 	BB6_63;

BB6_98:
	add.f32 	%f337, %f6, %f358;
	add.f32 	%f338, %f337, %f357;
	add.f32 	%f339, %f338, %f360;
	mul.f32 	%f340, %f339, 0f3E800000;
	st.global.f32 	[%rd9], %f340;
	bra.uni 	BB6_101;

BB6_28:
	setp.eq.s32	%p34, %r75, 6;
	@%p34 bra 	BB6_61;
	bra.uni 	BB6_29;

BB6_61:
	add.f32 	%f260, %f6, %f358;
	add.f32 	%f261, %f260, %f357;
	add.f32 	%f262, %f261, %f360;
	add.f32 	%f263, %f262, %f361;
	add.f32 	%f264, %f263, %f362;
	div.rn.f32 	%f265, %f264, 0f40C00000;
	st.global.f32 	[%rd9], %f265;
	bra.uni 	BB6_101;

BB6_63:
	add.s32 	%r71, %r2, -1;
	setp.gt.s32	%p131, %r71, 0;
	setp.le.s32	%p132, %r2, %r28;
	and.pred  	%p6, %p131, %p132;
	add.s32 	%r67, %r1, -1;
	setp.gt.s32	%p133, %r67, 0;
	setp.le.s32	%p134, %r1, %r27;
	and.pred  	%p7, %p133, %p134;
	setp.lt.s32	%p135, %r67, 1;
	setp.gt.s32	%p136, %r1, %r27;
	or.pred  	%p137, %p135, %p136;
	setp.lt.s32	%p138, %r71, 1;
	setp.gt.s32	%p139, %r2, %r28;
	or.pred  	%p140, %p138, %p139;
	or.pred  	%p141, %p137, %p140;
	mov.f32 	%f398, 0f00000000;
	@%p141 bra 	BB6_66;

	ld.global.nc.f32 	%f268, [%rd10+-4];
	ld.global.nc.f32 	%f269, [%rd11+-4];
	mul.f32 	%f270, %f269, %f269;
	fma.rn.f32 	%f271, %f268, %f268, %f270;
	ld.global.nc.f32 	%f272, [%rd12+-4];
	fma.rn.f32 	%f273, %f272, %f272, %f271;
	setp.eq.f32	%p142, %f273, 0f00000000;
	@%p142 bra 	BB6_66;

	mov.f32 	%f398, 0f3F800000;

BB6_66:
	mov.f32 	%f65, %f398;
	not.pred 	%p144, %p6;
	or.pred  	%p145, %p20, %p144;
	mov.f32 	%f397, %f65;
	@%p145 bra 	BB6_69;

	ld.global.nc.f32 	%f275, [%rd10];
	ld.global.nc.f32 	%f276, [%rd11];
	mul.f32 	%f277, %f276, %f276;
	fma.rn.f32 	%f278, %f275, %f275, %f277;
	ld.global.nc.f32 	%f279, [%rd12];
	fma.rn.f32 	%f280, %f279, %f279, %f278;
	setp.eq.f32	%p146, %f280, 0f00000000;
	mov.f32 	%f369, %f65;
	mov.f32 	%f397, %f369;
	@%p146 bra 	BB6_69;

	add.f32 	%f66, %f65, 0f3F800000;
	mov.f32 	%f397, %f66;

BB6_69:
	mov.f32 	%f372, %f397;
	mov.f32 	%f67, %f372;
	add.s32 	%r72, %r1, 1;
	setp.lt.s32	%p147, %r1, 0;
	setp.gt.s32	%p148, %r1, -1;
	setp.lt.s32	%p150, %r72, %r27;
	and.pred  	%p8, %p148, %p150;
	or.pred  	%p151, %p147, %p22;
	or.pred  	%p153, %p151, %p144;
	mov.f32 	%f396, %f65;
	mov.f32 	%f395, %f67;
	@%p153 bra 	BB6_72;

	ld.global.nc.f32 	%f281, [%rd10+4];
	ld.global.nc.f32 	%f282, [%rd11+4];
	mul.f32 	%f283, %f282, %f282;
	fma.rn.f32 	%f284, %f281, %f281, %f283;
	ld.global.nc.f32 	%f285, [%rd12+4];
	fma.rn.f32 	%f286, %f285, %f285, %f284;
	setp.eq.f32	%p154, %f286, 0f00000000;
	mov.f32 	%f396, %f65;
	mov.f32 	%f373, %f67;
	mov.f32 	%f395, %f373;
	@%p154 bra 	BB6_72;

	add.f32 	%f396, %f65, 0fBF800000;
	add.f32 	%f395, %f67, 0f3F800000;

BB6_72:
	mov.f32 	%f71, %f395;
	mov.f32 	%f70, %f396;
	not.pred 	%p156, %p7;
	or.pred  	%p157, %p156, %p24;
	mov.f32 	%f394, %f70;
	@%p157 bra 	BB6_75;

	ld.global.nc.f32 	%f287, [%rd6+-4];
	ld.global.nc.f32 	%f288, [%rd7+-4];
	mul.f32 	%f289, %f288, %f288;
	fma.rn.f32 	%f290, %f287, %f287, %f289;
	ld.global.nc.f32 	%f291, [%rd8+-4];
	fma.rn.f32 	%f292, %f291, %f291, %f290;
	setp.eq.f32	%p158, %f292, 0f00000000;
	mov.f32 	%f375, %f70;
	mov.f32 	%f394, %f375;
	@%p158 bra 	BB6_75;

	add.f32 	%f394, %f70, 0f3F800000;

BB6_75:
	mov.f32 	%f73, %f394;
	not.pred 	%p160, %p8;
	or.pred  	%p161, %p160, %p24;
	mov.f32 	%f393, %f73;
	@%p161 bra 	BB6_78;

	ld.global.nc.f32 	%f293, [%rd6+4];
	ld.global.nc.f32 	%f294, [%rd7+4];
	mul.f32 	%f295, %f294, %f294;
	fma.rn.f32 	%f296, %f293, %f293, %f295;
	ld.global.nc.f32 	%f297, [%rd8+4];
	fma.rn.f32 	%f298, %f297, %f297, %f296;
	setp.eq.f32	%p162, %f298, 0f00000000;
	mov.f32 	%f379, %f73;
	mov.f32 	%f393, %f379;
	@%p162 bra 	BB6_78;

	add.f32 	%f393, %f73, 0fBF800000;

BB6_78:
	mov.f32 	%f75, %f393;
	add.s32 	%r73, %r2, 1;
	setp.lt.s32	%p163, %r2, 0;
	setp.gt.s32	%p164, %r2, -1;
	setp.lt.s32	%p166, %r73, %r28;
	and.pred  	%p9, %p164, %p166;
	or.pred  	%p167, %p163, %p26;
	or.pred  	%p169, %p156, %p167;
	mov.f32 	%f391, %f71;
	mov.f32 	%f392, %f75;
	@%p169 bra 	BB6_81;

	ld.global.nc.f32 	%f299, [%rd13+-4];
	ld.global.nc.f32 	%f300, [%rd14+-4];
	mul.f32 	%f301, %f300, %f300;
	fma.rn.f32 	%f302, %f299, %f299, %f301;
	ld.global.nc.f32 	%f303, [%rd15+-4];
	fma.rn.f32 	%f304, %f303, %f303, %f302;
	setp.eq.f32	%p170, %f304, 0f00000000;
	mov.f32 	%f377, %f71;
	mov.f32 	%f381, %f75;
	mov.f32 	%f391, %f377;
	mov.f32 	%f392, %f381;
	@%p170 bra 	BB6_81;

	add.f32 	%f392, %f75, 0f3F800000;
	add.f32 	%f391, %f71, 0fBF800000;

BB6_81:
	mov.f32 	%f79, %f391;
	mov.f32 	%f78, %f392;
	not.pred 	%p172, %p9;
	or.pred  	%p173, %p20, %p172;
	mov.f32 	%f390, %f79;
	@%p173 bra 	BB6_84;

	ld.global.nc.f32 	%f305, [%rd13];
	ld.global.nc.f32 	%f306, [%rd14];
	mul.f32 	%f307, %f306, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	ld.global.nc.f32 	%f309, [%rd15];
	fma.rn.f32 	%f310, %f309, %f309, %f308;
	setp.eq.f32	%p174, %f310, 0f00000000;
	mov.f32 	%f385, %f79;
	mov.f32 	%f390, %f385;
	@%p174 bra 	BB6_84;

	add.f32 	%f390, %f79, 0fBF800000;

BB6_84:
	mov.f32 	%f81, %f390;
	or.pred  	%p177, %p160, %p172;
	mov.f32 	%f388, %f81;
	mov.f32 	%f389, %f78;
	@%p177 bra 	BB6_87;

	ld.global.nc.f32 	%f311, [%rd13+4];
	ld.global.nc.f32 	%f312, [%rd14+4];
	mul.f32 	%f313, %f312, %f312;
	fma.rn.f32 	%f314, %f311, %f311, %f313;
	ld.global.nc.f32 	%f315, [%rd15+4];
	fma.rn.f32 	%f316, %f315, %f315, %f314;
	setp.eq.f32	%p178, %f316, 0f00000000;
	mov.f32 	%f383, %f78;
	mov.f32 	%f387, %f81;
	mov.f32 	%f388, %f387;
	mov.f32 	%f389, %f383;
	@%p178 bra 	BB6_87;

	add.f32 	%f389, %f78, 0fBF800000;
	add.f32 	%f388, %f81, 0fBF800000;

BB6_87:
	mov.f32 	%f399, 0f00000000;
	setp.eq.f32	%p179, %f389, 0f00000000;
	@%p179 bra 	BB6_92;

	mov.f32 	%f399, 0f00000000;
	setp.leu.f32	%p180, %f389, 0f00000000;
	@%p180 bra 	BB6_90;

	abs.f32 	%f319, %f389;
	abs.f32 	%f320, %f388;
	add.f32 	%f321, %f319, %f320;
	div.rn.f32 	%f322, %f389, %f321;
	fma.rn.f32 	%f399, %f6, %f322, 0f00000000;

BB6_90:
	setp.geu.f32	%p181, %f389, 0f00000000;
	@%p181 bra 	BB6_92;

	abs.f32 	%f323, %f389;
	abs.f32 	%f324, %f388;
	add.f32 	%f325, %f323, %f324;
	div.rn.f32 	%f326, %f389, %f325;
	mul.f32 	%f327, %f358, %f326;
	sub.f32 	%f399, %f399, %f327;

BB6_92:
	setp.eq.f32	%p182, %f388, 0f00000000;
	@%p182 bra 	BB6_97;

	setp.leu.f32	%p183, %f388, 0f00000000;
	@%p183 bra 	BB6_95;

	abs.f32 	%f328, %f389;
	abs.f32 	%f329, %f388;
	add.f32 	%f330, %f328, %f329;
	div.rn.f32 	%f331, %f388, %f330;
	fma.rn.f32 	%f399, %f357, %f331, %f399;

BB6_95:
	setp.geu.f32	%p184, %f388, 0f00000000;
	@%p184 bra 	BB6_97;

	abs.f32 	%f332, %f389;
	abs.f32 	%f333, %f388;
	add.f32 	%f334, %f332, %f333;
	div.rn.f32 	%f335, %f388, %f334;
	mul.f32 	%f336, %f360, %f335;
	sub.f32 	%f399, %f399, %f336;

BB6_97:
	st.global.f32 	[%rd9], %f399;
	bra.uni 	BB6_101;

BB6_29:
	add.s32 	%r70, %r1, 1;
	setp.lt.s32	%p35, %r70, %r27;
	add.s32 	%r20, %r3, -1;
	setp.gt.s32	%p36, %r20, 0;
	setp.le.s32	%p37, %r3, %r29;
	and.pred  	%p1, %p36, %p37;
	mul.lo.s32 	%r21, %r20, %r28;
	add.s32 	%r22, %r1, -1;
	setp.gt.s32	%p38, %r22, 0;
	setp.le.s32	%p39, %r1, %r27;
	and.pred  	%p2, %p38, %p39;
	setp.gt.s32	%p40, %r1, -1;
	and.pred  	%p3, %p40, %p35;
	add.s32 	%r59, %r3, 1;
	setp.lt.s32	%p41, %r59, %r29;
	setp.gt.s32	%p42, %r3, -1;
	and.pred  	%p4, %p42, %p41;
	mul.lo.s32 	%r23, %r59, %r28;
	mov.f32 	%f363, 0f00000000;
	mov.f32 	%f364, %f363;
	mov.f32 	%f365, %f363;
	mov.u32 	%r76, -1;

BB6_30:
	add.s32 	%r25, %r76, %r2;
	setp.gt.s32	%p43, %r25, 0;
	setp.lt.s32	%p44, %r25, %r28;
	and.pred  	%p5, %p43, %p44;
	add.s32 	%r60, %r21, %r25;
	setp.lt.s32	%p45, %r22, 1;
	setp.gt.s32	%p46, %r1, %r27;
	or.pred  	%p47, %p45, %p46;
	setp.lt.s32	%p48, %r25, 1;
	setp.ge.s32	%p49, %r25, %r28;
	or.pred  	%p50, %p48, %p49;
	or.pred  	%p51, %p47, %p50;
	setp.lt.s32	%p52, %r20, 1;
	setp.gt.s32	%p53, %r3, %r29;
	or.pred  	%p54, %p52, %p53;
	or.pred  	%p55, %p51, %p54;
	mad.lo.s32 	%r61, %r60, %r27, %r1;
	mul.wide.s32 	%rd59, %r61, 4;
	add.s64 	%rd18, %rd4, %rd59;
	add.s64 	%rd19, %rd3, %rd59;
	add.s64 	%rd20, %rd2, %rd59;
	@%p55 bra 	BB6_33;

	ld.global.nc.f32 	%f157, [%rd18+-4];
	ld.global.nc.f32 	%f158, [%rd19+-4];
	mul.f32 	%f159, %f158, %f158;
	fma.rn.f32 	%f160, %f157, %f157, %f159;
	ld.global.nc.f32 	%f161, [%rd20+-4];
	fma.rn.f32 	%f162, %f161, %f161, %f160;
	setp.eq.f32	%p56, %f162, 0f00000000;
	@%p56 bra 	BB6_33;

	setp.gt.s32	%p57, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f163, %f364, 0f3F800000;
	setp.lt.s32	%p58, %r76, 0;
	selp.f32	%f164, %f163, %f364, %p58;
	add.f32 	%f165, %f164, 0fBF800000;
	selp.f32	%f364, %f165, %f164, %p57;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_33:
	not.pred 	%p60, %p5;
	or.pred  	%p61, %p20, %p60;
	not.pred 	%p62, %p1;
	or.pred  	%p63, %p61, %p62;
	@%p63 bra 	BB6_36;

	ld.global.nc.f32 	%f166, [%rd18];
	ld.global.nc.f32 	%f167, [%rd19];
	mul.f32 	%f168, %f167, %f167;
	fma.rn.f32 	%f169, %f166, %f166, %f168;
	ld.global.nc.f32 	%f170, [%rd20];
	fma.rn.f32 	%f171, %f170, %f170, %f169;
	setp.eq.f32	%p64, %f171, 0f00000000;
	@%p64 bra 	BB6_36;

	setp.gt.s32	%p65, %r76, 0;
	add.f32 	%f172, %f364, 0f3F800000;
	setp.lt.s32	%p66, %r76, 0;
	selp.f32	%f173, %f172, %f364, %p66;
	add.f32 	%f174, %f173, 0fBF800000;
	selp.f32	%f364, %f174, %f173, %p65;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_36:
	not.pred 	%p68, %p3;
	or.pred  	%p69, %p68, %p60;
	or.pred  	%p71, %p69, %p62;
	@%p71 bra 	BB6_39;

	ld.global.nc.f32 	%f175, [%rd18+4];
	ld.global.nc.f32 	%f176, [%rd19+4];
	mul.f32 	%f177, %f176, %f176;
	fma.rn.f32 	%f178, %f175, %f175, %f177;
	ld.global.nc.f32 	%f179, [%rd20+4];
	fma.rn.f32 	%f180, %f179, %f179, %f178;
	setp.eq.f32	%p72, %f180, 0f00000000;
	@%p72 bra 	BB6_39;

	setp.gt.s32	%p73, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f181, %f364, 0f3F800000;
	setp.lt.s32	%p74, %r76, 0;
	selp.f32	%f182, %f181, %f364, %p74;
	add.f32 	%f183, %f182, 0fBF800000;
	selp.f32	%f364, %f183, %f182, %p73;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_39:
	add.s32 	%r62, %r4, %r25;
	not.pred 	%p76, %p2;
	or.pred  	%p77, %p76, %p60;
	setp.lt.s32	%p78, %r3, 1;
	or.pred  	%p79, %p77, %p78;
	mad.lo.s32 	%r63, %r62, %r27, %r1;
	mul.wide.s32 	%rd60, %r63, 4;
	add.s64 	%rd21, %rd4, %rd60;
	add.s64 	%rd22, %rd3, %rd60;
	add.s64 	%rd23, %rd2, %rd60;
	@%p79 bra 	BB6_42;

	ld.global.nc.f32 	%f184, [%rd21+-4];
	ld.global.nc.f32 	%f185, [%rd22+-4];
	mul.f32 	%f186, %f185, %f185;
	fma.rn.f32 	%f187, %f184, %f184, %f186;
	ld.global.nc.f32 	%f188, [%rd23+-4];
	fma.rn.f32 	%f189, %f188, %f188, %f187;
	setp.eq.f32	%p80, %f189, 0f00000000;
	@%p80 bra 	BB6_42;

	setp.gt.s32	%p81, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f190, %f364, 0f3F800000;
	setp.lt.s32	%p82, %r76, 0;
	selp.f32	%f191, %f190, %f364, %p82;
	add.f32 	%f192, %f191, 0fBF800000;
	selp.f32	%f364, %f192, %f191, %p81;

BB6_42:
	or.pred  	%p87, %p61, %p78;
	@%p87 bra 	BB6_45;

	ld.global.nc.f32 	%f193, [%rd21];
	ld.global.nc.f32 	%f194, [%rd22];
	mul.f32 	%f195, %f194, %f194;
	fma.rn.f32 	%f196, %f193, %f193, %f195;
	ld.global.nc.f32 	%f197, [%rd23];
	fma.rn.f32 	%f198, %f197, %f197, %f196;
	setp.eq.f32	%p88, %f198, 0f00000000;
	@%p88 bra 	BB6_45;

	setp.gt.s32	%p89, %r76, 0;
	add.f32 	%f199, %f364, 0f3F800000;
	setp.lt.s32	%p90, %r76, 0;
	selp.f32	%f200, %f199, %f364, %p90;
	add.f32 	%f201, %f200, 0fBF800000;
	selp.f32	%f364, %f201, %f200, %p89;

BB6_45:
	or.pred  	%p95, %p69, %p78;
	@%p95 bra 	BB6_48;

	ld.global.nc.f32 	%f202, [%rd21+4];
	ld.global.nc.f32 	%f203, [%rd22+4];
	mul.f32 	%f204, %f203, %f203;
	fma.rn.f32 	%f205, %f202, %f202, %f204;
	ld.global.nc.f32 	%f206, [%rd23+4];
	fma.rn.f32 	%f207, %f206, %f206, %f205;
	setp.eq.f32	%p96, %f207, 0f00000000;
	@%p96 bra 	BB6_48;

	setp.gt.s32	%p97, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f208, %f364, 0f3F800000;
	setp.lt.s32	%p98, %r76, 0;
	selp.f32	%f209, %f208, %f364, %p98;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32	%f364, %f210, %f209, %p97;

BB6_48:
	add.s32 	%r64, %r20, 2;
	add.s32 	%r65, %r23, %r25;
	setp.lt.s32	%p102, %r3, 0;
	setp.ge.s32	%p103, %r64, %r29;
	or.pred  	%p104, %p102, %p103;
	or.pred  	%p105, %p77, %p104;
	mad.lo.s32 	%r66, %r65, %r27, %r1;
	mul.wide.s32 	%rd61, %r66, 4;
	add.s64 	%rd24, %rd4, %rd61;
	add.s64 	%rd25, %rd3, %rd61;
	add.s64 	%rd26, %rd2, %rd61;
	@%p105 bra 	BB6_51;

	ld.global.nc.f32 	%f211, [%rd24+-4];
	ld.global.nc.f32 	%f212, [%rd25+-4];
	mul.f32 	%f213, %f212, %f212;
	fma.rn.f32 	%f214, %f211, %f211, %f213;
	ld.global.nc.f32 	%f215, [%rd26+-4];
	fma.rn.f32 	%f216, %f215, %f215, %f214;
	setp.eq.f32	%p106, %f216, 0f00000000;
	@%p106 bra 	BB6_51;

	setp.gt.s32	%p107, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f217, %f364, 0f3F800000;
	setp.lt.s32	%p108, %r76, 0;
	selp.f32	%f218, %f217, %f364, %p108;
	add.f32 	%f219, %f218, 0fBF800000;
	selp.f32	%f364, %f219, %f218, %p107;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_51:
	not.pred 	%p112, %p4;
	or.pred  	%p113, %p61, %p112;
	@%p113 bra 	BB6_54;

	ld.global.nc.f32 	%f220, [%rd24];
	ld.global.nc.f32 	%f221, [%rd25];
	mul.f32 	%f222, %f221, %f221;
	fma.rn.f32 	%f223, %f220, %f220, %f222;
	ld.global.nc.f32 	%f224, [%rd26];
	fma.rn.f32 	%f225, %f224, %f224, %f223;
	setp.eq.f32	%p114, %f225, 0f00000000;
	@%p114 bra 	BB6_54;

	setp.gt.s32	%p115, %r76, 0;
	add.f32 	%f226, %f364, 0f3F800000;
	setp.lt.s32	%p116, %r76, 0;
	selp.f32	%f227, %f226, %f364, %p116;
	add.f32 	%f228, %f227, 0fBF800000;
	selp.f32	%f364, %f228, %f227, %p115;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_54:
	or.pred  	%p121, %p69, %p112;
	@%p121 bra 	BB6_57;

	ld.global.nc.f32 	%f229, [%rd24+4];
	ld.global.nc.f32 	%f230, [%rd25+4];
	mul.f32 	%f231, %f230, %f230;
	fma.rn.f32 	%f232, %f229, %f229, %f231;
	ld.global.nc.f32 	%f233, [%rd26+4];
	fma.rn.f32 	%f234, %f233, %f233, %f232;
	setp.eq.f32	%p122, %f234, 0f00000000;
	@%p122 bra 	BB6_57;

	setp.gt.s32	%p123, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f235, %f364, 0f3F800000;
	setp.lt.s32	%p124, %r76, 0;
	selp.f32	%f236, %f235, %f364, %p124;
	add.f32 	%f237, %f236, 0fBF800000;
	selp.f32	%f364, %f237, %f236, %p123;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_57:
	add.s32 	%r76, %r76, 1;
	setp.ne.s32	%p125, %r76, 2;
	@%p125 bra 	BB6_30;

	mov.f32 	%f366, 0f00000000;
	setp.eq.f32	%p126, %f363, 0f00000000;
	@%p126 bra 	BB6_60;

	setp.gt.f32	%p127, %f363, 0f00000000;
	mul.f32 	%f239, %f364, %f364;
	fma.rn.f32 	%f240, %f363, %f363, %f239;
	fma.rn.f32 	%f241, %f365, %f365, %f240;
	sqrt.rn.f32 	%f242, %f241;
	div.rn.f32 	%f243, %f363, %f242;
	mul.f32 	%f244, %f358, %f243;
	mul.f32 	%f245, %f6, %f243;
	neg.f32 	%f246, %f245;
	selp.f32	%f247, %f244, %f246, %p127;
	add.f32 	%f248, %f247, 0f00000000;
	div.rn.f32 	%f249, %f364, %f242;
	mul.f32 	%f250, %f360, %f249;
	mul.f32 	%f251, %f357, %f249;
	neg.f32 	%f252, %f251;
	setp.gt.f32	%p128, %f364, 0f00000000;
	selp.f32	%f253, %f250, %f252, %p128;
	add.f32 	%f254, %f248, %f253;
	div.rn.f32 	%f255, %f365, %f242;
	mul.f32 	%f256, %f361, %f255;
	mul.f32 	%f257, %f362, %f255;
	neg.f32 	%f258, %f257;
	setp.gt.f32	%p129, %f365, 0f00000000;
	selp.f32	%f259, %f256, %f258, %p129;
	add.f32 	%f366, %f254, %f259;

BB6_60:
	st.global.f32 	[%rd9], %f366;
	bra.uni 	BB6_101;
}


`
   evaldvolt_ptx_50 = `
.version 4.3
.target sm_50
.address_size 64

	// .weak	cudaMalloc

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	evaldvolt
.visible .entry evaldvolt(
	.param .u64 evaldvolt_param_0,
	.param .u64 evaldvolt_param_1,
	.param .u64 evaldvolt_param_2,
	.param .u64 evaldvolt_param_3,
	.param .u64 evaldvolt_param_4,
	.param .f32 evaldvolt_param_5,
	.param .u64 evaldvolt_param_6,
	.param .f32 evaldvolt_param_7,
	.param .f32 evaldvolt_param_8,
	.param .f32 evaldvolt_param_9,
	.param .f32 evaldvolt_param_10,
	.param .u32 evaldvolt_param_11,
	.param .u32 evaldvolt_param_12,
	.param .u32 evaldvolt_param_13
)
{
	.reg .pred 	%p<185>;
	.reg .f32 	%f<400>;
	.reg .b32 	%r<77>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd29, [evaldvolt_param_0];
	ld.param.u64 	%rd30, [evaldvolt_param_1];
	ld.param.u64 	%rd31, [evaldvolt_param_2];
	ld.param.u64 	%rd27, [evaldvolt_param_4];
	ld.param.u64 	%rd28, [evaldvolt_param_6];
	ld.param.u32 	%r27, [evaldvolt_param_11];
	ld.param.u32 	%r28, [evaldvolt_param_12];
	ld.param.u32 	%r29, [evaldvolt_param_13];
	cvta.to.global.u64 	%rd2, %rd31;
	cvta.to.global.u64 	%rd3, %rd30;
	cvta.to.global.u64 	%rd4, %rd29;
	mov.u32 	%r30, %ntid.x;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %tid.x;
	mad.lo.s32 	%r1, %r30, %r31, %r32;
	mov.u32 	%r33, %ntid.y;
	mov.u32 	%r34, %ctaid.y;
	mov.u32 	%r35, %tid.y;
	mad.lo.s32 	%r2, %r33, %r34, %r35;
	mov.u32 	%r36, %ntid.z;
	mov.u32 	%r37, %ctaid.z;
	mov.u32 	%r38, %tid.z;
	mad.lo.s32 	%r3, %r36, %r37, %r38;
	setp.ge.s32	%p10, %r2, %r28;
	setp.ge.s32	%p11, %r1, %r27;
	or.pred  	%p12, %p10, %p11;
	setp.ge.s32	%p13, %r3, %r29;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB6_101;

	mul.lo.s32 	%r4, %r3, %r28;
	add.s32 	%r39, %r4, %r2;
	mad.lo.s32 	%r40, %r39, %r27, %r1;
	cvt.s64.s32	%rd5, %r40;
	mul.wide.s32 	%rd33, %r40, 4;
	add.s64 	%rd6, %rd4, %rd33;
	add.s64 	%rd7, %rd3, %rd33;
	add.s64 	%rd8, %rd2, %rd33;
	ld.global.nc.f32 	%f96, [%rd6];
	ld.global.nc.f32 	%f97, [%rd7];
	mul.f32 	%f98, %f97, %f97;
	fma.rn.f32 	%f99, %f96, %f96, %f98;
	ld.global.nc.f32 	%f100, [%rd8];
	fma.rn.f32 	%f101, %f100, %f100, %f99;
	setp.eq.f32	%p15, %f101, 0f00000000;
	@%p15 bra 	BB6_101;

	ld.param.f32 	%f351, [evaldvolt_param_5];
	setp.eq.s64	%p16, %rd27, 0;
	@%p16 bra 	BB6_4;

	ld.param.f32 	%f346, [evaldvolt_param_5];
	cvta.to.global.u64 	%rd34, %rd27;
	shl.b64 	%rd35, %rd5, 2;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f102, [%rd36];
	mul.f32 	%f351, %f102, %f346;

BB6_4:
	ld.param.f32 	%f352, [evaldvolt_param_7];
	setp.eq.s64	%p17, %rd28, 0;
	@%p17 bra 	BB6_6;

	ld.param.f32 	%f348, [evaldvolt_param_7];
	cvta.to.global.u64 	%rd37, %rd28;
	shl.b64 	%rd38, %rd5, 2;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f103, [%rd39];
	mul.f32 	%f352, %f103, %f348;

BB6_6:
	ld.param.u64 	%rd71, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd70, %rd71;
	shl.b64 	%rd40, %rd5, 2;
	add.s64 	%rd9, %rd70, %rd40;
	setp.eq.f32	%p18, %f351, 0f3F800000;
	@%p18 bra 	BB6_100;
	bra.uni 	BB6_7;

BB6_100:
	mov.u32 	%r69, 0;
	st.global.u32 	[%rd9], %r69;
	bra.uni 	BB6_101;

BB6_7:
	setp.eq.f32	%p19, %f352, 0f3F800000;
	@%p19 bra 	BB6_99;
	bra.uni 	BB6_8;

BB6_99:
	mov.u32 	%r68, 1065353216;
	st.global.u32 	[%rd9], %r68;

BB6_101:
	ret;

BB6_8:
	mov.f32 	%f104, 0f00000000;
	mov.u32 	%r75, 0;
	setp.lt.s32	%p20, %r1, 1;
	mov.f32 	%f359, %f104;
	@%p20 bra 	BB6_11;

	ld.global.nc.f32 	%f106, [%rd6+-4];
	ld.global.nc.f32 	%f107, [%rd7+-4];
	mul.f32 	%f108, %f107, %f107;
	fma.rn.f32 	%f109, %f106, %f106, %f108;
	ld.global.nc.f32 	%f110, [%rd8+-4];
	fma.rn.f32 	%f111, %f110, %f110, %f109;
	setp.eq.f32	%p21, %f111, 0f00000000;
	mov.f32 	%f356, %f104;
	mov.f32 	%f359, %f356;
	@%p21 bra 	BB6_11;

	ld.global.f32 	%f5, [%rd9+-4];
	mov.u32 	%r75, 1;
	mov.f32 	%f359, %f5;

BB6_11:
	mov.f32 	%f6, %f359;
	add.s32 	%r6, %r1, 1;
	setp.ge.s32	%p22, %r6, %r27;
	mov.f32 	%f358, %f104;
	@%p22 bra 	BB6_14;

	ld.global.nc.f32 	%f114, [%rd6+4];
	ld.global.nc.f32 	%f115, [%rd7+4];
	mul.f32 	%f116, %f115, %f115;
	fma.rn.f32 	%f117, %f114, %f114, %f116;
	ld.global.nc.f32 	%f118, [%rd8+4];
	fma.rn.f32 	%f119, %f118, %f118, %f117;
	setp.eq.f32	%p23, %f119, 0f00000000;
	mov.f32 	%f358, %f104;
	@%p23 bra 	BB6_14;

	ld.global.f32 	%f358, [%rd9+4];
	add.s32 	%r75, %r75, 1;

BB6_14:
	add.s32 	%r9, %r2, -1;
	add.s32 	%r44, %r9, %r4;
	mad.lo.s32 	%r45, %r44, %r27, %r1;
	mul.wide.s32 	%rd41, %r45, 4;
	add.s64 	%rd10, %rd4, %rd41;
	add.s64 	%rd11, %rd3, %rd41;
	add.s64 	%rd12, %rd2, %rd41;
	setp.lt.s32	%p24, %r2, 1;
	mov.f32 	%f357, %f104;
	@%p24 bra 	BB6_17;

	mov.f32 	%f357, 0f00000000;
	ld.global.nc.f32 	%f122, [%rd10];
	ld.global.nc.f32 	%f123, [%rd11];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.nc.f32 	%f126, [%rd12];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p25, %f127, 0f00000000;
	@%p25 bra 	BB6_17;

	ld.param.u64 	%rd69, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd68, %rd69;
	add.s32 	%r46, %r2, %r4;
	add.s32 	%r47, %r46, -1;
	mad.lo.s32 	%r48, %r47, %r27, %r1;
	mul.wide.s32 	%rd42, %r48, 4;
	add.s64 	%rd43, %rd68, %rd42;
	ld.global.f32 	%f357, [%rd43];
	add.s32 	%r75, %r75, 1;

BB6_17:
	mov.f32 	%f360, 0f00000000;
	add.s32 	%r12, %r2, 1;
	add.s32 	%r49, %r12, %r4;
	mad.lo.s32 	%r50, %r49, %r27, %r1;
	mul.wide.s32 	%rd44, %r50, 4;
	add.s64 	%rd13, %rd4, %rd44;
	add.s64 	%rd14, %rd3, %rd44;
	add.s64 	%rd15, %rd2, %rd44;
	setp.ge.s32	%p26, %r12, %r28;
	@%p26 bra 	BB6_20;

	mov.f32 	%f360, 0f00000000;
	ld.global.nc.f32 	%f130, [%rd13];
	ld.global.nc.f32 	%f131, [%rd14];
	mul.f32 	%f132, %f131, %f131;
	fma.rn.f32 	%f133, %f130, %f130, %f132;
	ld.global.nc.f32 	%f134, [%rd15];
	fma.rn.f32 	%f135, %f134, %f134, %f133;
	setp.eq.f32	%p27, %f135, 0f00000000;
	@%p27 bra 	BB6_20;

	ld.param.u64 	%rd67, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd66, %rd67;
	add.s32 	%r74, %r2, 1;
	add.s32 	%r51, %r4, %r74;
	mad.lo.s32 	%r52, %r51, %r27, %r1;
	mul.wide.s32 	%rd45, %r52, 4;
	add.s64 	%rd46, %rd66, %rd45;
	ld.global.f32 	%f360, [%rd46];
	add.s32 	%r75, %r75, 1;

BB6_20:
	mov.f32 	%f362, 0f00000000;
	setp.eq.s32	%p28, %r29, 1;
	mov.f32 	%f361, %f362;
	@%p28 bra 	BB6_27;

	mov.f32 	%f362, 0f00000000;
	setp.lt.s32	%p29, %r3, 1;
	@%p29 bra 	BB6_24;

	add.s32 	%r53, %r3, -1;
	mad.lo.s32 	%r54, %r53, %r28, %r2;
	mad.lo.s32 	%r55, %r54, %r27, %r1;
	cvt.s64.s32	%rd16, %r55;
	mul.wide.s32 	%rd47, %r55, 4;
	add.s64 	%rd48, %rd4, %rd47;
	add.s64 	%rd49, %rd3, %rd47;
	add.s64 	%rd50, %rd2, %rd47;
	ld.global.nc.f32 	%f140, [%rd48];
	ld.global.nc.f32 	%f141, [%rd49];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.nc.f32 	%f144, [%rd50];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p30, %f145, 0f00000000;
	@%p30 bra 	BB6_24;

	ld.param.u64 	%rd65, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd64, %rd65;
	shl.b64 	%rd51, %rd16, 2;
	add.s64 	%rd52, %rd64, %rd51;
	ld.global.f32 	%f362, [%rd52];
	add.s32 	%r75, %r75, 1;

BB6_24:
	mov.f32 	%f361, 0f00000000;
	add.s32 	%r17, %r3, 1;
	setp.ge.s32	%p31, %r17, %r29;
	@%p31 bra 	BB6_27;

	mov.f32 	%f361, 0f00000000;
	mad.lo.s32 	%r56, %r17, %r28, %r2;
	mad.lo.s32 	%r57, %r56, %r27, %r1;
	cvt.s64.s32	%rd17, %r57;
	mul.wide.s32 	%rd53, %r57, 4;
	add.s64 	%rd54, %rd4, %rd53;
	add.s64 	%rd55, %rd3, %rd53;
	add.s64 	%rd56, %rd2, %rd53;
	ld.global.nc.f32 	%f148, [%rd54];
	ld.global.nc.f32 	%f149, [%rd55];
	mul.f32 	%f150, %f149, %f149;
	fma.rn.f32 	%f151, %f148, %f148, %f150;
	ld.global.nc.f32 	%f152, [%rd56];
	fma.rn.f32 	%f153, %f152, %f152, %f151;
	setp.eq.f32	%p32, %f153, 0f00000000;
	@%p32 bra 	BB6_27;

	ld.param.u64 	%rd63, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd62, %rd63;
	shl.b64 	%rd57, %rd17, 2;
	add.s64 	%rd58, %rd62, %rd57;
	ld.global.f32 	%f361, [%rd58];
	add.s32 	%r75, %r75, 1;

BB6_27:
	@%p28 bra 	BB6_62;
	bra.uni 	BB6_28;

BB6_62:
	setp.eq.s32	%p130, %r75, 4;
	@%p130 bra 	BB6_98;
	bra.uni 	BB6_63;

BB6_98:
	add.f32 	%f337, %f6, %f358;
	add.f32 	%f338, %f337, %f357;
	add.f32 	%f339, %f338, %f360;
	mul.f32 	%f340, %f339, 0f3E800000;
	st.global.f32 	[%rd9], %f340;
	bra.uni 	BB6_101;

BB6_28:
	setp.eq.s32	%p34, %r75, 6;
	@%p34 bra 	BB6_61;
	bra.uni 	BB6_29;

BB6_61:
	add.f32 	%f260, %f6, %f358;
	add.f32 	%f261, %f260, %f357;
	add.f32 	%f262, %f261, %f360;
	add.f32 	%f263, %f262, %f361;
	add.f32 	%f264, %f263, %f362;
	div.rn.f32 	%f265, %f264, 0f40C00000;
	st.global.f32 	[%rd9], %f265;
	bra.uni 	BB6_101;

BB6_63:
	add.s32 	%r71, %r2, -1;
	setp.gt.s32	%p131, %r71, 0;
	setp.le.s32	%p132, %r2, %r28;
	and.pred  	%p6, %p131, %p132;
	add.s32 	%r67, %r1, -1;
	setp.gt.s32	%p133, %r67, 0;
	setp.le.s32	%p134, %r1, %r27;
	and.pred  	%p7, %p133, %p134;
	setp.lt.s32	%p135, %r67, 1;
	setp.gt.s32	%p136, %r1, %r27;
	or.pred  	%p137, %p135, %p136;
	setp.lt.s32	%p138, %r71, 1;
	setp.gt.s32	%p139, %r2, %r28;
	or.pred  	%p140, %p138, %p139;
	or.pred  	%p141, %p137, %p140;
	mov.f32 	%f398, 0f00000000;
	@%p141 bra 	BB6_66;

	ld.global.nc.f32 	%f268, [%rd10+-4];
	ld.global.nc.f32 	%f269, [%rd11+-4];
	mul.f32 	%f270, %f269, %f269;
	fma.rn.f32 	%f271, %f268, %f268, %f270;
	ld.global.nc.f32 	%f272, [%rd12+-4];
	fma.rn.f32 	%f273, %f272, %f272, %f271;
	setp.eq.f32	%p142, %f273, 0f00000000;
	@%p142 bra 	BB6_66;

	mov.f32 	%f398, 0f3F800000;

BB6_66:
	mov.f32 	%f65, %f398;
	not.pred 	%p144, %p6;
	or.pred  	%p145, %p20, %p144;
	mov.f32 	%f397, %f65;
	@%p145 bra 	BB6_69;

	ld.global.nc.f32 	%f275, [%rd10];
	ld.global.nc.f32 	%f276, [%rd11];
	mul.f32 	%f277, %f276, %f276;
	fma.rn.f32 	%f278, %f275, %f275, %f277;
	ld.global.nc.f32 	%f279, [%rd12];
	fma.rn.f32 	%f280, %f279, %f279, %f278;
	setp.eq.f32	%p146, %f280, 0f00000000;
	mov.f32 	%f369, %f65;
	mov.f32 	%f397, %f369;
	@%p146 bra 	BB6_69;

	add.f32 	%f66, %f65, 0f3F800000;
	mov.f32 	%f397, %f66;

BB6_69:
	mov.f32 	%f372, %f397;
	mov.f32 	%f67, %f372;
	add.s32 	%r72, %r1, 1;
	setp.lt.s32	%p147, %r1, 0;
	setp.gt.s32	%p148, %r1, -1;
	setp.lt.s32	%p150, %r72, %r27;
	and.pred  	%p8, %p148, %p150;
	or.pred  	%p151, %p147, %p22;
	or.pred  	%p153, %p151, %p144;
	mov.f32 	%f396, %f65;
	mov.f32 	%f395, %f67;
	@%p153 bra 	BB6_72;

	ld.global.nc.f32 	%f281, [%rd10+4];
	ld.global.nc.f32 	%f282, [%rd11+4];
	mul.f32 	%f283, %f282, %f282;
	fma.rn.f32 	%f284, %f281, %f281, %f283;
	ld.global.nc.f32 	%f285, [%rd12+4];
	fma.rn.f32 	%f286, %f285, %f285, %f284;
	setp.eq.f32	%p154, %f286, 0f00000000;
	mov.f32 	%f396, %f65;
	mov.f32 	%f373, %f67;
	mov.f32 	%f395, %f373;
	@%p154 bra 	BB6_72;

	add.f32 	%f396, %f65, 0fBF800000;
	add.f32 	%f395, %f67, 0f3F800000;

BB6_72:
	mov.f32 	%f71, %f395;
	mov.f32 	%f70, %f396;
	not.pred 	%p156, %p7;
	or.pred  	%p157, %p156, %p24;
	mov.f32 	%f394, %f70;
	@%p157 bra 	BB6_75;

	ld.global.nc.f32 	%f287, [%rd6+-4];
	ld.global.nc.f32 	%f288, [%rd7+-4];
	mul.f32 	%f289, %f288, %f288;
	fma.rn.f32 	%f290, %f287, %f287, %f289;
	ld.global.nc.f32 	%f291, [%rd8+-4];
	fma.rn.f32 	%f292, %f291, %f291, %f290;
	setp.eq.f32	%p158, %f292, 0f00000000;
	mov.f32 	%f375, %f70;
	mov.f32 	%f394, %f375;
	@%p158 bra 	BB6_75;

	add.f32 	%f394, %f70, 0f3F800000;

BB6_75:
	mov.f32 	%f73, %f394;
	not.pred 	%p160, %p8;
	or.pred  	%p161, %p160, %p24;
	mov.f32 	%f393, %f73;
	@%p161 bra 	BB6_78;

	ld.global.nc.f32 	%f293, [%rd6+4];
	ld.global.nc.f32 	%f294, [%rd7+4];
	mul.f32 	%f295, %f294, %f294;
	fma.rn.f32 	%f296, %f293, %f293, %f295;
	ld.global.nc.f32 	%f297, [%rd8+4];
	fma.rn.f32 	%f298, %f297, %f297, %f296;
	setp.eq.f32	%p162, %f298, 0f00000000;
	mov.f32 	%f379, %f73;
	mov.f32 	%f393, %f379;
	@%p162 bra 	BB6_78;

	add.f32 	%f393, %f73, 0fBF800000;

BB6_78:
	mov.f32 	%f75, %f393;
	add.s32 	%r73, %r2, 1;
	setp.lt.s32	%p163, %r2, 0;
	setp.gt.s32	%p164, %r2, -1;
	setp.lt.s32	%p166, %r73, %r28;
	and.pred  	%p9, %p164, %p166;
	or.pred  	%p167, %p163, %p26;
	or.pred  	%p169, %p156, %p167;
	mov.f32 	%f391, %f71;
	mov.f32 	%f392, %f75;
	@%p169 bra 	BB6_81;

	ld.global.nc.f32 	%f299, [%rd13+-4];
	ld.global.nc.f32 	%f300, [%rd14+-4];
	mul.f32 	%f301, %f300, %f300;
	fma.rn.f32 	%f302, %f299, %f299, %f301;
	ld.global.nc.f32 	%f303, [%rd15+-4];
	fma.rn.f32 	%f304, %f303, %f303, %f302;
	setp.eq.f32	%p170, %f304, 0f00000000;
	mov.f32 	%f377, %f71;
	mov.f32 	%f381, %f75;
	mov.f32 	%f391, %f377;
	mov.f32 	%f392, %f381;
	@%p170 bra 	BB6_81;

	add.f32 	%f392, %f75, 0f3F800000;
	add.f32 	%f391, %f71, 0fBF800000;

BB6_81:
	mov.f32 	%f79, %f391;
	mov.f32 	%f78, %f392;
	not.pred 	%p172, %p9;
	or.pred  	%p173, %p20, %p172;
	mov.f32 	%f390, %f79;
	@%p173 bra 	BB6_84;

	ld.global.nc.f32 	%f305, [%rd13];
	ld.global.nc.f32 	%f306, [%rd14];
	mul.f32 	%f307, %f306, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	ld.global.nc.f32 	%f309, [%rd15];
	fma.rn.f32 	%f310, %f309, %f309, %f308;
	setp.eq.f32	%p174, %f310, 0f00000000;
	mov.f32 	%f385, %f79;
	mov.f32 	%f390, %f385;
	@%p174 bra 	BB6_84;

	add.f32 	%f390, %f79, 0fBF800000;

BB6_84:
	mov.f32 	%f81, %f390;
	or.pred  	%p177, %p160, %p172;
	mov.f32 	%f388, %f81;
	mov.f32 	%f389, %f78;
	@%p177 bra 	BB6_87;

	ld.global.nc.f32 	%f311, [%rd13+4];
	ld.global.nc.f32 	%f312, [%rd14+4];
	mul.f32 	%f313, %f312, %f312;
	fma.rn.f32 	%f314, %f311, %f311, %f313;
	ld.global.nc.f32 	%f315, [%rd15+4];
	fma.rn.f32 	%f316, %f315, %f315, %f314;
	setp.eq.f32	%p178, %f316, 0f00000000;
	mov.f32 	%f383, %f78;
	mov.f32 	%f387, %f81;
	mov.f32 	%f388, %f387;
	mov.f32 	%f389, %f383;
	@%p178 bra 	BB6_87;

	add.f32 	%f389, %f78, 0fBF800000;
	add.f32 	%f388, %f81, 0fBF800000;

BB6_87:
	mov.f32 	%f399, 0f00000000;
	setp.eq.f32	%p179, %f389, 0f00000000;
	@%p179 bra 	BB6_92;

	mov.f32 	%f399, 0f00000000;
	setp.leu.f32	%p180, %f389, 0f00000000;
	@%p180 bra 	BB6_90;

	abs.f32 	%f319, %f389;
	abs.f32 	%f320, %f388;
	add.f32 	%f321, %f319, %f320;
	div.rn.f32 	%f322, %f389, %f321;
	fma.rn.f32 	%f399, %f6, %f322, 0f00000000;

BB6_90:
	setp.geu.f32	%p181, %f389, 0f00000000;
	@%p181 bra 	BB6_92;

	abs.f32 	%f323, %f389;
	abs.f32 	%f324, %f388;
	add.f32 	%f325, %f323, %f324;
	div.rn.f32 	%f326, %f389, %f325;
	mul.f32 	%f327, %f358, %f326;
	sub.f32 	%f399, %f399, %f327;

BB6_92:
	setp.eq.f32	%p182, %f388, 0f00000000;
	@%p182 bra 	BB6_97;

	setp.leu.f32	%p183, %f388, 0f00000000;
	@%p183 bra 	BB6_95;

	abs.f32 	%f328, %f389;
	abs.f32 	%f329, %f388;
	add.f32 	%f330, %f328, %f329;
	div.rn.f32 	%f331, %f388, %f330;
	fma.rn.f32 	%f399, %f357, %f331, %f399;

BB6_95:
	setp.geu.f32	%p184, %f388, 0f00000000;
	@%p184 bra 	BB6_97;

	abs.f32 	%f332, %f389;
	abs.f32 	%f333, %f388;
	add.f32 	%f334, %f332, %f333;
	div.rn.f32 	%f335, %f388, %f334;
	mul.f32 	%f336, %f360, %f335;
	sub.f32 	%f399, %f399, %f336;

BB6_97:
	st.global.f32 	[%rd9], %f399;
	bra.uni 	BB6_101;

BB6_29:
	add.s32 	%r70, %r1, 1;
	setp.lt.s32	%p35, %r70, %r27;
	add.s32 	%r20, %r3, -1;
	setp.gt.s32	%p36, %r20, 0;
	setp.le.s32	%p37, %r3, %r29;
	and.pred  	%p1, %p36, %p37;
	mul.lo.s32 	%r21, %r20, %r28;
	add.s32 	%r22, %r1, -1;
	setp.gt.s32	%p38, %r22, 0;
	setp.le.s32	%p39, %r1, %r27;
	and.pred  	%p2, %p38, %p39;
	setp.gt.s32	%p40, %r1, -1;
	and.pred  	%p3, %p40, %p35;
	add.s32 	%r59, %r3, 1;
	setp.lt.s32	%p41, %r59, %r29;
	setp.gt.s32	%p42, %r3, -1;
	and.pred  	%p4, %p42, %p41;
	mul.lo.s32 	%r23, %r59, %r28;
	mov.f32 	%f363, 0f00000000;
	mov.f32 	%f364, %f363;
	mov.f32 	%f365, %f363;
	mov.u32 	%r76, -1;

BB6_30:
	add.s32 	%r25, %r76, %r2;
	setp.gt.s32	%p43, %r25, 0;
	setp.lt.s32	%p44, %r25, %r28;
	and.pred  	%p5, %p43, %p44;
	add.s32 	%r60, %r21, %r25;
	setp.lt.s32	%p45, %r22, 1;
	setp.gt.s32	%p46, %r1, %r27;
	or.pred  	%p47, %p45, %p46;
	setp.lt.s32	%p48, %r25, 1;
	setp.ge.s32	%p49, %r25, %r28;
	or.pred  	%p50, %p48, %p49;
	or.pred  	%p51, %p47, %p50;
	setp.lt.s32	%p52, %r20, 1;
	setp.gt.s32	%p53, %r3, %r29;
	or.pred  	%p54, %p52, %p53;
	or.pred  	%p55, %p51, %p54;
	mad.lo.s32 	%r61, %r60, %r27, %r1;
	mul.wide.s32 	%rd59, %r61, 4;
	add.s64 	%rd18, %rd4, %rd59;
	add.s64 	%rd19, %rd3, %rd59;
	add.s64 	%rd20, %rd2, %rd59;
	@%p55 bra 	BB6_33;

	ld.global.nc.f32 	%f157, [%rd18+-4];
	ld.global.nc.f32 	%f158, [%rd19+-4];
	mul.f32 	%f159, %f158, %f158;
	fma.rn.f32 	%f160, %f157, %f157, %f159;
	ld.global.nc.f32 	%f161, [%rd20+-4];
	fma.rn.f32 	%f162, %f161, %f161, %f160;
	setp.eq.f32	%p56, %f162, 0f00000000;
	@%p56 bra 	BB6_33;

	setp.gt.s32	%p57, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f163, %f364, 0f3F800000;
	setp.lt.s32	%p58, %r76, 0;
	selp.f32	%f164, %f163, %f364, %p58;
	add.f32 	%f165, %f164, 0fBF800000;
	selp.f32	%f364, %f165, %f164, %p57;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_33:
	not.pred 	%p60, %p5;
	or.pred  	%p61, %p20, %p60;
	not.pred 	%p62, %p1;
	or.pred  	%p63, %p61, %p62;
	@%p63 bra 	BB6_36;

	ld.global.nc.f32 	%f166, [%rd18];
	ld.global.nc.f32 	%f167, [%rd19];
	mul.f32 	%f168, %f167, %f167;
	fma.rn.f32 	%f169, %f166, %f166, %f168;
	ld.global.nc.f32 	%f170, [%rd20];
	fma.rn.f32 	%f171, %f170, %f170, %f169;
	setp.eq.f32	%p64, %f171, 0f00000000;
	@%p64 bra 	BB6_36;

	setp.gt.s32	%p65, %r76, 0;
	add.f32 	%f172, %f364, 0f3F800000;
	setp.lt.s32	%p66, %r76, 0;
	selp.f32	%f173, %f172, %f364, %p66;
	add.f32 	%f174, %f173, 0fBF800000;
	selp.f32	%f364, %f174, %f173, %p65;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_36:
	not.pred 	%p68, %p3;
	or.pred  	%p69, %p68, %p60;
	or.pred  	%p71, %p69, %p62;
	@%p71 bra 	BB6_39;

	ld.global.nc.f32 	%f175, [%rd18+4];
	ld.global.nc.f32 	%f176, [%rd19+4];
	mul.f32 	%f177, %f176, %f176;
	fma.rn.f32 	%f178, %f175, %f175, %f177;
	ld.global.nc.f32 	%f179, [%rd20+4];
	fma.rn.f32 	%f180, %f179, %f179, %f178;
	setp.eq.f32	%p72, %f180, 0f00000000;
	@%p72 bra 	BB6_39;

	setp.gt.s32	%p73, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f181, %f364, 0f3F800000;
	setp.lt.s32	%p74, %r76, 0;
	selp.f32	%f182, %f181, %f364, %p74;
	add.f32 	%f183, %f182, 0fBF800000;
	selp.f32	%f364, %f183, %f182, %p73;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_39:
	add.s32 	%r62, %r4, %r25;
	not.pred 	%p76, %p2;
	or.pred  	%p77, %p76, %p60;
	setp.lt.s32	%p78, %r3, 1;
	or.pred  	%p79, %p77, %p78;
	mad.lo.s32 	%r63, %r62, %r27, %r1;
	mul.wide.s32 	%rd60, %r63, 4;
	add.s64 	%rd21, %rd4, %rd60;
	add.s64 	%rd22, %rd3, %rd60;
	add.s64 	%rd23, %rd2, %rd60;
	@%p79 bra 	BB6_42;

	ld.global.nc.f32 	%f184, [%rd21+-4];
	ld.global.nc.f32 	%f185, [%rd22+-4];
	mul.f32 	%f186, %f185, %f185;
	fma.rn.f32 	%f187, %f184, %f184, %f186;
	ld.global.nc.f32 	%f188, [%rd23+-4];
	fma.rn.f32 	%f189, %f188, %f188, %f187;
	setp.eq.f32	%p80, %f189, 0f00000000;
	@%p80 bra 	BB6_42;

	setp.gt.s32	%p81, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f190, %f364, 0f3F800000;
	setp.lt.s32	%p82, %r76, 0;
	selp.f32	%f191, %f190, %f364, %p82;
	add.f32 	%f192, %f191, 0fBF800000;
	selp.f32	%f364, %f192, %f191, %p81;

BB6_42:
	or.pred  	%p87, %p61, %p78;
	@%p87 bra 	BB6_45;

	ld.global.nc.f32 	%f193, [%rd21];
	ld.global.nc.f32 	%f194, [%rd22];
	mul.f32 	%f195, %f194, %f194;
	fma.rn.f32 	%f196, %f193, %f193, %f195;
	ld.global.nc.f32 	%f197, [%rd23];
	fma.rn.f32 	%f198, %f197, %f197, %f196;
	setp.eq.f32	%p88, %f198, 0f00000000;
	@%p88 bra 	BB6_45;

	setp.gt.s32	%p89, %r76, 0;
	add.f32 	%f199, %f364, 0f3F800000;
	setp.lt.s32	%p90, %r76, 0;
	selp.f32	%f200, %f199, %f364, %p90;
	add.f32 	%f201, %f200, 0fBF800000;
	selp.f32	%f364, %f201, %f200, %p89;

BB6_45:
	or.pred  	%p95, %p69, %p78;
	@%p95 bra 	BB6_48;

	ld.global.nc.f32 	%f202, [%rd21+4];
	ld.global.nc.f32 	%f203, [%rd22+4];
	mul.f32 	%f204, %f203, %f203;
	fma.rn.f32 	%f205, %f202, %f202, %f204;
	ld.global.nc.f32 	%f206, [%rd23+4];
	fma.rn.f32 	%f207, %f206, %f206, %f205;
	setp.eq.f32	%p96, %f207, 0f00000000;
	@%p96 bra 	BB6_48;

	setp.gt.s32	%p97, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f208, %f364, 0f3F800000;
	setp.lt.s32	%p98, %r76, 0;
	selp.f32	%f209, %f208, %f364, %p98;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32	%f364, %f210, %f209, %p97;

BB6_48:
	add.s32 	%r64, %r20, 2;
	add.s32 	%r65, %r23, %r25;
	setp.lt.s32	%p102, %r3, 0;
	setp.ge.s32	%p103, %r64, %r29;
	or.pred  	%p104, %p102, %p103;
	or.pred  	%p105, %p77, %p104;
	mad.lo.s32 	%r66, %r65, %r27, %r1;
	mul.wide.s32 	%rd61, %r66, 4;
	add.s64 	%rd24, %rd4, %rd61;
	add.s64 	%rd25, %rd3, %rd61;
	add.s64 	%rd26, %rd2, %rd61;
	@%p105 bra 	BB6_51;

	ld.global.nc.f32 	%f211, [%rd24+-4];
	ld.global.nc.f32 	%f212, [%rd25+-4];
	mul.f32 	%f213, %f212, %f212;
	fma.rn.f32 	%f214, %f211, %f211, %f213;
	ld.global.nc.f32 	%f215, [%rd26+-4];
	fma.rn.f32 	%f216, %f215, %f215, %f214;
	setp.eq.f32	%p106, %f216, 0f00000000;
	@%p106 bra 	BB6_51;

	setp.gt.s32	%p107, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f217, %f364, 0f3F800000;
	setp.lt.s32	%p108, %r76, 0;
	selp.f32	%f218, %f217, %f364, %p108;
	add.f32 	%f219, %f218, 0fBF800000;
	selp.f32	%f364, %f219, %f218, %p107;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_51:
	not.pred 	%p112, %p4;
	or.pred  	%p113, %p61, %p112;
	@%p113 bra 	BB6_54;

	ld.global.nc.f32 	%f220, [%rd24];
	ld.global.nc.f32 	%f221, [%rd25];
	mul.f32 	%f222, %f221, %f221;
	fma.rn.f32 	%f223, %f220, %f220, %f222;
	ld.global.nc.f32 	%f224, [%rd26];
	fma.rn.f32 	%f225, %f224, %f224, %f223;
	setp.eq.f32	%p114, %f225, 0f00000000;
	@%p114 bra 	BB6_54;

	setp.gt.s32	%p115, %r76, 0;
	add.f32 	%f226, %f364, 0f3F800000;
	setp.lt.s32	%p116, %r76, 0;
	selp.f32	%f227, %f226, %f364, %p116;
	add.f32 	%f228, %f227, 0fBF800000;
	selp.f32	%f364, %f228, %f227, %p115;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_54:
	or.pred  	%p121, %p69, %p112;
	@%p121 bra 	BB6_57;

	ld.global.nc.f32 	%f229, [%rd24+4];
	ld.global.nc.f32 	%f230, [%rd25+4];
	mul.f32 	%f231, %f230, %f230;
	fma.rn.f32 	%f232, %f229, %f229, %f231;
	ld.global.nc.f32 	%f233, [%rd26+4];
	fma.rn.f32 	%f234, %f233, %f233, %f232;
	setp.eq.f32	%p122, %f234, 0f00000000;
	@%p122 bra 	BB6_57;

	setp.gt.s32	%p123, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f235, %f364, 0f3F800000;
	setp.lt.s32	%p124, %r76, 0;
	selp.f32	%f236, %f235, %f364, %p124;
	add.f32 	%f237, %f236, 0fBF800000;
	selp.f32	%f364, %f237, %f236, %p123;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_57:
	add.s32 	%r76, %r76, 1;
	setp.ne.s32	%p125, %r76, 2;
	@%p125 bra 	BB6_30;

	mov.f32 	%f366, 0f00000000;
	setp.eq.f32	%p126, %f363, 0f00000000;
	@%p126 bra 	BB6_60;

	setp.gt.f32	%p127, %f363, 0f00000000;
	mul.f32 	%f239, %f364, %f364;
	fma.rn.f32 	%f240, %f363, %f363, %f239;
	fma.rn.f32 	%f241, %f365, %f365, %f240;
	sqrt.rn.f32 	%f242, %f241;
	div.rn.f32 	%f243, %f363, %f242;
	mul.f32 	%f244, %f358, %f243;
	mul.f32 	%f245, %f6, %f243;
	neg.f32 	%f246, %f245;
	selp.f32	%f247, %f244, %f246, %p127;
	add.f32 	%f248, %f247, 0f00000000;
	div.rn.f32 	%f249, %f364, %f242;
	mul.f32 	%f250, %f360, %f249;
	mul.f32 	%f251, %f357, %f249;
	neg.f32 	%f252, %f251;
	setp.gt.f32	%p128, %f364, 0f00000000;
	selp.f32	%f253, %f250, %f252, %p128;
	add.f32 	%f254, %f248, %f253;
	div.rn.f32 	%f255, %f365, %f242;
	mul.f32 	%f256, %f361, %f255;
	mul.f32 	%f257, %f362, %f255;
	neg.f32 	%f258, %f257;
	setp.gt.f32	%p129, %f365, 0f00000000;
	selp.f32	%f259, %f256, %f258, %p129;
	add.f32 	%f366, %f254, %f259;

BB6_60:
	st.global.f32 	[%rd9], %f366;
	bra.uni 	BB6_101;
}


`
   evaldvolt_ptx_52 = `
.version 4.3
.target sm_52
.address_size 64

	// .weak	cudaMalloc

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	evaldvolt
.visible .entry evaldvolt(
	.param .u64 evaldvolt_param_0,
	.param .u64 evaldvolt_param_1,
	.param .u64 evaldvolt_param_2,
	.param .u64 evaldvolt_param_3,
	.param .u64 evaldvolt_param_4,
	.param .f32 evaldvolt_param_5,
	.param .u64 evaldvolt_param_6,
	.param .f32 evaldvolt_param_7,
	.param .f32 evaldvolt_param_8,
	.param .f32 evaldvolt_param_9,
	.param .f32 evaldvolt_param_10,
	.param .u32 evaldvolt_param_11,
	.param .u32 evaldvolt_param_12,
	.param .u32 evaldvolt_param_13
)
{
	.reg .pred 	%p<185>;
	.reg .f32 	%f<400>;
	.reg .b32 	%r<77>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd29, [evaldvolt_param_0];
	ld.param.u64 	%rd30, [evaldvolt_param_1];
	ld.param.u64 	%rd31, [evaldvolt_param_2];
	ld.param.u64 	%rd27, [evaldvolt_param_4];
	ld.param.u64 	%rd28, [evaldvolt_param_6];
	ld.param.u32 	%r27, [evaldvolt_param_11];
	ld.param.u32 	%r28, [evaldvolt_param_12];
	ld.param.u32 	%r29, [evaldvolt_param_13];
	cvta.to.global.u64 	%rd2, %rd31;
	cvta.to.global.u64 	%rd3, %rd30;
	cvta.to.global.u64 	%rd4, %rd29;
	mov.u32 	%r30, %ntid.x;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %tid.x;
	mad.lo.s32 	%r1, %r30, %r31, %r32;
	mov.u32 	%r33, %ntid.y;
	mov.u32 	%r34, %ctaid.y;
	mov.u32 	%r35, %tid.y;
	mad.lo.s32 	%r2, %r33, %r34, %r35;
	mov.u32 	%r36, %ntid.z;
	mov.u32 	%r37, %ctaid.z;
	mov.u32 	%r38, %tid.z;
	mad.lo.s32 	%r3, %r36, %r37, %r38;
	setp.ge.s32	%p10, %r2, %r28;
	setp.ge.s32	%p11, %r1, %r27;
	or.pred  	%p12, %p10, %p11;
	setp.ge.s32	%p13, %r3, %r29;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB6_101;

	mul.lo.s32 	%r4, %r3, %r28;
	add.s32 	%r39, %r4, %r2;
	mad.lo.s32 	%r40, %r39, %r27, %r1;
	cvt.s64.s32	%rd5, %r40;
	mul.wide.s32 	%rd33, %r40, 4;
	add.s64 	%rd6, %rd4, %rd33;
	add.s64 	%rd7, %rd3, %rd33;
	add.s64 	%rd8, %rd2, %rd33;
	ld.global.nc.f32 	%f96, [%rd6];
	ld.global.nc.f32 	%f97, [%rd7];
	mul.f32 	%f98, %f97, %f97;
	fma.rn.f32 	%f99, %f96, %f96, %f98;
	ld.global.nc.f32 	%f100, [%rd8];
	fma.rn.f32 	%f101, %f100, %f100, %f99;
	setp.eq.f32	%p15, %f101, 0f00000000;
	@%p15 bra 	BB6_101;

	ld.param.f32 	%f351, [evaldvolt_param_5];
	setp.eq.s64	%p16, %rd27, 0;
	@%p16 bra 	BB6_4;

	ld.param.f32 	%f346, [evaldvolt_param_5];
	cvta.to.global.u64 	%rd34, %rd27;
	shl.b64 	%rd35, %rd5, 2;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f102, [%rd36];
	mul.f32 	%f351, %f102, %f346;

BB6_4:
	ld.param.f32 	%f352, [evaldvolt_param_7];
	setp.eq.s64	%p17, %rd28, 0;
	@%p17 bra 	BB6_6;

	ld.param.f32 	%f348, [evaldvolt_param_7];
	cvta.to.global.u64 	%rd37, %rd28;
	shl.b64 	%rd38, %rd5, 2;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f103, [%rd39];
	mul.f32 	%f352, %f103, %f348;

BB6_6:
	ld.param.u64 	%rd71, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd70, %rd71;
	shl.b64 	%rd40, %rd5, 2;
	add.s64 	%rd9, %rd70, %rd40;
	setp.eq.f32	%p18, %f351, 0f3F800000;
	@%p18 bra 	BB6_100;
	bra.uni 	BB6_7;

BB6_100:
	mov.u32 	%r69, 0;
	st.global.u32 	[%rd9], %r69;
	bra.uni 	BB6_101;

BB6_7:
	setp.eq.f32	%p19, %f352, 0f3F800000;
	@%p19 bra 	BB6_99;
	bra.uni 	BB6_8;

BB6_99:
	mov.u32 	%r68, 1065353216;
	st.global.u32 	[%rd9], %r68;

BB6_101:
	ret;

BB6_8:
	mov.f32 	%f104, 0f00000000;
	mov.u32 	%r75, 0;
	setp.lt.s32	%p20, %r1, 1;
	mov.f32 	%f359, %f104;
	@%p20 bra 	BB6_11;

	ld.global.nc.f32 	%f106, [%rd6+-4];
	ld.global.nc.f32 	%f107, [%rd7+-4];
	mul.f32 	%f108, %f107, %f107;
	fma.rn.f32 	%f109, %f106, %f106, %f108;
	ld.global.nc.f32 	%f110, [%rd8+-4];
	fma.rn.f32 	%f111, %f110, %f110, %f109;
	setp.eq.f32	%p21, %f111, 0f00000000;
	mov.f32 	%f356, %f104;
	mov.f32 	%f359, %f356;
	@%p21 bra 	BB6_11;

	ld.global.f32 	%f5, [%rd9+-4];
	mov.u32 	%r75, 1;
	mov.f32 	%f359, %f5;

BB6_11:
	mov.f32 	%f6, %f359;
	add.s32 	%r6, %r1, 1;
	setp.ge.s32	%p22, %r6, %r27;
	mov.f32 	%f358, %f104;
	@%p22 bra 	BB6_14;

	ld.global.nc.f32 	%f114, [%rd6+4];
	ld.global.nc.f32 	%f115, [%rd7+4];
	mul.f32 	%f116, %f115, %f115;
	fma.rn.f32 	%f117, %f114, %f114, %f116;
	ld.global.nc.f32 	%f118, [%rd8+4];
	fma.rn.f32 	%f119, %f118, %f118, %f117;
	setp.eq.f32	%p23, %f119, 0f00000000;
	mov.f32 	%f358, %f104;
	@%p23 bra 	BB6_14;

	ld.global.f32 	%f358, [%rd9+4];
	add.s32 	%r75, %r75, 1;

BB6_14:
	add.s32 	%r9, %r2, -1;
	add.s32 	%r44, %r9, %r4;
	mad.lo.s32 	%r45, %r44, %r27, %r1;
	mul.wide.s32 	%rd41, %r45, 4;
	add.s64 	%rd10, %rd4, %rd41;
	add.s64 	%rd11, %rd3, %rd41;
	add.s64 	%rd12, %rd2, %rd41;
	setp.lt.s32	%p24, %r2, 1;
	mov.f32 	%f357, %f104;
	@%p24 bra 	BB6_17;

	mov.f32 	%f357, 0f00000000;
	ld.global.nc.f32 	%f122, [%rd10];
	ld.global.nc.f32 	%f123, [%rd11];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.nc.f32 	%f126, [%rd12];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p25, %f127, 0f00000000;
	@%p25 bra 	BB6_17;

	ld.param.u64 	%rd69, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd68, %rd69;
	add.s32 	%r46, %r2, %r4;
	add.s32 	%r47, %r46, -1;
	mad.lo.s32 	%r48, %r47, %r27, %r1;
	mul.wide.s32 	%rd42, %r48, 4;
	add.s64 	%rd43, %rd68, %rd42;
	ld.global.f32 	%f357, [%rd43];
	add.s32 	%r75, %r75, 1;

BB6_17:
	mov.f32 	%f360, 0f00000000;
	add.s32 	%r12, %r2, 1;
	add.s32 	%r49, %r12, %r4;
	mad.lo.s32 	%r50, %r49, %r27, %r1;
	mul.wide.s32 	%rd44, %r50, 4;
	add.s64 	%rd13, %rd4, %rd44;
	add.s64 	%rd14, %rd3, %rd44;
	add.s64 	%rd15, %rd2, %rd44;
	setp.ge.s32	%p26, %r12, %r28;
	@%p26 bra 	BB6_20;

	mov.f32 	%f360, 0f00000000;
	ld.global.nc.f32 	%f130, [%rd13];
	ld.global.nc.f32 	%f131, [%rd14];
	mul.f32 	%f132, %f131, %f131;
	fma.rn.f32 	%f133, %f130, %f130, %f132;
	ld.global.nc.f32 	%f134, [%rd15];
	fma.rn.f32 	%f135, %f134, %f134, %f133;
	setp.eq.f32	%p27, %f135, 0f00000000;
	@%p27 bra 	BB6_20;

	ld.param.u64 	%rd67, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd66, %rd67;
	add.s32 	%r74, %r2, 1;
	add.s32 	%r51, %r4, %r74;
	mad.lo.s32 	%r52, %r51, %r27, %r1;
	mul.wide.s32 	%rd45, %r52, 4;
	add.s64 	%rd46, %rd66, %rd45;
	ld.global.f32 	%f360, [%rd46];
	add.s32 	%r75, %r75, 1;

BB6_20:
	mov.f32 	%f362, 0f00000000;
	setp.eq.s32	%p28, %r29, 1;
	mov.f32 	%f361, %f362;
	@%p28 bra 	BB6_27;

	mov.f32 	%f362, 0f00000000;
	setp.lt.s32	%p29, %r3, 1;
	@%p29 bra 	BB6_24;

	add.s32 	%r53, %r3, -1;
	mad.lo.s32 	%r54, %r53, %r28, %r2;
	mad.lo.s32 	%r55, %r54, %r27, %r1;
	cvt.s64.s32	%rd16, %r55;
	mul.wide.s32 	%rd47, %r55, 4;
	add.s64 	%rd48, %rd4, %rd47;
	add.s64 	%rd49, %rd3, %rd47;
	add.s64 	%rd50, %rd2, %rd47;
	ld.global.nc.f32 	%f140, [%rd48];
	ld.global.nc.f32 	%f141, [%rd49];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.nc.f32 	%f144, [%rd50];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p30, %f145, 0f00000000;
	@%p30 bra 	BB6_24;

	ld.param.u64 	%rd65, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd64, %rd65;
	shl.b64 	%rd51, %rd16, 2;
	add.s64 	%rd52, %rd64, %rd51;
	ld.global.f32 	%f362, [%rd52];
	add.s32 	%r75, %r75, 1;

BB6_24:
	mov.f32 	%f361, 0f00000000;
	add.s32 	%r17, %r3, 1;
	setp.ge.s32	%p31, %r17, %r29;
	@%p31 bra 	BB6_27;

	mov.f32 	%f361, 0f00000000;
	mad.lo.s32 	%r56, %r17, %r28, %r2;
	mad.lo.s32 	%r57, %r56, %r27, %r1;
	cvt.s64.s32	%rd17, %r57;
	mul.wide.s32 	%rd53, %r57, 4;
	add.s64 	%rd54, %rd4, %rd53;
	add.s64 	%rd55, %rd3, %rd53;
	add.s64 	%rd56, %rd2, %rd53;
	ld.global.nc.f32 	%f148, [%rd54];
	ld.global.nc.f32 	%f149, [%rd55];
	mul.f32 	%f150, %f149, %f149;
	fma.rn.f32 	%f151, %f148, %f148, %f150;
	ld.global.nc.f32 	%f152, [%rd56];
	fma.rn.f32 	%f153, %f152, %f152, %f151;
	setp.eq.f32	%p32, %f153, 0f00000000;
	@%p32 bra 	BB6_27;

	ld.param.u64 	%rd63, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd62, %rd63;
	shl.b64 	%rd57, %rd17, 2;
	add.s64 	%rd58, %rd62, %rd57;
	ld.global.f32 	%f361, [%rd58];
	add.s32 	%r75, %r75, 1;

BB6_27:
	@%p28 bra 	BB6_62;
	bra.uni 	BB6_28;

BB6_62:
	setp.eq.s32	%p130, %r75, 4;
	@%p130 bra 	BB6_98;
	bra.uni 	BB6_63;

BB6_98:
	add.f32 	%f337, %f6, %f358;
	add.f32 	%f338, %f337, %f357;
	add.f32 	%f339, %f338, %f360;
	mul.f32 	%f340, %f339, 0f3E800000;
	st.global.f32 	[%rd9], %f340;
	bra.uni 	BB6_101;

BB6_28:
	setp.eq.s32	%p34, %r75, 6;
	@%p34 bra 	BB6_61;
	bra.uni 	BB6_29;

BB6_61:
	add.f32 	%f260, %f6, %f358;
	add.f32 	%f261, %f260, %f357;
	add.f32 	%f262, %f261, %f360;
	add.f32 	%f263, %f262, %f361;
	add.f32 	%f264, %f263, %f362;
	div.rn.f32 	%f265, %f264, 0f40C00000;
	st.global.f32 	[%rd9], %f265;
	bra.uni 	BB6_101;

BB6_63:
	add.s32 	%r71, %r2, -1;
	setp.gt.s32	%p131, %r71, 0;
	setp.le.s32	%p132, %r2, %r28;
	and.pred  	%p6, %p131, %p132;
	add.s32 	%r67, %r1, -1;
	setp.gt.s32	%p133, %r67, 0;
	setp.le.s32	%p134, %r1, %r27;
	and.pred  	%p7, %p133, %p134;
	setp.lt.s32	%p135, %r67, 1;
	setp.gt.s32	%p136, %r1, %r27;
	or.pred  	%p137, %p135, %p136;
	setp.lt.s32	%p138, %r71, 1;
	setp.gt.s32	%p139, %r2, %r28;
	or.pred  	%p140, %p138, %p139;
	or.pred  	%p141, %p137, %p140;
	mov.f32 	%f398, 0f00000000;
	@%p141 bra 	BB6_66;

	ld.global.nc.f32 	%f268, [%rd10+-4];
	ld.global.nc.f32 	%f269, [%rd11+-4];
	mul.f32 	%f270, %f269, %f269;
	fma.rn.f32 	%f271, %f268, %f268, %f270;
	ld.global.nc.f32 	%f272, [%rd12+-4];
	fma.rn.f32 	%f273, %f272, %f272, %f271;
	setp.eq.f32	%p142, %f273, 0f00000000;
	@%p142 bra 	BB6_66;

	mov.f32 	%f398, 0f3F800000;

BB6_66:
	mov.f32 	%f65, %f398;
	not.pred 	%p144, %p6;
	or.pred  	%p145, %p20, %p144;
	mov.f32 	%f397, %f65;
	@%p145 bra 	BB6_69;

	ld.global.nc.f32 	%f275, [%rd10];
	ld.global.nc.f32 	%f276, [%rd11];
	mul.f32 	%f277, %f276, %f276;
	fma.rn.f32 	%f278, %f275, %f275, %f277;
	ld.global.nc.f32 	%f279, [%rd12];
	fma.rn.f32 	%f280, %f279, %f279, %f278;
	setp.eq.f32	%p146, %f280, 0f00000000;
	mov.f32 	%f369, %f65;
	mov.f32 	%f397, %f369;
	@%p146 bra 	BB6_69;

	add.f32 	%f66, %f65, 0f3F800000;
	mov.f32 	%f397, %f66;

BB6_69:
	mov.f32 	%f372, %f397;
	mov.f32 	%f67, %f372;
	add.s32 	%r72, %r1, 1;
	setp.lt.s32	%p147, %r1, 0;
	setp.gt.s32	%p148, %r1, -1;
	setp.lt.s32	%p150, %r72, %r27;
	and.pred  	%p8, %p148, %p150;
	or.pred  	%p151, %p147, %p22;
	or.pred  	%p153, %p151, %p144;
	mov.f32 	%f396, %f65;
	mov.f32 	%f395, %f67;
	@%p153 bra 	BB6_72;

	ld.global.nc.f32 	%f281, [%rd10+4];
	ld.global.nc.f32 	%f282, [%rd11+4];
	mul.f32 	%f283, %f282, %f282;
	fma.rn.f32 	%f284, %f281, %f281, %f283;
	ld.global.nc.f32 	%f285, [%rd12+4];
	fma.rn.f32 	%f286, %f285, %f285, %f284;
	setp.eq.f32	%p154, %f286, 0f00000000;
	mov.f32 	%f396, %f65;
	mov.f32 	%f373, %f67;
	mov.f32 	%f395, %f373;
	@%p154 bra 	BB6_72;

	add.f32 	%f396, %f65, 0fBF800000;
	add.f32 	%f395, %f67, 0f3F800000;

BB6_72:
	mov.f32 	%f71, %f395;
	mov.f32 	%f70, %f396;
	not.pred 	%p156, %p7;
	or.pred  	%p157, %p156, %p24;
	mov.f32 	%f394, %f70;
	@%p157 bra 	BB6_75;

	ld.global.nc.f32 	%f287, [%rd6+-4];
	ld.global.nc.f32 	%f288, [%rd7+-4];
	mul.f32 	%f289, %f288, %f288;
	fma.rn.f32 	%f290, %f287, %f287, %f289;
	ld.global.nc.f32 	%f291, [%rd8+-4];
	fma.rn.f32 	%f292, %f291, %f291, %f290;
	setp.eq.f32	%p158, %f292, 0f00000000;
	mov.f32 	%f375, %f70;
	mov.f32 	%f394, %f375;
	@%p158 bra 	BB6_75;

	add.f32 	%f394, %f70, 0f3F800000;

BB6_75:
	mov.f32 	%f73, %f394;
	not.pred 	%p160, %p8;
	or.pred  	%p161, %p160, %p24;
	mov.f32 	%f393, %f73;
	@%p161 bra 	BB6_78;

	ld.global.nc.f32 	%f293, [%rd6+4];
	ld.global.nc.f32 	%f294, [%rd7+4];
	mul.f32 	%f295, %f294, %f294;
	fma.rn.f32 	%f296, %f293, %f293, %f295;
	ld.global.nc.f32 	%f297, [%rd8+4];
	fma.rn.f32 	%f298, %f297, %f297, %f296;
	setp.eq.f32	%p162, %f298, 0f00000000;
	mov.f32 	%f379, %f73;
	mov.f32 	%f393, %f379;
	@%p162 bra 	BB6_78;

	add.f32 	%f393, %f73, 0fBF800000;

BB6_78:
	mov.f32 	%f75, %f393;
	add.s32 	%r73, %r2, 1;
	setp.lt.s32	%p163, %r2, 0;
	setp.gt.s32	%p164, %r2, -1;
	setp.lt.s32	%p166, %r73, %r28;
	and.pred  	%p9, %p164, %p166;
	or.pred  	%p167, %p163, %p26;
	or.pred  	%p169, %p156, %p167;
	mov.f32 	%f391, %f71;
	mov.f32 	%f392, %f75;
	@%p169 bra 	BB6_81;

	ld.global.nc.f32 	%f299, [%rd13+-4];
	ld.global.nc.f32 	%f300, [%rd14+-4];
	mul.f32 	%f301, %f300, %f300;
	fma.rn.f32 	%f302, %f299, %f299, %f301;
	ld.global.nc.f32 	%f303, [%rd15+-4];
	fma.rn.f32 	%f304, %f303, %f303, %f302;
	setp.eq.f32	%p170, %f304, 0f00000000;
	mov.f32 	%f377, %f71;
	mov.f32 	%f381, %f75;
	mov.f32 	%f391, %f377;
	mov.f32 	%f392, %f381;
	@%p170 bra 	BB6_81;

	add.f32 	%f392, %f75, 0f3F800000;
	add.f32 	%f391, %f71, 0fBF800000;

BB6_81:
	mov.f32 	%f79, %f391;
	mov.f32 	%f78, %f392;
	not.pred 	%p172, %p9;
	or.pred  	%p173, %p20, %p172;
	mov.f32 	%f390, %f79;
	@%p173 bra 	BB6_84;

	ld.global.nc.f32 	%f305, [%rd13];
	ld.global.nc.f32 	%f306, [%rd14];
	mul.f32 	%f307, %f306, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	ld.global.nc.f32 	%f309, [%rd15];
	fma.rn.f32 	%f310, %f309, %f309, %f308;
	setp.eq.f32	%p174, %f310, 0f00000000;
	mov.f32 	%f385, %f79;
	mov.f32 	%f390, %f385;
	@%p174 bra 	BB6_84;

	add.f32 	%f390, %f79, 0fBF800000;

BB6_84:
	mov.f32 	%f81, %f390;
	or.pred  	%p177, %p160, %p172;
	mov.f32 	%f388, %f81;
	mov.f32 	%f389, %f78;
	@%p177 bra 	BB6_87;

	ld.global.nc.f32 	%f311, [%rd13+4];
	ld.global.nc.f32 	%f312, [%rd14+4];
	mul.f32 	%f313, %f312, %f312;
	fma.rn.f32 	%f314, %f311, %f311, %f313;
	ld.global.nc.f32 	%f315, [%rd15+4];
	fma.rn.f32 	%f316, %f315, %f315, %f314;
	setp.eq.f32	%p178, %f316, 0f00000000;
	mov.f32 	%f383, %f78;
	mov.f32 	%f387, %f81;
	mov.f32 	%f388, %f387;
	mov.f32 	%f389, %f383;
	@%p178 bra 	BB6_87;

	add.f32 	%f389, %f78, 0fBF800000;
	add.f32 	%f388, %f81, 0fBF800000;

BB6_87:
	mov.f32 	%f399, 0f00000000;
	setp.eq.f32	%p179, %f389, 0f00000000;
	@%p179 bra 	BB6_92;

	mov.f32 	%f399, 0f00000000;
	setp.leu.f32	%p180, %f389, 0f00000000;
	@%p180 bra 	BB6_90;

	abs.f32 	%f319, %f389;
	abs.f32 	%f320, %f388;
	add.f32 	%f321, %f319, %f320;
	div.rn.f32 	%f322, %f389, %f321;
	fma.rn.f32 	%f399, %f6, %f322, 0f00000000;

BB6_90:
	setp.geu.f32	%p181, %f389, 0f00000000;
	@%p181 bra 	BB6_92;

	abs.f32 	%f323, %f389;
	abs.f32 	%f324, %f388;
	add.f32 	%f325, %f323, %f324;
	div.rn.f32 	%f326, %f389, %f325;
	mul.f32 	%f327, %f358, %f326;
	sub.f32 	%f399, %f399, %f327;

BB6_92:
	setp.eq.f32	%p182, %f388, 0f00000000;
	@%p182 bra 	BB6_97;

	setp.leu.f32	%p183, %f388, 0f00000000;
	@%p183 bra 	BB6_95;

	abs.f32 	%f328, %f389;
	abs.f32 	%f329, %f388;
	add.f32 	%f330, %f328, %f329;
	div.rn.f32 	%f331, %f388, %f330;
	fma.rn.f32 	%f399, %f357, %f331, %f399;

BB6_95:
	setp.geu.f32	%p184, %f388, 0f00000000;
	@%p184 bra 	BB6_97;

	abs.f32 	%f332, %f389;
	abs.f32 	%f333, %f388;
	add.f32 	%f334, %f332, %f333;
	div.rn.f32 	%f335, %f388, %f334;
	mul.f32 	%f336, %f360, %f335;
	sub.f32 	%f399, %f399, %f336;

BB6_97:
	st.global.f32 	[%rd9], %f399;
	bra.uni 	BB6_101;

BB6_29:
	add.s32 	%r70, %r1, 1;
	setp.lt.s32	%p35, %r70, %r27;
	add.s32 	%r20, %r3, -1;
	setp.gt.s32	%p36, %r20, 0;
	setp.le.s32	%p37, %r3, %r29;
	and.pred  	%p1, %p36, %p37;
	mul.lo.s32 	%r21, %r20, %r28;
	add.s32 	%r22, %r1, -1;
	setp.gt.s32	%p38, %r22, 0;
	setp.le.s32	%p39, %r1, %r27;
	and.pred  	%p2, %p38, %p39;
	setp.gt.s32	%p40, %r1, -1;
	and.pred  	%p3, %p40, %p35;
	add.s32 	%r59, %r3, 1;
	setp.lt.s32	%p41, %r59, %r29;
	setp.gt.s32	%p42, %r3, -1;
	and.pred  	%p4, %p42, %p41;
	mul.lo.s32 	%r23, %r59, %r28;
	mov.f32 	%f363, 0f00000000;
	mov.f32 	%f364, %f363;
	mov.f32 	%f365, %f363;
	mov.u32 	%r76, -1;

BB6_30:
	add.s32 	%r25, %r76, %r2;
	setp.gt.s32	%p43, %r25, 0;
	setp.lt.s32	%p44, %r25, %r28;
	and.pred  	%p5, %p43, %p44;
	add.s32 	%r60, %r21, %r25;
	setp.lt.s32	%p45, %r22, 1;
	setp.gt.s32	%p46, %r1, %r27;
	or.pred  	%p47, %p45, %p46;
	setp.lt.s32	%p48, %r25, 1;
	setp.ge.s32	%p49, %r25, %r28;
	or.pred  	%p50, %p48, %p49;
	or.pred  	%p51, %p47, %p50;
	setp.lt.s32	%p52, %r20, 1;
	setp.gt.s32	%p53, %r3, %r29;
	or.pred  	%p54, %p52, %p53;
	or.pred  	%p55, %p51, %p54;
	mad.lo.s32 	%r61, %r60, %r27, %r1;
	mul.wide.s32 	%rd59, %r61, 4;
	add.s64 	%rd18, %rd4, %rd59;
	add.s64 	%rd19, %rd3, %rd59;
	add.s64 	%rd20, %rd2, %rd59;
	@%p55 bra 	BB6_33;

	ld.global.nc.f32 	%f157, [%rd18+-4];
	ld.global.nc.f32 	%f158, [%rd19+-4];
	mul.f32 	%f159, %f158, %f158;
	fma.rn.f32 	%f160, %f157, %f157, %f159;
	ld.global.nc.f32 	%f161, [%rd20+-4];
	fma.rn.f32 	%f162, %f161, %f161, %f160;
	setp.eq.f32	%p56, %f162, 0f00000000;
	@%p56 bra 	BB6_33;

	setp.gt.s32	%p57, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f163, %f364, 0f3F800000;
	setp.lt.s32	%p58, %r76, 0;
	selp.f32	%f164, %f163, %f364, %p58;
	add.f32 	%f165, %f164, 0fBF800000;
	selp.f32	%f364, %f165, %f164, %p57;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_33:
	not.pred 	%p60, %p5;
	or.pred  	%p61, %p20, %p60;
	not.pred 	%p62, %p1;
	or.pred  	%p63, %p61, %p62;
	@%p63 bra 	BB6_36;

	ld.global.nc.f32 	%f166, [%rd18];
	ld.global.nc.f32 	%f167, [%rd19];
	mul.f32 	%f168, %f167, %f167;
	fma.rn.f32 	%f169, %f166, %f166, %f168;
	ld.global.nc.f32 	%f170, [%rd20];
	fma.rn.f32 	%f171, %f170, %f170, %f169;
	setp.eq.f32	%p64, %f171, 0f00000000;
	@%p64 bra 	BB6_36;

	setp.gt.s32	%p65, %r76, 0;
	add.f32 	%f172, %f364, 0f3F800000;
	setp.lt.s32	%p66, %r76, 0;
	selp.f32	%f173, %f172, %f364, %p66;
	add.f32 	%f174, %f173, 0fBF800000;
	selp.f32	%f364, %f174, %f173, %p65;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_36:
	not.pred 	%p68, %p3;
	or.pred  	%p69, %p68, %p60;
	or.pred  	%p71, %p69, %p62;
	@%p71 bra 	BB6_39;

	ld.global.nc.f32 	%f175, [%rd18+4];
	ld.global.nc.f32 	%f176, [%rd19+4];
	mul.f32 	%f177, %f176, %f176;
	fma.rn.f32 	%f178, %f175, %f175, %f177;
	ld.global.nc.f32 	%f179, [%rd20+4];
	fma.rn.f32 	%f180, %f179, %f179, %f178;
	setp.eq.f32	%p72, %f180, 0f00000000;
	@%p72 bra 	BB6_39;

	setp.gt.s32	%p73, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f181, %f364, 0f3F800000;
	setp.lt.s32	%p74, %r76, 0;
	selp.f32	%f182, %f181, %f364, %p74;
	add.f32 	%f183, %f182, 0fBF800000;
	selp.f32	%f364, %f183, %f182, %p73;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_39:
	add.s32 	%r62, %r4, %r25;
	not.pred 	%p76, %p2;
	or.pred  	%p77, %p76, %p60;
	setp.lt.s32	%p78, %r3, 1;
	or.pred  	%p79, %p77, %p78;
	mad.lo.s32 	%r63, %r62, %r27, %r1;
	mul.wide.s32 	%rd60, %r63, 4;
	add.s64 	%rd21, %rd4, %rd60;
	add.s64 	%rd22, %rd3, %rd60;
	add.s64 	%rd23, %rd2, %rd60;
	@%p79 bra 	BB6_42;

	ld.global.nc.f32 	%f184, [%rd21+-4];
	ld.global.nc.f32 	%f185, [%rd22+-4];
	mul.f32 	%f186, %f185, %f185;
	fma.rn.f32 	%f187, %f184, %f184, %f186;
	ld.global.nc.f32 	%f188, [%rd23+-4];
	fma.rn.f32 	%f189, %f188, %f188, %f187;
	setp.eq.f32	%p80, %f189, 0f00000000;
	@%p80 bra 	BB6_42;

	setp.gt.s32	%p81, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f190, %f364, 0f3F800000;
	setp.lt.s32	%p82, %r76, 0;
	selp.f32	%f191, %f190, %f364, %p82;
	add.f32 	%f192, %f191, 0fBF800000;
	selp.f32	%f364, %f192, %f191, %p81;

BB6_42:
	or.pred  	%p87, %p61, %p78;
	@%p87 bra 	BB6_45;

	ld.global.nc.f32 	%f193, [%rd21];
	ld.global.nc.f32 	%f194, [%rd22];
	mul.f32 	%f195, %f194, %f194;
	fma.rn.f32 	%f196, %f193, %f193, %f195;
	ld.global.nc.f32 	%f197, [%rd23];
	fma.rn.f32 	%f198, %f197, %f197, %f196;
	setp.eq.f32	%p88, %f198, 0f00000000;
	@%p88 bra 	BB6_45;

	setp.gt.s32	%p89, %r76, 0;
	add.f32 	%f199, %f364, 0f3F800000;
	setp.lt.s32	%p90, %r76, 0;
	selp.f32	%f200, %f199, %f364, %p90;
	add.f32 	%f201, %f200, 0fBF800000;
	selp.f32	%f364, %f201, %f200, %p89;

BB6_45:
	or.pred  	%p95, %p69, %p78;
	@%p95 bra 	BB6_48;

	ld.global.nc.f32 	%f202, [%rd21+4];
	ld.global.nc.f32 	%f203, [%rd22+4];
	mul.f32 	%f204, %f203, %f203;
	fma.rn.f32 	%f205, %f202, %f202, %f204;
	ld.global.nc.f32 	%f206, [%rd23+4];
	fma.rn.f32 	%f207, %f206, %f206, %f205;
	setp.eq.f32	%p96, %f207, 0f00000000;
	@%p96 bra 	BB6_48;

	setp.gt.s32	%p97, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f208, %f364, 0f3F800000;
	setp.lt.s32	%p98, %r76, 0;
	selp.f32	%f209, %f208, %f364, %p98;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32	%f364, %f210, %f209, %p97;

BB6_48:
	add.s32 	%r64, %r20, 2;
	add.s32 	%r65, %r23, %r25;
	setp.lt.s32	%p102, %r3, 0;
	setp.ge.s32	%p103, %r64, %r29;
	or.pred  	%p104, %p102, %p103;
	or.pred  	%p105, %p77, %p104;
	mad.lo.s32 	%r66, %r65, %r27, %r1;
	mul.wide.s32 	%rd61, %r66, 4;
	add.s64 	%rd24, %rd4, %rd61;
	add.s64 	%rd25, %rd3, %rd61;
	add.s64 	%rd26, %rd2, %rd61;
	@%p105 bra 	BB6_51;

	ld.global.nc.f32 	%f211, [%rd24+-4];
	ld.global.nc.f32 	%f212, [%rd25+-4];
	mul.f32 	%f213, %f212, %f212;
	fma.rn.f32 	%f214, %f211, %f211, %f213;
	ld.global.nc.f32 	%f215, [%rd26+-4];
	fma.rn.f32 	%f216, %f215, %f215, %f214;
	setp.eq.f32	%p106, %f216, 0f00000000;
	@%p106 bra 	BB6_51;

	setp.gt.s32	%p107, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f217, %f364, 0f3F800000;
	setp.lt.s32	%p108, %r76, 0;
	selp.f32	%f218, %f217, %f364, %p108;
	add.f32 	%f219, %f218, 0fBF800000;
	selp.f32	%f364, %f219, %f218, %p107;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_51:
	not.pred 	%p112, %p4;
	or.pred  	%p113, %p61, %p112;
	@%p113 bra 	BB6_54;

	ld.global.nc.f32 	%f220, [%rd24];
	ld.global.nc.f32 	%f221, [%rd25];
	mul.f32 	%f222, %f221, %f221;
	fma.rn.f32 	%f223, %f220, %f220, %f222;
	ld.global.nc.f32 	%f224, [%rd26];
	fma.rn.f32 	%f225, %f224, %f224, %f223;
	setp.eq.f32	%p114, %f225, 0f00000000;
	@%p114 bra 	BB6_54;

	setp.gt.s32	%p115, %r76, 0;
	add.f32 	%f226, %f364, 0f3F800000;
	setp.lt.s32	%p116, %r76, 0;
	selp.f32	%f227, %f226, %f364, %p116;
	add.f32 	%f228, %f227, 0fBF800000;
	selp.f32	%f364, %f228, %f227, %p115;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_54:
	or.pred  	%p121, %p69, %p112;
	@%p121 bra 	BB6_57;

	ld.global.nc.f32 	%f229, [%rd24+4];
	ld.global.nc.f32 	%f230, [%rd25+4];
	mul.f32 	%f231, %f230, %f230;
	fma.rn.f32 	%f232, %f229, %f229, %f231;
	ld.global.nc.f32 	%f233, [%rd26+4];
	fma.rn.f32 	%f234, %f233, %f233, %f232;
	setp.eq.f32	%p122, %f234, 0f00000000;
	@%p122 bra 	BB6_57;

	setp.gt.s32	%p123, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f235, %f364, 0f3F800000;
	setp.lt.s32	%p124, %r76, 0;
	selp.f32	%f236, %f235, %f364, %p124;
	add.f32 	%f237, %f236, 0fBF800000;
	selp.f32	%f364, %f237, %f236, %p123;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_57:
	add.s32 	%r76, %r76, 1;
	setp.ne.s32	%p125, %r76, 2;
	@%p125 bra 	BB6_30;

	mov.f32 	%f366, 0f00000000;
	setp.eq.f32	%p126, %f363, 0f00000000;
	@%p126 bra 	BB6_60;

	setp.gt.f32	%p127, %f363, 0f00000000;
	mul.f32 	%f239, %f364, %f364;
	fma.rn.f32 	%f240, %f363, %f363, %f239;
	fma.rn.f32 	%f241, %f365, %f365, %f240;
	sqrt.rn.f32 	%f242, %f241;
	div.rn.f32 	%f243, %f363, %f242;
	mul.f32 	%f244, %f358, %f243;
	mul.f32 	%f245, %f6, %f243;
	neg.f32 	%f246, %f245;
	selp.f32	%f247, %f244, %f246, %p127;
	add.f32 	%f248, %f247, 0f00000000;
	div.rn.f32 	%f249, %f364, %f242;
	mul.f32 	%f250, %f360, %f249;
	mul.f32 	%f251, %f357, %f249;
	neg.f32 	%f252, %f251;
	setp.gt.f32	%p128, %f364, 0f00000000;
	selp.f32	%f253, %f250, %f252, %p128;
	add.f32 	%f254, %f248, %f253;
	div.rn.f32 	%f255, %f365, %f242;
	mul.f32 	%f256, %f361, %f255;
	mul.f32 	%f257, %f362, %f255;
	neg.f32 	%f258, %f257;
	setp.gt.f32	%p129, %f365, 0f00000000;
	selp.f32	%f259, %f256, %f258, %p129;
	add.f32 	%f366, %f254, %f259;

BB6_60:
	st.global.f32 	[%rd9], %f366;
	bra.uni 	BB6_101;
}


`
   evaldvolt_ptx_53 = `
.version 4.3
.target sm_53
.address_size 64

	// .weak	cudaMalloc

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	evaldvolt
.visible .entry evaldvolt(
	.param .u64 evaldvolt_param_0,
	.param .u64 evaldvolt_param_1,
	.param .u64 evaldvolt_param_2,
	.param .u64 evaldvolt_param_3,
	.param .u64 evaldvolt_param_4,
	.param .f32 evaldvolt_param_5,
	.param .u64 evaldvolt_param_6,
	.param .f32 evaldvolt_param_7,
	.param .f32 evaldvolt_param_8,
	.param .f32 evaldvolt_param_9,
	.param .f32 evaldvolt_param_10,
	.param .u32 evaldvolt_param_11,
	.param .u32 evaldvolt_param_12,
	.param .u32 evaldvolt_param_13
)
{
	.reg .pred 	%p<185>;
	.reg .f32 	%f<400>;
	.reg .b32 	%r<77>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd29, [evaldvolt_param_0];
	ld.param.u64 	%rd30, [evaldvolt_param_1];
	ld.param.u64 	%rd31, [evaldvolt_param_2];
	ld.param.u64 	%rd27, [evaldvolt_param_4];
	ld.param.u64 	%rd28, [evaldvolt_param_6];
	ld.param.u32 	%r27, [evaldvolt_param_11];
	ld.param.u32 	%r28, [evaldvolt_param_12];
	ld.param.u32 	%r29, [evaldvolt_param_13];
	cvta.to.global.u64 	%rd2, %rd31;
	cvta.to.global.u64 	%rd3, %rd30;
	cvta.to.global.u64 	%rd4, %rd29;
	mov.u32 	%r30, %ntid.x;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %tid.x;
	mad.lo.s32 	%r1, %r30, %r31, %r32;
	mov.u32 	%r33, %ntid.y;
	mov.u32 	%r34, %ctaid.y;
	mov.u32 	%r35, %tid.y;
	mad.lo.s32 	%r2, %r33, %r34, %r35;
	mov.u32 	%r36, %ntid.z;
	mov.u32 	%r37, %ctaid.z;
	mov.u32 	%r38, %tid.z;
	mad.lo.s32 	%r3, %r36, %r37, %r38;
	setp.ge.s32	%p10, %r2, %r28;
	setp.ge.s32	%p11, %r1, %r27;
	or.pred  	%p12, %p10, %p11;
	setp.ge.s32	%p13, %r3, %r29;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB6_101;

	mul.lo.s32 	%r4, %r3, %r28;
	add.s32 	%r39, %r4, %r2;
	mad.lo.s32 	%r40, %r39, %r27, %r1;
	cvt.s64.s32	%rd5, %r40;
	mul.wide.s32 	%rd33, %r40, 4;
	add.s64 	%rd6, %rd4, %rd33;
	add.s64 	%rd7, %rd3, %rd33;
	add.s64 	%rd8, %rd2, %rd33;
	ld.global.nc.f32 	%f96, [%rd6];
	ld.global.nc.f32 	%f97, [%rd7];
	mul.f32 	%f98, %f97, %f97;
	fma.rn.f32 	%f99, %f96, %f96, %f98;
	ld.global.nc.f32 	%f100, [%rd8];
	fma.rn.f32 	%f101, %f100, %f100, %f99;
	setp.eq.f32	%p15, %f101, 0f00000000;
	@%p15 bra 	BB6_101;

	ld.param.f32 	%f351, [evaldvolt_param_5];
	setp.eq.s64	%p16, %rd27, 0;
	@%p16 bra 	BB6_4;

	ld.param.f32 	%f346, [evaldvolt_param_5];
	cvta.to.global.u64 	%rd34, %rd27;
	shl.b64 	%rd35, %rd5, 2;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f102, [%rd36];
	mul.f32 	%f351, %f102, %f346;

BB6_4:
	ld.param.f32 	%f352, [evaldvolt_param_7];
	setp.eq.s64	%p17, %rd28, 0;
	@%p17 bra 	BB6_6;

	ld.param.f32 	%f348, [evaldvolt_param_7];
	cvta.to.global.u64 	%rd37, %rd28;
	shl.b64 	%rd38, %rd5, 2;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f103, [%rd39];
	mul.f32 	%f352, %f103, %f348;

BB6_6:
	ld.param.u64 	%rd71, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd70, %rd71;
	shl.b64 	%rd40, %rd5, 2;
	add.s64 	%rd9, %rd70, %rd40;
	setp.eq.f32	%p18, %f351, 0f3F800000;
	@%p18 bra 	BB6_100;
	bra.uni 	BB6_7;

BB6_100:
	mov.u32 	%r69, 0;
	st.global.u32 	[%rd9], %r69;
	bra.uni 	BB6_101;

BB6_7:
	setp.eq.f32	%p19, %f352, 0f3F800000;
	@%p19 bra 	BB6_99;
	bra.uni 	BB6_8;

BB6_99:
	mov.u32 	%r68, 1065353216;
	st.global.u32 	[%rd9], %r68;

BB6_101:
	ret;

BB6_8:
	mov.f32 	%f104, 0f00000000;
	mov.u32 	%r75, 0;
	setp.lt.s32	%p20, %r1, 1;
	mov.f32 	%f359, %f104;
	@%p20 bra 	BB6_11;

	ld.global.nc.f32 	%f106, [%rd6+-4];
	ld.global.nc.f32 	%f107, [%rd7+-4];
	mul.f32 	%f108, %f107, %f107;
	fma.rn.f32 	%f109, %f106, %f106, %f108;
	ld.global.nc.f32 	%f110, [%rd8+-4];
	fma.rn.f32 	%f111, %f110, %f110, %f109;
	setp.eq.f32	%p21, %f111, 0f00000000;
	mov.f32 	%f356, %f104;
	mov.f32 	%f359, %f356;
	@%p21 bra 	BB6_11;

	ld.global.f32 	%f5, [%rd9+-4];
	mov.u32 	%r75, 1;
	mov.f32 	%f359, %f5;

BB6_11:
	mov.f32 	%f6, %f359;
	add.s32 	%r6, %r1, 1;
	setp.ge.s32	%p22, %r6, %r27;
	mov.f32 	%f358, %f104;
	@%p22 bra 	BB6_14;

	ld.global.nc.f32 	%f114, [%rd6+4];
	ld.global.nc.f32 	%f115, [%rd7+4];
	mul.f32 	%f116, %f115, %f115;
	fma.rn.f32 	%f117, %f114, %f114, %f116;
	ld.global.nc.f32 	%f118, [%rd8+4];
	fma.rn.f32 	%f119, %f118, %f118, %f117;
	setp.eq.f32	%p23, %f119, 0f00000000;
	mov.f32 	%f358, %f104;
	@%p23 bra 	BB6_14;

	ld.global.f32 	%f358, [%rd9+4];
	add.s32 	%r75, %r75, 1;

BB6_14:
	add.s32 	%r9, %r2, -1;
	add.s32 	%r44, %r9, %r4;
	mad.lo.s32 	%r45, %r44, %r27, %r1;
	mul.wide.s32 	%rd41, %r45, 4;
	add.s64 	%rd10, %rd4, %rd41;
	add.s64 	%rd11, %rd3, %rd41;
	add.s64 	%rd12, %rd2, %rd41;
	setp.lt.s32	%p24, %r2, 1;
	mov.f32 	%f357, %f104;
	@%p24 bra 	BB6_17;

	mov.f32 	%f357, 0f00000000;
	ld.global.nc.f32 	%f122, [%rd10];
	ld.global.nc.f32 	%f123, [%rd11];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.nc.f32 	%f126, [%rd12];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p25, %f127, 0f00000000;
	@%p25 bra 	BB6_17;

	ld.param.u64 	%rd69, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd68, %rd69;
	add.s32 	%r46, %r2, %r4;
	add.s32 	%r47, %r46, -1;
	mad.lo.s32 	%r48, %r47, %r27, %r1;
	mul.wide.s32 	%rd42, %r48, 4;
	add.s64 	%rd43, %rd68, %rd42;
	ld.global.f32 	%f357, [%rd43];
	add.s32 	%r75, %r75, 1;

BB6_17:
	mov.f32 	%f360, 0f00000000;
	add.s32 	%r12, %r2, 1;
	add.s32 	%r49, %r12, %r4;
	mad.lo.s32 	%r50, %r49, %r27, %r1;
	mul.wide.s32 	%rd44, %r50, 4;
	add.s64 	%rd13, %rd4, %rd44;
	add.s64 	%rd14, %rd3, %rd44;
	add.s64 	%rd15, %rd2, %rd44;
	setp.ge.s32	%p26, %r12, %r28;
	@%p26 bra 	BB6_20;

	mov.f32 	%f360, 0f00000000;
	ld.global.nc.f32 	%f130, [%rd13];
	ld.global.nc.f32 	%f131, [%rd14];
	mul.f32 	%f132, %f131, %f131;
	fma.rn.f32 	%f133, %f130, %f130, %f132;
	ld.global.nc.f32 	%f134, [%rd15];
	fma.rn.f32 	%f135, %f134, %f134, %f133;
	setp.eq.f32	%p27, %f135, 0f00000000;
	@%p27 bra 	BB6_20;

	ld.param.u64 	%rd67, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd66, %rd67;
	add.s32 	%r74, %r2, 1;
	add.s32 	%r51, %r4, %r74;
	mad.lo.s32 	%r52, %r51, %r27, %r1;
	mul.wide.s32 	%rd45, %r52, 4;
	add.s64 	%rd46, %rd66, %rd45;
	ld.global.f32 	%f360, [%rd46];
	add.s32 	%r75, %r75, 1;

BB6_20:
	mov.f32 	%f362, 0f00000000;
	setp.eq.s32	%p28, %r29, 1;
	mov.f32 	%f361, %f362;
	@%p28 bra 	BB6_27;

	mov.f32 	%f362, 0f00000000;
	setp.lt.s32	%p29, %r3, 1;
	@%p29 bra 	BB6_24;

	add.s32 	%r53, %r3, -1;
	mad.lo.s32 	%r54, %r53, %r28, %r2;
	mad.lo.s32 	%r55, %r54, %r27, %r1;
	cvt.s64.s32	%rd16, %r55;
	mul.wide.s32 	%rd47, %r55, 4;
	add.s64 	%rd48, %rd4, %rd47;
	add.s64 	%rd49, %rd3, %rd47;
	add.s64 	%rd50, %rd2, %rd47;
	ld.global.nc.f32 	%f140, [%rd48];
	ld.global.nc.f32 	%f141, [%rd49];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.nc.f32 	%f144, [%rd50];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p30, %f145, 0f00000000;
	@%p30 bra 	BB6_24;

	ld.param.u64 	%rd65, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd64, %rd65;
	shl.b64 	%rd51, %rd16, 2;
	add.s64 	%rd52, %rd64, %rd51;
	ld.global.f32 	%f362, [%rd52];
	add.s32 	%r75, %r75, 1;

BB6_24:
	mov.f32 	%f361, 0f00000000;
	add.s32 	%r17, %r3, 1;
	setp.ge.s32	%p31, %r17, %r29;
	@%p31 bra 	BB6_27;

	mov.f32 	%f361, 0f00000000;
	mad.lo.s32 	%r56, %r17, %r28, %r2;
	mad.lo.s32 	%r57, %r56, %r27, %r1;
	cvt.s64.s32	%rd17, %r57;
	mul.wide.s32 	%rd53, %r57, 4;
	add.s64 	%rd54, %rd4, %rd53;
	add.s64 	%rd55, %rd3, %rd53;
	add.s64 	%rd56, %rd2, %rd53;
	ld.global.nc.f32 	%f148, [%rd54];
	ld.global.nc.f32 	%f149, [%rd55];
	mul.f32 	%f150, %f149, %f149;
	fma.rn.f32 	%f151, %f148, %f148, %f150;
	ld.global.nc.f32 	%f152, [%rd56];
	fma.rn.f32 	%f153, %f152, %f152, %f151;
	setp.eq.f32	%p32, %f153, 0f00000000;
	@%p32 bra 	BB6_27;

	ld.param.u64 	%rd63, [evaldvolt_param_3];
	cvta.to.global.u64 	%rd62, %rd63;
	shl.b64 	%rd57, %rd17, 2;
	add.s64 	%rd58, %rd62, %rd57;
	ld.global.f32 	%f361, [%rd58];
	add.s32 	%r75, %r75, 1;

BB6_27:
	@%p28 bra 	BB6_62;
	bra.uni 	BB6_28;

BB6_62:
	setp.eq.s32	%p130, %r75, 4;
	@%p130 bra 	BB6_98;
	bra.uni 	BB6_63;

BB6_98:
	add.f32 	%f337, %f6, %f358;
	add.f32 	%f338, %f337, %f357;
	add.f32 	%f339, %f338, %f360;
	mul.f32 	%f340, %f339, 0f3E800000;
	st.global.f32 	[%rd9], %f340;
	bra.uni 	BB6_101;

BB6_28:
	setp.eq.s32	%p34, %r75, 6;
	@%p34 bra 	BB6_61;
	bra.uni 	BB6_29;

BB6_61:
	add.f32 	%f260, %f6, %f358;
	add.f32 	%f261, %f260, %f357;
	add.f32 	%f262, %f261, %f360;
	add.f32 	%f263, %f262, %f361;
	add.f32 	%f264, %f263, %f362;
	div.rn.f32 	%f265, %f264, 0f40C00000;
	st.global.f32 	[%rd9], %f265;
	bra.uni 	BB6_101;

BB6_63:
	add.s32 	%r71, %r2, -1;
	setp.gt.s32	%p131, %r71, 0;
	setp.le.s32	%p132, %r2, %r28;
	and.pred  	%p6, %p131, %p132;
	add.s32 	%r67, %r1, -1;
	setp.gt.s32	%p133, %r67, 0;
	setp.le.s32	%p134, %r1, %r27;
	and.pred  	%p7, %p133, %p134;
	setp.lt.s32	%p135, %r67, 1;
	setp.gt.s32	%p136, %r1, %r27;
	or.pred  	%p137, %p135, %p136;
	setp.lt.s32	%p138, %r71, 1;
	setp.gt.s32	%p139, %r2, %r28;
	or.pred  	%p140, %p138, %p139;
	or.pred  	%p141, %p137, %p140;
	mov.f32 	%f398, 0f00000000;
	@%p141 bra 	BB6_66;

	ld.global.nc.f32 	%f268, [%rd10+-4];
	ld.global.nc.f32 	%f269, [%rd11+-4];
	mul.f32 	%f270, %f269, %f269;
	fma.rn.f32 	%f271, %f268, %f268, %f270;
	ld.global.nc.f32 	%f272, [%rd12+-4];
	fma.rn.f32 	%f273, %f272, %f272, %f271;
	setp.eq.f32	%p142, %f273, 0f00000000;
	@%p142 bra 	BB6_66;

	mov.f32 	%f398, 0f3F800000;

BB6_66:
	mov.f32 	%f65, %f398;
	not.pred 	%p144, %p6;
	or.pred  	%p145, %p20, %p144;
	mov.f32 	%f397, %f65;
	@%p145 bra 	BB6_69;

	ld.global.nc.f32 	%f275, [%rd10];
	ld.global.nc.f32 	%f276, [%rd11];
	mul.f32 	%f277, %f276, %f276;
	fma.rn.f32 	%f278, %f275, %f275, %f277;
	ld.global.nc.f32 	%f279, [%rd12];
	fma.rn.f32 	%f280, %f279, %f279, %f278;
	setp.eq.f32	%p146, %f280, 0f00000000;
	mov.f32 	%f369, %f65;
	mov.f32 	%f397, %f369;
	@%p146 bra 	BB6_69;

	add.f32 	%f66, %f65, 0f3F800000;
	mov.f32 	%f397, %f66;

BB6_69:
	mov.f32 	%f372, %f397;
	mov.f32 	%f67, %f372;
	add.s32 	%r72, %r1, 1;
	setp.lt.s32	%p147, %r1, 0;
	setp.gt.s32	%p148, %r1, -1;
	setp.lt.s32	%p150, %r72, %r27;
	and.pred  	%p8, %p148, %p150;
	or.pred  	%p151, %p147, %p22;
	or.pred  	%p153, %p151, %p144;
	mov.f32 	%f396, %f65;
	mov.f32 	%f395, %f67;
	@%p153 bra 	BB6_72;

	ld.global.nc.f32 	%f281, [%rd10+4];
	ld.global.nc.f32 	%f282, [%rd11+4];
	mul.f32 	%f283, %f282, %f282;
	fma.rn.f32 	%f284, %f281, %f281, %f283;
	ld.global.nc.f32 	%f285, [%rd12+4];
	fma.rn.f32 	%f286, %f285, %f285, %f284;
	setp.eq.f32	%p154, %f286, 0f00000000;
	mov.f32 	%f396, %f65;
	mov.f32 	%f373, %f67;
	mov.f32 	%f395, %f373;
	@%p154 bra 	BB6_72;

	add.f32 	%f396, %f65, 0fBF800000;
	add.f32 	%f395, %f67, 0f3F800000;

BB6_72:
	mov.f32 	%f71, %f395;
	mov.f32 	%f70, %f396;
	not.pred 	%p156, %p7;
	or.pred  	%p157, %p156, %p24;
	mov.f32 	%f394, %f70;
	@%p157 bra 	BB6_75;

	ld.global.nc.f32 	%f287, [%rd6+-4];
	ld.global.nc.f32 	%f288, [%rd7+-4];
	mul.f32 	%f289, %f288, %f288;
	fma.rn.f32 	%f290, %f287, %f287, %f289;
	ld.global.nc.f32 	%f291, [%rd8+-4];
	fma.rn.f32 	%f292, %f291, %f291, %f290;
	setp.eq.f32	%p158, %f292, 0f00000000;
	mov.f32 	%f375, %f70;
	mov.f32 	%f394, %f375;
	@%p158 bra 	BB6_75;

	add.f32 	%f394, %f70, 0f3F800000;

BB6_75:
	mov.f32 	%f73, %f394;
	not.pred 	%p160, %p8;
	or.pred  	%p161, %p160, %p24;
	mov.f32 	%f393, %f73;
	@%p161 bra 	BB6_78;

	ld.global.nc.f32 	%f293, [%rd6+4];
	ld.global.nc.f32 	%f294, [%rd7+4];
	mul.f32 	%f295, %f294, %f294;
	fma.rn.f32 	%f296, %f293, %f293, %f295;
	ld.global.nc.f32 	%f297, [%rd8+4];
	fma.rn.f32 	%f298, %f297, %f297, %f296;
	setp.eq.f32	%p162, %f298, 0f00000000;
	mov.f32 	%f379, %f73;
	mov.f32 	%f393, %f379;
	@%p162 bra 	BB6_78;

	add.f32 	%f393, %f73, 0fBF800000;

BB6_78:
	mov.f32 	%f75, %f393;
	add.s32 	%r73, %r2, 1;
	setp.lt.s32	%p163, %r2, 0;
	setp.gt.s32	%p164, %r2, -1;
	setp.lt.s32	%p166, %r73, %r28;
	and.pred  	%p9, %p164, %p166;
	or.pred  	%p167, %p163, %p26;
	or.pred  	%p169, %p156, %p167;
	mov.f32 	%f391, %f71;
	mov.f32 	%f392, %f75;
	@%p169 bra 	BB6_81;

	ld.global.nc.f32 	%f299, [%rd13+-4];
	ld.global.nc.f32 	%f300, [%rd14+-4];
	mul.f32 	%f301, %f300, %f300;
	fma.rn.f32 	%f302, %f299, %f299, %f301;
	ld.global.nc.f32 	%f303, [%rd15+-4];
	fma.rn.f32 	%f304, %f303, %f303, %f302;
	setp.eq.f32	%p170, %f304, 0f00000000;
	mov.f32 	%f377, %f71;
	mov.f32 	%f381, %f75;
	mov.f32 	%f391, %f377;
	mov.f32 	%f392, %f381;
	@%p170 bra 	BB6_81;

	add.f32 	%f392, %f75, 0f3F800000;
	add.f32 	%f391, %f71, 0fBF800000;

BB6_81:
	mov.f32 	%f79, %f391;
	mov.f32 	%f78, %f392;
	not.pred 	%p172, %p9;
	or.pred  	%p173, %p20, %p172;
	mov.f32 	%f390, %f79;
	@%p173 bra 	BB6_84;

	ld.global.nc.f32 	%f305, [%rd13];
	ld.global.nc.f32 	%f306, [%rd14];
	mul.f32 	%f307, %f306, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	ld.global.nc.f32 	%f309, [%rd15];
	fma.rn.f32 	%f310, %f309, %f309, %f308;
	setp.eq.f32	%p174, %f310, 0f00000000;
	mov.f32 	%f385, %f79;
	mov.f32 	%f390, %f385;
	@%p174 bra 	BB6_84;

	add.f32 	%f390, %f79, 0fBF800000;

BB6_84:
	mov.f32 	%f81, %f390;
	or.pred  	%p177, %p160, %p172;
	mov.f32 	%f388, %f81;
	mov.f32 	%f389, %f78;
	@%p177 bra 	BB6_87;

	ld.global.nc.f32 	%f311, [%rd13+4];
	ld.global.nc.f32 	%f312, [%rd14+4];
	mul.f32 	%f313, %f312, %f312;
	fma.rn.f32 	%f314, %f311, %f311, %f313;
	ld.global.nc.f32 	%f315, [%rd15+4];
	fma.rn.f32 	%f316, %f315, %f315, %f314;
	setp.eq.f32	%p178, %f316, 0f00000000;
	mov.f32 	%f383, %f78;
	mov.f32 	%f387, %f81;
	mov.f32 	%f388, %f387;
	mov.f32 	%f389, %f383;
	@%p178 bra 	BB6_87;

	add.f32 	%f389, %f78, 0fBF800000;
	add.f32 	%f388, %f81, 0fBF800000;

BB6_87:
	mov.f32 	%f399, 0f00000000;
	setp.eq.f32	%p179, %f389, 0f00000000;
	@%p179 bra 	BB6_92;

	mov.f32 	%f399, 0f00000000;
	setp.leu.f32	%p180, %f389, 0f00000000;
	@%p180 bra 	BB6_90;

	abs.f32 	%f319, %f389;
	abs.f32 	%f320, %f388;
	add.f32 	%f321, %f319, %f320;
	div.rn.f32 	%f322, %f389, %f321;
	fma.rn.f32 	%f399, %f6, %f322, 0f00000000;

BB6_90:
	setp.geu.f32	%p181, %f389, 0f00000000;
	@%p181 bra 	BB6_92;

	abs.f32 	%f323, %f389;
	abs.f32 	%f324, %f388;
	add.f32 	%f325, %f323, %f324;
	div.rn.f32 	%f326, %f389, %f325;
	mul.f32 	%f327, %f358, %f326;
	sub.f32 	%f399, %f399, %f327;

BB6_92:
	setp.eq.f32	%p182, %f388, 0f00000000;
	@%p182 bra 	BB6_97;

	setp.leu.f32	%p183, %f388, 0f00000000;
	@%p183 bra 	BB6_95;

	abs.f32 	%f328, %f389;
	abs.f32 	%f329, %f388;
	add.f32 	%f330, %f328, %f329;
	div.rn.f32 	%f331, %f388, %f330;
	fma.rn.f32 	%f399, %f357, %f331, %f399;

BB6_95:
	setp.geu.f32	%p184, %f388, 0f00000000;
	@%p184 bra 	BB6_97;

	abs.f32 	%f332, %f389;
	abs.f32 	%f333, %f388;
	add.f32 	%f334, %f332, %f333;
	div.rn.f32 	%f335, %f388, %f334;
	mul.f32 	%f336, %f360, %f335;
	sub.f32 	%f399, %f399, %f336;

BB6_97:
	st.global.f32 	[%rd9], %f399;
	bra.uni 	BB6_101;

BB6_29:
	add.s32 	%r70, %r1, 1;
	setp.lt.s32	%p35, %r70, %r27;
	add.s32 	%r20, %r3, -1;
	setp.gt.s32	%p36, %r20, 0;
	setp.le.s32	%p37, %r3, %r29;
	and.pred  	%p1, %p36, %p37;
	mul.lo.s32 	%r21, %r20, %r28;
	add.s32 	%r22, %r1, -1;
	setp.gt.s32	%p38, %r22, 0;
	setp.le.s32	%p39, %r1, %r27;
	and.pred  	%p2, %p38, %p39;
	setp.gt.s32	%p40, %r1, -1;
	and.pred  	%p3, %p40, %p35;
	add.s32 	%r59, %r3, 1;
	setp.lt.s32	%p41, %r59, %r29;
	setp.gt.s32	%p42, %r3, -1;
	and.pred  	%p4, %p42, %p41;
	mul.lo.s32 	%r23, %r59, %r28;
	mov.f32 	%f363, 0f00000000;
	mov.f32 	%f364, %f363;
	mov.f32 	%f365, %f363;
	mov.u32 	%r76, -1;

BB6_30:
	add.s32 	%r25, %r76, %r2;
	setp.gt.s32	%p43, %r25, 0;
	setp.lt.s32	%p44, %r25, %r28;
	and.pred  	%p5, %p43, %p44;
	add.s32 	%r60, %r21, %r25;
	setp.lt.s32	%p45, %r22, 1;
	setp.gt.s32	%p46, %r1, %r27;
	or.pred  	%p47, %p45, %p46;
	setp.lt.s32	%p48, %r25, 1;
	setp.ge.s32	%p49, %r25, %r28;
	or.pred  	%p50, %p48, %p49;
	or.pred  	%p51, %p47, %p50;
	setp.lt.s32	%p52, %r20, 1;
	setp.gt.s32	%p53, %r3, %r29;
	or.pred  	%p54, %p52, %p53;
	or.pred  	%p55, %p51, %p54;
	mad.lo.s32 	%r61, %r60, %r27, %r1;
	mul.wide.s32 	%rd59, %r61, 4;
	add.s64 	%rd18, %rd4, %rd59;
	add.s64 	%rd19, %rd3, %rd59;
	add.s64 	%rd20, %rd2, %rd59;
	@%p55 bra 	BB6_33;

	ld.global.nc.f32 	%f157, [%rd18+-4];
	ld.global.nc.f32 	%f158, [%rd19+-4];
	mul.f32 	%f159, %f158, %f158;
	fma.rn.f32 	%f160, %f157, %f157, %f159;
	ld.global.nc.f32 	%f161, [%rd20+-4];
	fma.rn.f32 	%f162, %f161, %f161, %f160;
	setp.eq.f32	%p56, %f162, 0f00000000;
	@%p56 bra 	BB6_33;

	setp.gt.s32	%p57, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f163, %f364, 0f3F800000;
	setp.lt.s32	%p58, %r76, 0;
	selp.f32	%f164, %f163, %f364, %p58;
	add.f32 	%f165, %f164, 0fBF800000;
	selp.f32	%f364, %f165, %f164, %p57;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_33:
	not.pred 	%p60, %p5;
	or.pred  	%p61, %p20, %p60;
	not.pred 	%p62, %p1;
	or.pred  	%p63, %p61, %p62;
	@%p63 bra 	BB6_36;

	ld.global.nc.f32 	%f166, [%rd18];
	ld.global.nc.f32 	%f167, [%rd19];
	mul.f32 	%f168, %f167, %f167;
	fma.rn.f32 	%f169, %f166, %f166, %f168;
	ld.global.nc.f32 	%f170, [%rd20];
	fma.rn.f32 	%f171, %f170, %f170, %f169;
	setp.eq.f32	%p64, %f171, 0f00000000;
	@%p64 bra 	BB6_36;

	setp.gt.s32	%p65, %r76, 0;
	add.f32 	%f172, %f364, 0f3F800000;
	setp.lt.s32	%p66, %r76, 0;
	selp.f32	%f173, %f172, %f364, %p66;
	add.f32 	%f174, %f173, 0fBF800000;
	selp.f32	%f364, %f174, %f173, %p65;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_36:
	not.pred 	%p68, %p3;
	or.pred  	%p69, %p68, %p60;
	or.pred  	%p71, %p69, %p62;
	@%p71 bra 	BB6_39;

	ld.global.nc.f32 	%f175, [%rd18+4];
	ld.global.nc.f32 	%f176, [%rd19+4];
	mul.f32 	%f177, %f176, %f176;
	fma.rn.f32 	%f178, %f175, %f175, %f177;
	ld.global.nc.f32 	%f179, [%rd20+4];
	fma.rn.f32 	%f180, %f179, %f179, %f178;
	setp.eq.f32	%p72, %f180, 0f00000000;
	@%p72 bra 	BB6_39;

	setp.gt.s32	%p73, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f181, %f364, 0f3F800000;
	setp.lt.s32	%p74, %r76, 0;
	selp.f32	%f182, %f181, %f364, %p74;
	add.f32 	%f183, %f182, 0fBF800000;
	selp.f32	%f364, %f183, %f182, %p73;
	add.f32 	%f365, %f365, 0f3F800000;

BB6_39:
	add.s32 	%r62, %r4, %r25;
	not.pred 	%p76, %p2;
	or.pred  	%p77, %p76, %p60;
	setp.lt.s32	%p78, %r3, 1;
	or.pred  	%p79, %p77, %p78;
	mad.lo.s32 	%r63, %r62, %r27, %r1;
	mul.wide.s32 	%rd60, %r63, 4;
	add.s64 	%rd21, %rd4, %rd60;
	add.s64 	%rd22, %rd3, %rd60;
	add.s64 	%rd23, %rd2, %rd60;
	@%p79 bra 	BB6_42;

	ld.global.nc.f32 	%f184, [%rd21+-4];
	ld.global.nc.f32 	%f185, [%rd22+-4];
	mul.f32 	%f186, %f185, %f185;
	fma.rn.f32 	%f187, %f184, %f184, %f186;
	ld.global.nc.f32 	%f188, [%rd23+-4];
	fma.rn.f32 	%f189, %f188, %f188, %f187;
	setp.eq.f32	%p80, %f189, 0f00000000;
	@%p80 bra 	BB6_42;

	setp.gt.s32	%p81, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f190, %f364, 0f3F800000;
	setp.lt.s32	%p82, %r76, 0;
	selp.f32	%f191, %f190, %f364, %p82;
	add.f32 	%f192, %f191, 0fBF800000;
	selp.f32	%f364, %f192, %f191, %p81;

BB6_42:
	or.pred  	%p87, %p61, %p78;
	@%p87 bra 	BB6_45;

	ld.global.nc.f32 	%f193, [%rd21];
	ld.global.nc.f32 	%f194, [%rd22];
	mul.f32 	%f195, %f194, %f194;
	fma.rn.f32 	%f196, %f193, %f193, %f195;
	ld.global.nc.f32 	%f197, [%rd23];
	fma.rn.f32 	%f198, %f197, %f197, %f196;
	setp.eq.f32	%p88, %f198, 0f00000000;
	@%p88 bra 	BB6_45;

	setp.gt.s32	%p89, %r76, 0;
	add.f32 	%f199, %f364, 0f3F800000;
	setp.lt.s32	%p90, %r76, 0;
	selp.f32	%f200, %f199, %f364, %p90;
	add.f32 	%f201, %f200, 0fBF800000;
	selp.f32	%f364, %f201, %f200, %p89;

BB6_45:
	or.pred  	%p95, %p69, %p78;
	@%p95 bra 	BB6_48;

	ld.global.nc.f32 	%f202, [%rd21+4];
	ld.global.nc.f32 	%f203, [%rd22+4];
	mul.f32 	%f204, %f203, %f203;
	fma.rn.f32 	%f205, %f202, %f202, %f204;
	ld.global.nc.f32 	%f206, [%rd23+4];
	fma.rn.f32 	%f207, %f206, %f206, %f205;
	setp.eq.f32	%p96, %f207, 0f00000000;
	@%p96 bra 	BB6_48;

	setp.gt.s32	%p97, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f208, %f364, 0f3F800000;
	setp.lt.s32	%p98, %r76, 0;
	selp.f32	%f209, %f208, %f364, %p98;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32	%f364, %f210, %f209, %p97;

BB6_48:
	add.s32 	%r64, %r20, 2;
	add.s32 	%r65, %r23, %r25;
	setp.lt.s32	%p102, %r3, 0;
	setp.ge.s32	%p103, %r64, %r29;
	or.pred  	%p104, %p102, %p103;
	or.pred  	%p105, %p77, %p104;
	mad.lo.s32 	%r66, %r65, %r27, %r1;
	mul.wide.s32 	%rd61, %r66, 4;
	add.s64 	%rd24, %rd4, %rd61;
	add.s64 	%rd25, %rd3, %rd61;
	add.s64 	%rd26, %rd2, %rd61;
	@%p105 bra 	BB6_51;

	ld.global.nc.f32 	%f211, [%rd24+-4];
	ld.global.nc.f32 	%f212, [%rd25+-4];
	mul.f32 	%f213, %f212, %f212;
	fma.rn.f32 	%f214, %f211, %f211, %f213;
	ld.global.nc.f32 	%f215, [%rd26+-4];
	fma.rn.f32 	%f216, %f215, %f215, %f214;
	setp.eq.f32	%p106, %f216, 0f00000000;
	@%p106 bra 	BB6_51;

	setp.gt.s32	%p107, %r76, 0;
	add.f32 	%f363, %f363, 0f3F800000;
	add.f32 	%f217, %f364, 0f3F800000;
	setp.lt.s32	%p108, %r76, 0;
	selp.f32	%f218, %f217, %f364, %p108;
	add.f32 	%f219, %f218, 0fBF800000;
	selp.f32	%f364, %f219, %f218, %p107;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_51:
	not.pred 	%p112, %p4;
	or.pred  	%p113, %p61, %p112;
	@%p113 bra 	BB6_54;

	ld.global.nc.f32 	%f220, [%rd24];
	ld.global.nc.f32 	%f221, [%rd25];
	mul.f32 	%f222, %f221, %f221;
	fma.rn.f32 	%f223, %f220, %f220, %f222;
	ld.global.nc.f32 	%f224, [%rd26];
	fma.rn.f32 	%f225, %f224, %f224, %f223;
	setp.eq.f32	%p114, %f225, 0f00000000;
	@%p114 bra 	BB6_54;

	setp.gt.s32	%p115, %r76, 0;
	add.f32 	%f226, %f364, 0f3F800000;
	setp.lt.s32	%p116, %r76, 0;
	selp.f32	%f227, %f226, %f364, %p116;
	add.f32 	%f228, %f227, 0fBF800000;
	selp.f32	%f364, %f228, %f227, %p115;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_54:
	or.pred  	%p121, %p69, %p112;
	@%p121 bra 	BB6_57;

	ld.global.nc.f32 	%f229, [%rd24+4];
	ld.global.nc.f32 	%f230, [%rd25+4];
	mul.f32 	%f231, %f230, %f230;
	fma.rn.f32 	%f232, %f229, %f229, %f231;
	ld.global.nc.f32 	%f233, [%rd26+4];
	fma.rn.f32 	%f234, %f233, %f233, %f232;
	setp.eq.f32	%p122, %f234, 0f00000000;
	@%p122 bra 	BB6_57;

	setp.gt.s32	%p123, %r76, 0;
	add.f32 	%f363, %f363, 0fBF800000;
	add.f32 	%f235, %f364, 0f3F800000;
	setp.lt.s32	%p124, %r76, 0;
	selp.f32	%f236, %f235, %f364, %p124;
	add.f32 	%f237, %f236, 0fBF800000;
	selp.f32	%f364, %f237, %f236, %p123;
	add.f32 	%f365, %f365, 0fBF800000;

BB6_57:
	add.s32 	%r76, %r76, 1;
	setp.ne.s32	%p125, %r76, 2;
	@%p125 bra 	BB6_30;

	mov.f32 	%f366, 0f00000000;
	setp.eq.f32	%p126, %f363, 0f00000000;
	@%p126 bra 	BB6_60;

	setp.gt.f32	%p127, %f363, 0f00000000;
	mul.f32 	%f239, %f364, %f364;
	fma.rn.f32 	%f240, %f363, %f363, %f239;
	fma.rn.f32 	%f241, %f365, %f365, %f240;
	sqrt.rn.f32 	%f242, %f241;
	div.rn.f32 	%f243, %f363, %f242;
	mul.f32 	%f244, %f358, %f243;
	mul.f32 	%f245, %f6, %f243;
	neg.f32 	%f246, %f245;
	selp.f32	%f247, %f244, %f246, %p127;
	add.f32 	%f248, %f247, 0f00000000;
	div.rn.f32 	%f249, %f364, %f242;
	mul.f32 	%f250, %f360, %f249;
	mul.f32 	%f251, %f357, %f249;
	neg.f32 	%f252, %f251;
	setp.gt.f32	%p128, %f364, 0f00000000;
	selp.f32	%f253, %f250, %f252, %p128;
	add.f32 	%f254, %f248, %f253;
	div.rn.f32 	%f255, %f365, %f242;
	mul.f32 	%f256, %f361, %f255;
	mul.f32 	%f257, %f362, %f255;
	neg.f32 	%f258, %f257;
	setp.gt.f32	%p129, %f365, 0f00000000;
	selp.f32	%f259, %f256, %f258, %p129;
	add.f32 	%f366, %f254, %f259;

BB6_60:
	st.global.f32 	[%rd9], %f366;
	bra.uni 	BB6_101;
}


`
 )
