
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v' to AST representation.
Generating RTLIL representation for module `\DropSpinWrapper'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447.1-2466.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\ScattererReflectorWrapper'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2907.1-2916.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\Div_64b'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3254.2-3262.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\Div_64b_unsigned'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411.2-3440.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448.2-3476.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484.2-3512.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521.2-3549.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557.2-3585.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593.2-3621.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629.2-3657.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665.2-3693.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701.2-3729.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737.2-3765.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773.2-3801.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809.2-3837.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845.2-3881.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889.2-3925.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933.2-3969.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977.2-4013.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021.2-4057.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065.2-4101.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4109.2-4129.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4137.2-4156.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\Sqrt_64b'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4289.2-4391.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430.2-4461.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469.2-4509.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517.2-4557.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565.2-4605.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613.2-4643.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651.2-4681.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689.2-4719.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727.2-4757.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765.2-4795.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\Mult_32b'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923.1-4951.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4953.1-4956.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\Reflector'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6827.1-6859.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6861.1-6888.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6912.1-6941.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6954.1-7017.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7102.1-7120.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138.1-7197.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sub_64b'.
Generating RTLIL representation for module `\InternalsBlock_Reflector'.
Generating RTLIL representation for module `\Scatterer'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11665.1-11682.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11718.1-11725.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sub_32b'.
Generating RTLIL representation for module `\add_32b'.
Generating RTLIL representation for module `\InternalsBlock'.
Generating RTLIL representation for module `\Memory_Wrapper'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\Absorber'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13647.1-13656.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13659.1-13664.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13668.1-13676.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679.1-13699.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13710.1-13755.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758.1-13771.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13774.1-13788.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792.1-13805.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\PhotonBlock1'.
Generating RTLIL representation for module `\PhotonBlock2'.
Generating RTLIL representation for module `\PhotonBlock5'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: PhotonBlock5        
root of   0 design levels: PhotonBlock2        
root of   0 design levels: PhotonBlock1        
root of   1 design levels: Absorber            
root of   0 design levels: single_port_ram     
root of   1 design levels: Memory_Wrapper      
root of   0 design levels: InternalsBlock      
root of   0 design levels: add_32b             
root of   0 design levels: sub_32b             
root of   1 design levels: Scatterer           
root of   0 design levels: InternalsBlock_Reflector
root of   0 design levels: sub_64b             
root of   1 design levels: Reflector           
root of   0 design levels: Mult_32b            
root of   0 design levels: Sqrt_64b            
root of   0 design levels: Div_64b_unsigned    
root of   1 design levels: Div_64b             
root of   2 design levels: ScattererReflectorWrapper
root of   3 design levels: DropSpinWrapper     
Automatically selected DropSpinWrapper as design top module.

2.2. Analyzing design hierarchy..
Top module:  \DropSpinWrapper
Used module:     \ScattererReflectorWrapper
Used module:         \Div_64b
Used module:             \Div_64b_unsigned
Used module:         \Sqrt_64b
Used module:         \Mult_32b
Used module:         \Reflector
Used module:             \sub_64b
Used module:             \InternalsBlock_Reflector
Used module:         \Scatterer
Used module:             \sub_32b
Used module:             \add_32b
Used module:             \InternalsBlock
Used module:         \Memory_Wrapper
Used module:             \single_port_ram
Used module:     \Absorber
Used module:         \PhotonBlock1
Used module:         \PhotonBlock2
Used module:     \PhotonBlock5
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 10

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 10
Found cached RTLIL representation for module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \DropSpinWrapper
Used module:     \ScattererReflectorWrapper
Used module:         \Div_64b
Used module:             \Div_64b_unsigned
Used module:         \Sqrt_64b
Used module:         \Mult_32b
Used module:         \Reflector
Used module:             \sub_64b
Used module:             \InternalsBlock_Reflector
Used module:         \Scatterer
Used module:             \sub_32b
Used module:             \add_32b
Used module:             \InternalsBlock
Used module:         \Memory_Wrapper
Used module:             $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram
Used module:     \Absorber
Used module:         \PhotonBlock1
Used module:         \PhotonBlock2
Used module:     \PhotonBlock5

2.5. Analyzing design hierarchy..
Top module:  \DropSpinWrapper
Used module:     \ScattererReflectorWrapper
Used module:         \Div_64b
Used module:             \Div_64b_unsigned
Used module:         \Sqrt_64b
Used module:         \Mult_32b
Used module:         \Reflector
Used module:             \sub_64b
Used module:             \InternalsBlock_Reflector
Used module:         \Scatterer
Used module:             \sub_32b
Used module:             \add_32b
Used module:             \InternalsBlock
Used module:         \Memory_Wrapper
Used module:             $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram
Used module:     \Absorber
Used module:         \PhotonBlock1
Used module:         \PhotonBlock2
Used module:     \PhotonBlock5
Removing unused module `\single_port_ram'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984 in module PhotonBlock5.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13973$1983 in module PhotonBlock2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13916$1982 in module PhotonBlock1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13856$1981 in module Absorber.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980 in module Absorber.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792$1977 in module Absorber.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13774$1970 in module Absorber.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758$1967 in module Absorber.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13710$1958 in module Absorber.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679$1954 in module Absorber.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13668$1953 in module Absorber.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13659$1951 in module Absorber.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13647$1948 in module Absorber.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12075$1986 in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938 in module InternalsBlock.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11718$1909 in module Scatterer.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11665$1908 in module Scatterer.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11665$1908 in module Scatterer.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11452$1787 in module Scatterer.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719 in module InternalsBlock_Reflector.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697 in module Reflector.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697 in module Reflector.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7102$1696 in module Reflector.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7102$1696 in module Reflector.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6954$1669 in module Reflector.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6954$1669 in module Reflector.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6912$1668 in module Reflector.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6912$1668 in module Reflector.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6861$1666 in module Reflector.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6861$1666 in module Reflector.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6827$1665 in module Reflector.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664 in module Reflector.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576 in module Mult_32b.
Marked 32 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4827$1543 in module Sqrt_64b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526 in module Sqrt_64b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500 in module Sqrt_64b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474 in module Sqrt_64b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448 in module Sqrt_64b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422 in module Sqrt_64b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396 in module Sqrt_64b.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362 in module Sqrt_64b.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328 in module Sqrt_64b.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294 in module Sqrt_64b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268 in module Sqrt_64b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4137$237 in module Div_64b_unsigned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4109$231 in module Div_64b_unsigned.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221 in module Div_64b_unsigned.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211 in module Div_64b_unsigned.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201 in module Div_64b_unsigned.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191 in module Div_64b_unsigned.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181 in module Div_64b_unsigned.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809$163 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773$155 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737$147 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701$139 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665$131 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629$123 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593$115 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557$107 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521$99 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484$91 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448$83 in module Div_64b_unsigned.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75 in module Div_64b_unsigned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3254$70 in module Div_64b.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2907$51 in module ScattererReflectorWrapper.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1 in module DropSpinWrapper.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1 in module DropSpinWrapper.
Removed a total of 9 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 501 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
     1/14: $0\o_hit[0:0]
     2/14: $0\o_dead[0:0]
     3/14: $0\o_layer[2:0]
     4/14: $0\o_weight[31:0]
     5/14: $0\o_sleftr[31:0]
     6/14: $0\o_sleftz[31:0]
     7/14: $0\o_sr[31:0]
     8/14: $0\o_sz[31:0]
     9/14: $0\o_uz[31:0]
    10/14: $0\o_uy[31:0]
    11/14: $0\o_ux[31:0]
    12/14: $0\o_z[31:0]
    13/14: $0\o_y[31:0]
    14/14: $0\o_x[31:0]
Creating decoders for process `\PhotonBlock2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13973$1983'.
     1/3: $0\o_z[0:0]
     2/3: $0\o_y[0:0]
     3/3: $0\o_x[31:0]
Creating decoders for process `\PhotonBlock1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13916$1982'.
     1/3: $0\o_z[31:0]
     2/3: $0\o_y[31:0]
     3/3: $0\o_x[31:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13856$1981'.
     1/1: $0\wren[0:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
     1/7: $0\newAbs_P[63:0]
     2/7: $0\rADDR_17[15:0]
     3/7: $0\oldAbs_P[63:0]
     4/7: $0\rADDR_16[15:0]
     5/7: $0\r2_P[63:0]
     6/7: $0\y2_P[63:0]
     7/7: $0\x2_P[63:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792$1977'.
     1/4: $1\newAbs_temp[63:0]
     2/4: $1\newWeight[31:0]
     3/4: $1\weight_P[31:0]
     4/4: $1\dwa_P[31:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13774$1970'.
     1/3: $3\oldAbs_MEM[63:0]
     2/3: $2\oldAbs_MEM[63:0]
     3/3: $1\oldAbs_MEM[63:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758$1967'.
     1/4: $1\rADDR_temp[15:0]
     2/4: $1\ir_scaled[31:0]
     3/4: $1\iz_P[31:0]
     4/4: $1\ir_P[31:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13710$1958'.
     1/8: $4\ir_temp[31:0]
     2/8: $4\iz_temp[31:0]
     3/8: $3\iz_temp[31:0]
     4/8: $3\ir_temp[31:0]
     5/8: $2\iz_temp[31:0]
     6/8: $2\ir_temp[31:0]
     7/8: $1\iz_temp[31:0]
     8/8: $1\ir_temp[31:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679$1954'.
     1/6: $3\dwa_temp[31:0]
     2/6: $2\dwa_temp[31:0]
     3/6: $1\dwa_temp[31:0]
     4/6: $1\product64bit[63:0]
     5/6: $1\r_P[31:0]
     6/6: $1\weight_P4[31:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13668$1953'.
     1/1: $1\fractionScaled[31:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13659$1951'.
     1/1: $1\r2_temp[63:0]
Creating decoders for process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13647$1948'.
     1/2: $1\y2_temp[63:0]
     2/2: $1\x2_temp[63:0]
Creating decoders for process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12075$1986'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12077$1985_EN[31:0]$1992
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12077$1985_DATA[31:0]$1991
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12077$1985_ADDR[9:0]$1990
     4/4: $0\out[31:0]
Creating decoders for process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
     1/24: $0\o_uyQuotient[31:0]
     2/24: $0\o_uxQuotient[31:0]
     3/24: $0\o_uyCost[31:0]
     4/24: $0\o_uyNumerator[31:0]
     5/24: $0\o_uxNumerator[31:0]
     6/24: $0\o_sqrtOneMinusUz2_inv[31:0]
     7/24: $0\o_uzCost[31:0]
     8/24: $0\o_uxCost[31:0]
     9/24: $0\o_sintCospSqrtOneMinusUz2[31:0]
    10/24: $0\o_sqrtOneMinusUz2[31:0]
    11/24: $0\o_uxSintSinp[31:0]
    12/24: $0\o_uxUzSintCosp[31:0]
    13/24: $0\o_uyUzSintCosp[31:0]
    14/24: $0\o_oneMinusUz2[63:0]
    15/24: $0\o_uySintSinp[31:0]
    16/24: $0\o_uyUz[31:0]
    17/24: $0\o_uxUz[31:0]
    18/24: $0\o_sintSinp[31:0]
    19/24: $0\o_sintCosp[31:0]
    20/24: $0\o_cosp[31:0]
    21/24: $0\o_sinp[31:0]
    22/24: $0\o_cost[31:0]
    23/24: $0\o_sint[31:0]
    24/24: $0\o_uz2[63:0]
Creating decoders for process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11718$1909'.
     1/1: $1\normalIncident[0:0]
Creating decoders for process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11665$1908'.
     1/2: $1\new_uyQuotient[31:0]
     2/2: $1\new_uxQuotient[31:0]
Creating decoders for process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11452$1787'.
     1/3: $0\uz_scatterer[31:0]
     2/3: $0\uy_scatterer[31:0]
     3/3: $0\ux_scatterer[31:0]
Creating decoders for process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
     1/7: $0\o_uy_transmitted[31:0]
     2/7: $0\o_ux_transmitted[31:0]
     3/7: $0\o_uz2_2[63:0]
     4/7: $0\o_sa2_2[63:0]
     5/7: $0\o_oneMinusUz_2[63:0]
     6/7: $0\o_uz2[31:0]
     7/7: $0\o_uz_2[63:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697'.
     1/27: $7\new_dead[0:0]
     2/27: $7\new_layer[2:0]
     3/27: $6\new_dead[0:0]
     4/27: $6\new_layer[2:0]
     5/27: $5\new_uz[31:0]
     6/27: $5\new_dead[0:0]
     7/27: $5\new_layer[2:0]
     8/27: $4\new_dead[0:0]
     9/27: $4\new_layer[2:0]
    10/27: $4\new_uz[31:0]
    11/27: $4\new_uy[31:0]
    12/27: $4\new_ux[31:0]
    13/27: $3\new_dead[0:0]
    14/27: $3\new_layer[2:0]
    15/27: $3\new_uz[31:0]
    16/27: $3\new_uy[31:0]
    17/27: $3\new_ux[31:0]
    18/27: $2\new_dead[0:0]
    19/27: $2\new_layer[2:0]
    20/27: $2\new_uz[31:0]
    21/27: $2\new_uy[31:0]
    22/27: $2\new_ux[31:0]
    23/27: $1\new_dead[0:0]
    24/27: $1\new_layer[2:0]
    25/27: $1\new_uz[31:0]
    26/27: $1\new_uy[31:0]
    27/27: $1\new_ux[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7102$1696'.
     1/2: $1\new_uy_transmitted[31:0]
     2/2: $1\new_ux_transmitted[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6954$1669'.
     1/6: $3\op2_36_2[31:0]
     2/6: $3\op1_36_2[31:0]
     3/6: $2\op2_36_2[31:0]
     4/6: $2\op1_36_2[31:0]
     5/6: $1\op2_36_2[31:0]
     6/6: $1\op1_36_2[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6912$1668'.
     1/3: $3\op1_4_1[31:0]
     2/3: $2\op1_4_1[31:0]
     3/3: $1\op1_4_1[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6861$1666'.
     1/3: $3\fresIndex[9:0]
     2/3: $2\fresIndex[9:0]
     3/3: $1\fresIndex[9:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6827$1665'.
     1/2: $1\upCritAngle[31:0]
     2/2: $1\downCritAngle[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664'.
     1/5: $0\dead_reflector[0:0]
     2/5: $0\layer_reflector[2:0]
     3/5: $0\uz_reflector[31:0]
     4/5: $0\uy_reflector[31:0]
     5/5: $0\ux_reflector[31:0]
Creating decoders for process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4953$1584'.
Creating decoders for process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
     1/5: $1\c_tmp[63:0]
     2/5: $1\is_neg_b[0:0]
     3/5: $1\b_tmp[31:0]
     4/5: $1\is_neg_a[0:0]
     5/5: $1\a_tmp[31:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4827$1543'.
     1/32: $32\res[31:0]
     2/32: $31\res[31:0]
     3/32: $30\res[31:0]
     4/32: $29\res[31:0]
     5/32: $28\res[31:0]
     6/32: $27\res[31:0]
     7/32: $26\res[31:0]
     8/32: $25\res[31:0]
     9/32: $24\res[31:0]
    10/32: $23\res[31:0]
    11/32: $22\res[31:0]
    12/32: $21\res[31:0]
    13/32: $20\res[31:0]
    14/32: $19\res[31:0]
    15/32: $18\res[31:0]
    16/32: $17\res[31:0]
    17/32: $16\res[31:0]
    18/32: $15\res[31:0]
    19/32: $14\res[31:0]
    20/32: $13\res[31:0]
    21/32: $12\res[31:0]
    22/32: $11\res[31:0]
    23/32: $10\res[31:0]
    24/32: $9\res[31:0]
    25/32: $8\res[31:0]
    26/32: $7\res[31:0]
    27/32: $6\res[31:0]
    28/32: $5\res[31:0]
    29/32: $4\res[31:0]
    30/32: $3\res[31:0]
    31/32: $2\res[31:0]
    32/32: $1\res[31:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
     1/4: $1\res__32[63:0]
     2/4: $1\op__32[63:0]
     3/4: $1\res__31[63:0]
     4/4: $1\op__31[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4797$1525'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
     1/6: $1\res__30_d[63:0]
     2/6: $1\op__30_d[63:0]
     3/6: $1\res__29[63:0]
     4/6: $1\op__29[63:0]
     5/6: $1\res__28[63:0]
     6/6: $1\op__28[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4759$1499'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
     1/6: $1\res__27_d[63:0]
     2/6: $1\op__27_d[63:0]
     3/6: $1\res__26[63:0]
     4/6: $1\op__26[63:0]
     5/6: $1\res__25[63:0]
     6/6: $1\op__25[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4721$1473'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
     1/6: $1\res__24_d[63:0]
     2/6: $1\op__24_d[63:0]
     3/6: $1\res__23[63:0]
     4/6: $1\op__23[63:0]
     5/6: $1\res__22[63:0]
     6/6: $1\op__22[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4683$1447'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
     1/6: $1\res__21_d[63:0]
     2/6: $1\op__21_d[63:0]
     3/6: $1\res__20[63:0]
     4/6: $1\op__20[63:0]
     5/6: $1\res__19[63:0]
     6/6: $1\op__19[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4645$1421'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
     1/6: $1\res__18_d[63:0]
     2/6: $1\op__18_d[63:0]
     3/6: $1\res__17[63:0]
     4/6: $1\op__17[63:0]
     5/6: $1\res__16[63:0]
     6/6: $1\op__16[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4607$1395'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
     1/8: $1\res__15_d[63:0]
     2/8: $1\op__15_d[63:0]
     3/8: $1\res__14[63:0]
     4/8: $1\op__14[63:0]
     5/8: $1\res__13[63:0]
     6/8: $1\op__13[63:0]
     7/8: $1\res__12[63:0]
     8/8: $1\op__12[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4559$1361'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
     1/8: $1\res__11_d[63:0]
     2/8: $1\op__11_d[63:0]
     3/8: $1\res__10[63:0]
     4/8: $1\op__10[63:0]
     5/8: $1\res__9[63:0]
     6/8: $1\op__9[63:0]
     7/8: $1\res__8[63:0]
     8/8: $1\op__8[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4511$1327'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
     1/8: $1\res__7_d[63:0]
     2/8: $1\op__7_d[63:0]
     3/8: $1\res__6[63:0]
     4/8: $1\op__6[63:0]
     5/8: $1\res__5[63:0]
     6/8: $1\op__5[63:0]
     7/8: $1\res__4[63:0]
     8/8: $1\op__4[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4463$1293'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
     1/6: $1\res__3_d[63:0]
     2/6: $1\op__3_d[63:0]
     3/6: $1\res__2[63:0]
     4/6: $1\op__2[63:0]
     5/6: $1\res__1[63:0]
     6/6: $1\op__1[63:0]
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4289$243'.
Creating decoders for process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4172$242'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4137$237'.
     1/4: $1\numer_temp[94:0]
     2/4: $2\quo19_d[0:0]
     3/4: $1\numer_temp_0[94:0]
     4/4: $1\quo19_d[1:1]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4131$236'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4109$231'.
     1/4: $1\numer_temp_1_d[94:0]
     2/4: $2\quo18_d[2:2]
     3/4: $1\numer_temp_2[94:0]
     4/4: $1\quo18_d[3:3]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4103$230'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221'.
     1/8: $1\numer_temp_3_d[94:0]
     2/8: $4\quo17_d[4:4]
     3/8: $1\numer_temp_4[94:0]
     4/8: $3\quo17_d[5:5]
     5/8: $1\numer_temp_5[94:0]
     6/8: $2\quo17_d[6:6]
     7/8: $1\numer_temp_6[94:0]
     8/8: $1\quo17_d[7:7]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4059$220'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211'.
     1/8: $1\numer_temp_7_d[94:0]
     2/8: $4\quo16_d[8:8]
     3/8: $1\numer_temp_8[94:0]
     4/8: $3\quo16_d[9:9]
     5/8: $1\numer_temp_9[94:0]
     6/8: $2\quo16_d[10:10]
     7/8: $1\numer_temp_10[94:0]
     8/8: $1\quo16_d[11:11]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4015$210'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201'.
     1/8: $1\numer_temp_11_d[94:0]
     2/8: $4\quo15_d[12:12]
     3/8: $1\numer_temp_12[94:0]
     4/8: $3\quo15_d[13:13]
     5/8: $1\numer_temp_13[94:0]
     6/8: $2\quo15_d[14:14]
     7/8: $1\numer_temp_14[94:0]
     8/8: $1\quo15_d[15:15]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3971$200'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191'.
     1/8: $1\numer_temp_15_d[94:0]
     2/8: $4\quo14_d[16:16]
     3/8: $1\numer_temp_16[94:0]
     4/8: $3\quo14_d[17:17]
     5/8: $1\numer_temp_17[94:0]
     6/8: $2\quo14_d[18:18]
     7/8: $1\numer_temp_18[94:0]
     8/8: $1\quo14_d[19:19]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3927$190'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181'.
     1/8: $1\numer_temp_19_d[94:0]
     2/8: $4\quo13_d[20:20]
     3/8: $1\numer_temp_20[94:0]
     4/8: $3\quo13_d[21:21]
     5/8: $1\numer_temp_21[94:0]
     6/8: $2\quo13_d[22:22]
     7/8: $1\numer_temp_22[94:0]
     8/8: $1\quo13_d[23:23]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3883$180'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171'.
     1/8: $1\numer_temp_23_d[94:0]
     2/8: $4\quo12_d[24:24]
     3/8: $1\numer_temp_24[94:0]
     4/8: $3\quo12_d[25:25]
     5/8: $1\numer_temp_25[94:0]
     6/8: $2\quo12_d[26:26]
     7/8: $1\numer_temp_26[94:0]
     8/8: $1\quo12_d[27:27]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3839$170'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809$163'.
     1/6: $1\numer_temp_27_d[94:0]
     2/6: $3\quo11_d[28:28]
     3/6: $1\numer_temp_28[94:0]
     4/6: $2\quo11_d[29:29]
     5/6: $1\numer_temp_29[94:0]
     6/6: $1\quo11_d[30:30]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3803$162'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773$155'.
     1/6: $1\numer_temp_30_d[94:0]
     2/6: $3\quo10_d[31:31]
     3/6: $1\numer_temp_31[94:0]
     4/6: $2\quo10_d[32:32]
     5/6: $1\numer_temp_32[94:0]
     6/6: $1\quo10_d[33:33]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3767$154'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737$147'.
     1/6: $1\numer_temp_33_d[94:0]
     2/6: $3\quo9_d[34:34]
     3/6: $1\numer_temp_34[94:0]
     4/6: $2\quo9_d[35:35]
     5/6: $1\numer_temp_35[94:0]
     6/6: $1\quo9_d[36:36]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3731$146'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701$139'.
     1/6: $1\numer_temp_36_d[94:0]
     2/6: $3\quo8_d[37:37]
     3/6: $1\numer_temp_37[94:0]
     4/6: $2\quo8_d[38:38]
     5/6: $1\numer_temp_38[94:0]
     6/6: $1\quo8_d[39:39]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3695$138'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665$131'.
     1/6: $1\numer_temp_39_d[94:0]
     2/6: $3\quo7_d[40:40]
     3/6: $1\numer_temp_40[94:0]
     4/6: $2\quo7_d[41:41]
     5/6: $1\numer_temp_41[94:0]
     6/6: $1\quo7_d[42:42]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3659$130'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629$123'.
     1/6: $1\numer_temp_42_d[94:0]
     2/6: $3\quo6_d[43:43]
     3/6: $1\numer_temp_43[94:0]
     4/6: $2\quo6_d[44:44]
     5/6: $1\numer_temp_44[94:0]
     6/6: $1\quo6_d[45:45]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3623$122'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593$115'.
     1/6: $1\numer_temp_45_d[94:0]
     2/6: $3\quo5_d[46:46]
     3/6: $1\numer_temp_46[94:0]
     4/6: $2\quo5_d[47:47]
     5/6: $1\numer_temp_47[94:0]
     6/6: $1\quo5_d[48:48]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3587$114'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557$107'.
     1/6: $1\numer_temp_48_d[94:0]
     2/6: $3\quo4_d[49:49]
     3/6: $1\numer_temp_49[94:0]
     4/6: $2\quo4_d[50:50]
     5/6: $1\numer_temp_50[94:0]
     6/6: $1\quo4_d[51:51]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3551$106'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521$99'.
     1/6: $1\numer_temp_51_d[94:0]
     2/6: $3\quo3_d[52:52]
     3/6: $1\numer_temp_52[94:0]
     4/6: $2\quo3_d[53:53]
     5/6: $1\numer_temp_53[94:0]
     6/6: $1\quo3_d[54:54]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3515$98'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484$91'.
     1/6: $1\numer_temp_54_d[94:0]
     2/6: $3\quo2_d[55:55]
     3/6: $1\numer_temp_55[94:0]
     4/6: $2\quo2_d[56:56]
     5/6: $1\numer_temp_56[94:0]
     6/6: $1\quo2_d[57:57]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3478$90'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448$83'.
     1/6: $1\numer_temp_57_d[94:0]
     2/6: $3\quo1_d[58:58]
     3/6: $1\numer_temp_58[94:0]
     4/6: $2\quo1_d[59:59]
     5/6: $1\numer_temp_59[94:0]
     6/6: $1\quo1_d[60:60]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3442$82'.
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75'.
     1/6: $1\numer_temp_60_d[94:0]
     2/6: $3\quo0_d[61:61]
     3/6: $1\numer_temp_61[94:0]
     4/6: $2\quo0_d[62:62]
     5/6: $1\numer_temp_62[94:0]
     6/6: $1\quo0_d[63:63]
Creating decoders for process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3275$74'.
Creating decoders for process `\Div_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3254$70'.
     1/2: $1\remain[31:0]
     2/2: $1\quotient[63:0]
Creating decoders for process `\ScattererReflectorWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2907$51'.
     1/1: $1\layerMinusOne[2:0]
Creating decoders for process `\DropSpinWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1'.
     1/5: $1\o_dead[0:0]
     2/5: $1\o_layer[2:0]
     3/5: $1\o_uz[31:0]
     4/5: $1\o_uy[31:0]
     5/5: $1\o_ux[31:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Absorber.\weight_P' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792$1977'.
No latch inferred for signal `\Absorber.\dwa_P' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792$1977'.
No latch inferred for signal `\Absorber.\newWeight' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792$1977'.
No latch inferred for signal `\Absorber.\newAbs_temp' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792$1977'.
No latch inferred for signal `\Absorber.\oldAbs_MEM' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13774$1970'.
No latch inferred for signal `\Absorber.\ir_P' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758$1967'.
No latch inferred for signal `\Absorber.\iz_P' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758$1967'.
No latch inferred for signal `\Absorber.\ir_scaled' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758$1967'.
No latch inferred for signal `\Absorber.\rADDR_temp' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758$1967'.
No latch inferred for signal `\Absorber.\ir_temp' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13710$1958'.
No latch inferred for signal `\Absorber.\iz_temp' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13710$1958'.
No latch inferred for signal `\Absorber.\weight_P4' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679$1954'.
No latch inferred for signal `\Absorber.\r_P' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679$1954'.
No latch inferred for signal `\Absorber.\product64bit' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679$1954'.
No latch inferred for signal `\Absorber.\dwa_temp' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679$1954'.
No latch inferred for signal `\Absorber.\fractionScaled' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13668$1953'.
No latch inferred for signal `\Absorber.\r2_temp' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13659$1951'.
No latch inferred for signal `\Absorber.\x2_temp' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13647$1948'.
No latch inferred for signal `\Absorber.\y2_temp' from process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13647$1948'.
No latch inferred for signal `\Scatterer.\normalIncident' from process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11718$1909'.
No latch inferred for signal `\Scatterer.\new_uxQuotient' from process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11665$1908'.
No latch inferred for signal `\Scatterer.\new_uyQuotient' from process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11665$1908'.
No latch inferred for signal `\Reflector.\new_ux' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697'.
No latch inferred for signal `\Reflector.\new_uy' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697'.
No latch inferred for signal `\Reflector.\new_uz' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697'.
No latch inferred for signal `\Reflector.\new_layer' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697'.
No latch inferred for signal `\Reflector.\new_dead' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697'.
No latch inferred for signal `\Reflector.\new_ux_transmitted' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7102$1696'.
No latch inferred for signal `\Reflector.\new_uy_transmitted' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7102$1696'.
No latch inferred for signal `\Reflector.\op1_36_2' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6954$1669'.
No latch inferred for signal `\Reflector.\op2_36_2' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6954$1669'.
No latch inferred for signal `\Reflector.\op1_4_1' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6912$1668'.
No latch inferred for signal `\Reflector.\fresIndex' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6861$1666'.
No latch inferred for signal `\Reflector.\negUz' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6861$1666'.
No latch inferred for signal `\Reflector.\downCritAngle' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6827$1665'.
No latch inferred for signal `\Reflector.\upCritAngle' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6827$1665'.
No latch inferred for signal `\Mult_32b.\c' from process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4953$1584'.
No latch inferred for signal `\Mult_32b.\is_neg_a' from process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
No latch inferred for signal `\Mult_32b.\is_neg_b' from process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
No latch inferred for signal `\Mult_32b.\a_tmp' from process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
No latch inferred for signal `\Mult_32b.\b_tmp' from process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
No latch inferred for signal `\Mult_32b.\mult_tmp' from process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
No latch inferred for signal `\Mult_32b.\c_tmp' from process `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
No latch inferred for signal `\Sqrt_64b.\res' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4827$1543'.
No latch inferred for signal `\Sqrt_64b.\one__31' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
No latch inferred for signal `\Sqrt_64b.\one__32' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
No latch inferred for signal `\Sqrt_64b.\res__31' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
No latch inferred for signal `\Sqrt_64b.\res__32' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
No latch inferred for signal `\Sqrt_64b.\op__31' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
No latch inferred for signal `\Sqrt_64b.\op__32' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
No latch inferred for signal `\Sqrt_64b.\one__28' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\one__29' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\one__30_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\res__28' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\res__29' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\res__30_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\op__28' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\op__29' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\op__30_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
No latch inferred for signal `\Sqrt_64b.\one__25' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\one__26' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\one__27_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\res__25' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\res__26' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\res__27_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\op__25' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\op__26' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\op__27_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
No latch inferred for signal `\Sqrt_64b.\one__22' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\one__23' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\one__24_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\res__22' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\res__23' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\res__24_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\op__22' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\op__23' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\op__24_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
No latch inferred for signal `\Sqrt_64b.\one__19' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\one__20' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\one__21_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\res__19' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\res__20' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\res__21_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\op__19' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\op__20' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\op__21_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
No latch inferred for signal `\Sqrt_64b.\one__16' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\one__17' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\one__18_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\res__16' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\res__17' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\res__18_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\op__16' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\op__17' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\op__18_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
No latch inferred for signal `\Sqrt_64b.\one__12' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\one__13' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\one__14' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\one__15_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\res__12' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\res__13' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\res__14' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\res__15_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\op__12' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\op__13' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\op__14' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\op__15_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
No latch inferred for signal `\Sqrt_64b.\one__8' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\one__9' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\one__10' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\one__11_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\res__8' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\res__9' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\res__10' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\res__11_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\op__8' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\op__9' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\op__10' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\op__11_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
No latch inferred for signal `\Sqrt_64b.\one__4' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\one__5' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\one__6' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\one__7_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\res__4' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\res__5' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\res__6' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\res__7_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\op__4' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\op__5' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\op__6' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\op__7_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
No latch inferred for signal `\Sqrt_64b.\one__1' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\one__2' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\one__3_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\res__1' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\res__2' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\res__3_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\op__1' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\op__2' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\op__3_d' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
No latch inferred for signal `\Sqrt_64b.\one' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4289$243'.
No latch inferred for signal `\Sqrt_64b.\one_tmp' from process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4289$243'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_0' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4137$237'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4137$237'.
No latch inferred for signal `\Div_64b_unsigned.\quo19_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4137$237'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_2' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4109$231'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_1_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4109$231'.
No latch inferred for signal `\Div_64b_unsigned.\quo18_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4109$231'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_6' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_5' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_4' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_3_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221'.
No latch inferred for signal `\Div_64b_unsigned.\quo17_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_10' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_9' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_8' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_7_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211'.
No latch inferred for signal `\Div_64b_unsigned.\quo16_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_14' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_13' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_12' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_11_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201'.
No latch inferred for signal `\Div_64b_unsigned.\quo15_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_18' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_17' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_16' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_15_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191'.
No latch inferred for signal `\Div_64b_unsigned.\quo14_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_22' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_21' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_20' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_19_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181'.
No latch inferred for signal `\Div_64b_unsigned.\quo13_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_26' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_25' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_24' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_23_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171'.
No latch inferred for signal `\Div_64b_unsigned.\quo12_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_29' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809$163'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_28' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809$163'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_27_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809$163'.
No latch inferred for signal `\Div_64b_unsigned.\quo11_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809$163'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_32' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773$155'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_31' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773$155'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_30_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773$155'.
No latch inferred for signal `\Div_64b_unsigned.\quo10_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773$155'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_35' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737$147'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_34' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737$147'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_33_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737$147'.
No latch inferred for signal `\Div_64b_unsigned.\quo9_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737$147'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_38' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701$139'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_37' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701$139'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_36_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701$139'.
No latch inferred for signal `\Div_64b_unsigned.\quo8_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701$139'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_41' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665$131'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_40' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665$131'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_39_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665$131'.
No latch inferred for signal `\Div_64b_unsigned.\quo7_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665$131'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_44' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629$123'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_43' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629$123'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_42_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629$123'.
No latch inferred for signal `\Div_64b_unsigned.\quo6_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629$123'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_47' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593$115'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_46' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593$115'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_45_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593$115'.
No latch inferred for signal `\Div_64b_unsigned.\quo5_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593$115'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_50' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557$107'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_49' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557$107'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_48_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557$107'.
No latch inferred for signal `\Div_64b_unsigned.\quo4_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557$107'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_53' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521$99'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_52' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521$99'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_51_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521$99'.
No latch inferred for signal `\Div_64b_unsigned.\quo3_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521$99'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_56' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484$91'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_55' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484$91'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_54_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484$91'.
No latch inferred for signal `\Div_64b_unsigned.\quo2_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484$91'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_59' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448$83'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_58' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448$83'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_57_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448$83'.
No latch inferred for signal `\Div_64b_unsigned.\quo1_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448$83'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_63' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_62' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_61' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75'.
No latch inferred for signal `\Div_64b_unsigned.\numer_temp_60_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75'.
No latch inferred for signal `\Div_64b_unsigned.\quo0_d' from process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75'.
No latch inferred for signal `\Div_64b.\quotient' from process `\Div_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3254$70'.
No latch inferred for signal `\Div_64b.\remain' from process `\Div_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3254$70'.
No latch inferred for signal `\ScattererReflectorWrapper.\layerMinusOne' from process `\ScattererReflectorWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2907$51'.
No latch inferred for signal `\DropSpinWrapper.\o_ux' from process `\DropSpinWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1'.
No latch inferred for signal `\DropSpinWrapper.\o_uy' from process `\DropSpinWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1'.
No latch inferred for signal `\DropSpinWrapper.\o_uz' from process `\DropSpinWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1'.
No latch inferred for signal `\DropSpinWrapper.\o_layer' from process `\DropSpinWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1'.
No latch inferred for signal `\DropSpinWrapper.\o_dead' from process `\DropSpinWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\PhotonBlock5.\o_x' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5066' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_y' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5067' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_z' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5068' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_ux' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5069' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_uy' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5070' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_uz' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5071' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_sz' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5072' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_sr' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5073' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_sleftz' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5074' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_sleftr' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5075' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_weight' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5076' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_layer' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5077' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_dead' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5078' with positive edge clock.
Creating register for signal `\PhotonBlock5.\o_hit' using process `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
  created $dff cell `$procdff$5079' with positive edge clock.
Creating register for signal `\PhotonBlock2.\o_x' using process `\PhotonBlock2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13973$1983'.
  created $dff cell `$procdff$5080' with positive edge clock.
Creating register for signal `\PhotonBlock2.\o_y' using process `\PhotonBlock2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13973$1983'.
  created $dff cell `$procdff$5081' with positive edge clock.
Creating register for signal `\PhotonBlock2.\o_z' using process `\PhotonBlock2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13973$1983'.
  created $dff cell `$procdff$5082' with positive edge clock.
Creating register for signal `\PhotonBlock1.\o_x' using process `\PhotonBlock1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13916$1982'.
  created $dff cell `$procdff$5083' with positive edge clock.
Creating register for signal `\PhotonBlock1.\o_y' using process `\PhotonBlock1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13916$1982'.
  created $dff cell `$procdff$5084' with positive edge clock.
Creating register for signal `\PhotonBlock1.\o_z' using process `\PhotonBlock1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13916$1982'.
  created $dff cell `$procdff$5085' with positive edge clock.
Creating register for signal `\Absorber.\wren' using process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13856$1981'.
  created $dff cell `$procdff$5086' with positive edge clock.
Creating register for signal `\Absorber.\x2_P' using process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
  created $dff cell `$procdff$5087' with positive edge clock.
Creating register for signal `\Absorber.\y2_P' using process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
  created $dff cell `$procdff$5088' with positive edge clock.
Creating register for signal `\Absorber.\r2_P' using process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
  created $dff cell `$procdff$5089' with positive edge clock.
Creating register for signal `\Absorber.\rADDR_16' using process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
  created $dff cell `$procdff$5090' with positive edge clock.
Creating register for signal `\Absorber.\oldAbs_P' using process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
  created $dff cell `$procdff$5091' with positive edge clock.
Creating register for signal `\Absorber.\rADDR_17' using process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
  created $dff cell `$procdff$5092' with positive edge clock.
Creating register for signal `\Absorber.\newAbs_P' using process `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
  created $dff cell `$procdff$5093' with positive edge clock.
Creating register for signal `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.\out' using process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12075$1986'.
  created $dff cell `$procdff$5094' with positive edge clock.
Creating register for signal `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12077$1985_ADDR' using process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12075$1986'.
  created $dff cell `$procdff$5095' with positive edge clock.
Creating register for signal `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12077$1985_DATA' using process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12075$1986'.
  created $dff cell `$procdff$5096' with positive edge clock.
Creating register for signal `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12077$1985_EN' using process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12075$1986'.
  created $dff cell `$procdff$5097' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uz2' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5098' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_sint' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5099' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_cost' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5100' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_sinp' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5101' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_cosp' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5102' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_sintCosp' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5103' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_sintSinp' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5104' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uxUz' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5105' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uyUz' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5106' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uySintSinp' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5107' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_oneMinusUz2' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5108' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uyUzSintCosp' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5109' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uxUzSintCosp' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5110' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uxSintSinp' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5111' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_sqrtOneMinusUz2' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5112' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_sintCospSqrtOneMinusUz2' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5113' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uxCost' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5114' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uzCost' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5115' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_sqrtOneMinusUz2_inv' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5116' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uxNumerator' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5117' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uyNumerator' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5118' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uyCost' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5119' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uxQuotient' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5120' with positive edge clock.
Creating register for signal `\InternalsBlock.\o_uyQuotient' using process `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
  created $dff cell `$procdff$5121' with positive edge clock.
Creating register for signal `\Scatterer.\ux_scatterer' using process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11452$1787'.
  created $dff cell `$procdff$5122' with positive edge clock.
Creating register for signal `\Scatterer.\uy_scatterer' using process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11452$1787'.
  created $dff cell `$procdff$5123' with positive edge clock.
Creating register for signal `\Scatterer.\uz_scatterer' using process `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11452$1787'.
  created $dff cell `$procdff$5124' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_uz_2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
  created $dff cell `$procdff$5125' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_uz2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
  created $dff cell `$procdff$5126' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_oneMinusUz_2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
  created $dff cell `$procdff$5127' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_sa2_2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
  created $dff cell `$procdff$5128' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_uz2_2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
  created $dff cell `$procdff$5129' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_ux_transmitted' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
  created $dff cell `$procdff$5130' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_uy_transmitted' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
  created $dff cell `$procdff$5131' with positive edge clock.
Creating register for signal `\Reflector.\ux_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664'.
  created $dff cell `$procdff$5132' with positive edge clock.
Creating register for signal `\Reflector.\uy_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664'.
  created $dff cell `$procdff$5133' with positive edge clock.
Creating register for signal `\Reflector.\uz_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664'.
  created $dff cell `$procdff$5134' with positive edge clock.
Creating register for signal `\Reflector.\layer_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664'.
  created $dff cell `$procdff$5135' with positive edge clock.
Creating register for signal `\Reflector.\dead_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664'.
  created $dff cell `$procdff$5136' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__30_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4797$1525'.
  created $dff cell `$procdff$5137' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__30_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4797$1525'.
  created $dff cell `$procdff$5138' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__30_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4797$1525'.
  created $dff cell `$procdff$5139' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__27_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4759$1499'.
  created $dff cell `$procdff$5140' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__27_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4759$1499'.
  created $dff cell `$procdff$5141' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__27_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4759$1499'.
  created $dff cell `$procdff$5142' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__24_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4721$1473'.
  created $dff cell `$procdff$5143' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__24_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4721$1473'.
  created $dff cell `$procdff$5144' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__24_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4721$1473'.
  created $dff cell `$procdff$5145' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__21_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4683$1447'.
  created $dff cell `$procdff$5146' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__21_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4683$1447'.
  created $dff cell `$procdff$5147' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__21_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4683$1447'.
  created $dff cell `$procdff$5148' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__18_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4645$1421'.
  created $dff cell `$procdff$5149' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__18_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4645$1421'.
  created $dff cell `$procdff$5150' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__18_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4645$1421'.
  created $dff cell `$procdff$5151' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__15_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4607$1395'.
  created $dff cell `$procdff$5152' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__15_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4607$1395'.
  created $dff cell `$procdff$5153' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__15_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4607$1395'.
  created $dff cell `$procdff$5154' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__11_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4559$1361'.
  created $dff cell `$procdff$5155' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__11_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4559$1361'.
  created $dff cell `$procdff$5156' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__11_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4559$1361'.
  created $dff cell `$procdff$5157' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__7_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4511$1327'.
  created $dff cell `$procdff$5158' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__7_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4511$1327'.
  created $dff cell `$procdff$5159' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__7_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4511$1327'.
  created $dff cell `$procdff$5160' with positive edge clock.
Creating register for signal `\Sqrt_64b.\one__3_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4463$1293'.
  created $dff cell `$procdff$5161' with positive edge clock.
Creating register for signal `\Sqrt_64b.\res__3_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4463$1293'.
  created $dff cell `$procdff$5162' with positive edge clock.
Creating register for signal `\Sqrt_64b.\op__3_q' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4463$1293'.
  created $dff cell `$procdff$5163' with positive edge clock.
Creating register for signal `\Sqrt_64b.\num' using process `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4172$242'.
  created $dff cell `$procdff$5164' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_1_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4131$236'.
  created $dff cell `$procdff$5165' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo18_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4131$236'.
  created $dff cell `$procdff$5166' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom19' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4131$236'.
  created $dff cell `$procdff$5167' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_3_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4103$230'.
  created $dff cell `$procdff$5168' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo17_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4103$230'.
  created $dff cell `$procdff$5169' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom18' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4103$230'.
  created $dff cell `$procdff$5170' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_7_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4059$220'.
  created $dff cell `$procdff$5171' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo16_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4059$220'.
  created $dff cell `$procdff$5172' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom17' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4059$220'.
  created $dff cell `$procdff$5173' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_11_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4015$210'.
  created $dff cell `$procdff$5174' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo15_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4015$210'.
  created $dff cell `$procdff$5175' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom16' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4015$210'.
  created $dff cell `$procdff$5176' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_15_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3971$200'.
  created $dff cell `$procdff$5177' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo14_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3971$200'.
  created $dff cell `$procdff$5178' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom15' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3971$200'.
  created $dff cell `$procdff$5179' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_19_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3927$190'.
  created $dff cell `$procdff$5180' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo13_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3927$190'.
  created $dff cell `$procdff$5181' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom14' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3927$190'.
  created $dff cell `$procdff$5182' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_23_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3883$180'.
  created $dff cell `$procdff$5183' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo12_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3883$180'.
  created $dff cell `$procdff$5184' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom13' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3883$180'.
  created $dff cell `$procdff$5185' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_27_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3839$170'.
  created $dff cell `$procdff$5186' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo11_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3839$170'.
  created $dff cell `$procdff$5187' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom12' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3839$170'.
  created $dff cell `$procdff$5188' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_30_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3803$162'.
  created $dff cell `$procdff$5189' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo10_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3803$162'.
  created $dff cell `$procdff$5190' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom11' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3803$162'.
  created $dff cell `$procdff$5191' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_33_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3767$154'.
  created $dff cell `$procdff$5192' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo9_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3767$154'.
  created $dff cell `$procdff$5193' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom10' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3767$154'.
  created $dff cell `$procdff$5194' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_36_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3731$146'.
  created $dff cell `$procdff$5195' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo8_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3731$146'.
  created $dff cell `$procdff$5196' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom9' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3731$146'.
  created $dff cell `$procdff$5197' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_39_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3695$138'.
  created $dff cell `$procdff$5198' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo7_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3695$138'.
  created $dff cell `$procdff$5199' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom8' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3695$138'.
  created $dff cell `$procdff$5200' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_42_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3659$130'.
  created $dff cell `$procdff$5201' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo6_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3659$130'.
  created $dff cell `$procdff$5202' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom7' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3659$130'.
  created $dff cell `$procdff$5203' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_45_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3623$122'.
  created $dff cell `$procdff$5204' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo5_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3623$122'.
  created $dff cell `$procdff$5205' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom6' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3623$122'.
  created $dff cell `$procdff$5206' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_48_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3587$114'.
  created $dff cell `$procdff$5207' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo4_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3587$114'.
  created $dff cell `$procdff$5208' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom5' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3587$114'.
  created $dff cell `$procdff$5209' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_51_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3551$106'.
  created $dff cell `$procdff$5210' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo3_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3551$106'.
  created $dff cell `$procdff$5211' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom4' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3551$106'.
  created $dff cell `$procdff$5212' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_54_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3515$98'.
  created $dff cell `$procdff$5213' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo2_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3515$98'.
  created $dff cell `$procdff$5214' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom3' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3515$98'.
  created $dff cell `$procdff$5215' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_57_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3478$90'.
  created $dff cell `$procdff$5216' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo1_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3478$90'.
  created $dff cell `$procdff$5217' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom2' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3478$90'.
  created $dff cell `$procdff$5218' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer_temp_60_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3442$82'.
  created $dff cell `$procdff$5219' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\quo0_q' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3442$82'.
  created $dff cell `$procdff$5220' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom1' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3442$82'.
  created $dff cell `$procdff$5221' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\numer' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3275$74'.
  created $dff cell `$procdff$5222' with positive edge clock.
Creating register for signal `\Div_64b_unsigned.\denom0' using process `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3275$74'.
  created $dff cell `$procdff$5223' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
Removing empty process `PhotonBlock5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:14096$1984'.
Found and cleaned up 2 empty switches in `\PhotonBlock2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13973$1983'.
Removing empty process `PhotonBlock2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13973$1983'.
Found and cleaned up 2 empty switches in `\PhotonBlock1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13916$1982'.
Removing empty process `PhotonBlock1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13916$1982'.
Found and cleaned up 1 empty switch in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13856$1981'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13856$1981'.
Found and cleaned up 2 empty switches in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13810$1980'.
Found and cleaned up 1 empty switch in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792$1977'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13792$1977'.
Found and cleaned up 3 empty switches in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13774$1970'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13774$1970'.
Found and cleaned up 1 empty switch in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758$1967'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13758$1967'.
Found and cleaned up 5 empty switches in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13710$1958'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13710$1958'.
Found and cleaned up 3 empty switches in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679$1954'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13679$1954'.
Found and cleaned up 1 empty switch in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13668$1953'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13668$1953'.
Found and cleaned up 1 empty switch in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13659$1951'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13659$1951'.
Found and cleaned up 1 empty switch in `\Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13647$1948'.
Removing empty process `Absorber.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13647$1948'.
Found and cleaned up 1 empty switch in `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12075$1986'.
Removing empty process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12075$1986'.
Found and cleaned up 2 empty switches in `\InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
Removing empty process `InternalsBlock.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11969$1938'.
Found and cleaned up 1 empty switch in `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11718$1909'.
Removing empty process `Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11718$1909'.
Found and cleaned up 2 empty switches in `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11665$1908'.
Removing empty process `Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11665$1908'.
Found and cleaned up 2 empty switches in `\Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11452$1787'.
Removing empty process `Scatterer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11452$1787'.
Found and cleaned up 2 empty switches in `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
Removing empty process `InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7277$1719'.
Found and cleaned up 7 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7138$1697'.
Found and cleaned up 2 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7102$1696'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7102$1696'.
Found and cleaned up 3 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6954$1669'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6954$1669'.
Found and cleaned up 3 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6912$1668'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6912$1668'.
Found and cleaned up 3 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6861$1666'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6861$1666'.
Found and cleaned up 1 empty switch in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6827$1665'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6827$1665'.
Found and cleaned up 2 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:6790$1664'.
Removing empty process `Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4953$1584'.
Found and cleaned up 3 empty switches in `\Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
Removing empty process `Mult_32b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4923$1576'.
Found and cleaned up 32 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4827$1543'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4827$1543'.
Found and cleaned up 2 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4803$1526'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4797$1525'.
Found and cleaned up 3 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4765$1500'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4759$1499'.
Found and cleaned up 3 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4727$1474'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4721$1473'.
Found and cleaned up 3 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4689$1448'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4683$1447'.
Found and cleaned up 3 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4651$1422'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4645$1421'.
Found and cleaned up 3 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4613$1396'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4607$1395'.
Found and cleaned up 4 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4565$1362'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4559$1361'.
Found and cleaned up 4 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4517$1328'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4511$1327'.
Found and cleaned up 4 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4469$1294'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4463$1293'.
Found and cleaned up 3 empty switches in `\Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4430$1268'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4289$243'.
Removing empty process `Sqrt_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4172$242'.
Found and cleaned up 2 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4137$237'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4137$237'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4131$236'.
Found and cleaned up 2 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4109$231'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4109$231'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4103$230'.
Found and cleaned up 4 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4065$221'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4059$220'.
Found and cleaned up 4 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4021$211'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4015$210'.
Found and cleaned up 4 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3977$201'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3971$200'.
Found and cleaned up 4 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3933$191'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3927$190'.
Found and cleaned up 4 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3889$181'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3883$180'.
Found and cleaned up 4 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3845$171'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3839$170'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809$163'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3809$163'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3803$162'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773$155'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3773$155'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3767$154'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737$147'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3737$147'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3731$146'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701$139'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3701$139'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3695$138'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665$131'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3665$131'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3659$130'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629$123'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3629$123'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3623$122'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593$115'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3593$115'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3587$114'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557$107'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3557$107'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3551$106'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521$99'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3521$99'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3515$98'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484$91'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3484$91'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3478$90'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448$83'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3448$83'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3442$82'.
Found and cleaned up 3 empty switches in `\Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3411$75'.
Removing empty process `Div_64b_unsigned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3275$74'.
Found and cleaned up 1 empty switch in `\Div_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3254$70'.
Removing empty process `Div_64b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3254$70'.
Found and cleaned up 1 empty switch in `\ScattererReflectorWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2907$51'.
Removing empty process `ScattererReflectorWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2907$51'.
Found and cleaned up 1 empty switch in `\DropSpinWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1'.
Removing empty process `DropSpinWrapper.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2447$1'.
Cleaned up 190 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module PhotonBlock5.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock1.
Optimizing module Absorber.
<suppressed ~9 debug messages>
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Memory_Wrapper.
Optimizing module InternalsBlock.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module Scatterer.
<suppressed ~2 debug messages>
Optimizing module InternalsBlock_Reflector.
Optimizing module sub_64b.
Optimizing module Reflector.
<suppressed ~35 debug messages>
Optimizing module Mult_32b.
<suppressed ~2 debug messages>
Optimizing module Sqrt_64b.
<suppressed ~128 debug messages>
Optimizing module Div_64b_unsigned.
Optimizing module Div_64b.
Optimizing module ScattererReflectorWrapper.
<suppressed ~11 debug messages>
Optimizing module DropSpinWrapper.
<suppressed ~10 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PhotonBlock5.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock1.
Optimizing module Absorber.
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Memory_Wrapper.
Optimizing module InternalsBlock.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module Scatterer.
Optimizing module InternalsBlock_Reflector.
Optimizing module sub_64b.
Optimizing module Reflector.
Optimizing module Mult_32b.
Optimizing module Sqrt_64b.
<suppressed ~3 debug messages>
Optimizing module Div_64b_unsigned.
Optimizing module Div_64b.
Optimizing module ScattererReflectorWrapper.
Optimizing module DropSpinWrapper.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\sub_64b'.
Finding identical cells in module `\Reflector'.
<suppressed ~135 debug messages>
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\Sqrt_64b'.
<suppressed ~2703 debug messages>
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\DropSpinWrapper'.
<suppressed ~12 debug messages>
Removed a total of 950 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2272.
    dead port 1/2 on $mux $procmux$2269.
    dead port 1/2 on $mux $procmux$2259.
    dead port 2/2 on $mux $procmux$2259.
    dead port 1/2 on $mux $procmux$2253.
    dead port 2/2 on $mux $procmux$2253.
    dead port 1/2 on $mux $procmux$2247.
    dead port 1/2 on $mux $procmux$2241.
    dead port 1/2 on $mux $procmux$2238.
    dead port 1/2 on $mux $procmux$2226.
    dead port 1/2 on $mux $procmux$2220.
    dead port 1/2 on $mux $procmux$2214.
    dead port 1/2 on $mux $procmux$2211.
    dead port 1/2 on $mux $procmux$2205.
    dead port 1/2 on $mux $procmux$2202.
    dead port 1/2 on $mux $procmux$2196.
    dead port 1/2 on $mux $procmux$2193.
    dead port 1/2 on $mux $procmux$2190.
    dead port 1/2 on $mux $procmux$2184.
    dead port 1/2 on $mux $procmux$2181.
    dead port 1/2 on $mux $procmux$2178.
    dead port 1/2 on $mux $procmux$2172.
    dead port 2/2 on $mux $procmux$2172.
    dead port 1/2 on $mux $procmux$2169.
    dead port 2/2 on $mux $procmux$2169.
    dead port 1/2 on $mux $procmux$2166.
    dead port 2/2 on $mux $procmux$2166.
    dead port 1/2 on $mux $procmux$2160.
    dead port 1/2 on $mux $procmux$2157.
    dead port 1/2 on $mux $procmux$2151.
    dead port 1/2 on $mux $procmux$2148.
    dead port 1/2 on $mux $procmux$2142.
    dead port 2/2 on $mux $procmux$2142.
    dead port 1/2 on $mux $procmux$2139.
    dead port 2/2 on $mux $procmux$2139.
    dead port 1/2 on $mux $procmux$2275.
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2822.
    dead port 1/2 on $mux $procmux$2779.
    dead port 1/2 on $mux $procmux$2770.
    dead port 2/2 on $mux $procmux$2813.
    dead port 2/2 on $mux $procmux$2761.
    dead port 2/2 on $mux $procmux$2753.
    dead port 1/2 on $mux $procmux$2802.
    dead port 1/2 on $mux $procmux$2720.
    dead port 1/2 on $mux $procmux$2714.
    dead port 1/2 on $mux $procmux$2708.
    dead port 1/2 on $mux $procmux$2702.
    dead port 1/2 on $mux $procmux$2696.
    dead port 1/2 on $mux $procmux$2690.
    dead port 1/2 on $mux $procmux$2687.
    dead port 1/2 on $mux $procmux$2681.
    dead port 1/2 on $mux $procmux$2678.
    dead port 1/2 on $mux $procmux$2672.
    dead port 1/2 on $mux $procmux$2669.
    dead port 1/2 on $mux $procmux$2663.
    dead port 1/2 on $mux $procmux$2660.
    dead port 1/2 on $mux $procmux$2654.
    dead port 1/2 on $mux $procmux$2651.
    dead port 1/2 on $mux $procmux$2645.
    dead port 1/2 on $mux $procmux$2642.
    dead port 1/2 on $mux $procmux$2639.
    dead port 1/2 on $mux $procmux$2633.
    dead port 1/2 on $mux $procmux$2630.
    dead port 1/2 on $mux $procmux$2627.
    dead port 1/2 on $mux $procmux$2621.
    dead port 1/2 on $mux $procmux$2618.
    dead port 1/2 on $mux $procmux$2615.
    dead port 1/2 on $mux $procmux$2609.
    dead port 1/2 on $mux $procmux$2606.
    dead port 1/2 on $mux $procmux$2603.
    dead port 1/2 on $mux $procmux$2597.
    dead port 1/2 on $mux $procmux$2594.
    dead port 1/2 on $mux $procmux$2591.
    dead port 1/2 on $mux $procmux$2585.
    dead port 1/2 on $mux $procmux$2582.
    dead port 1/2 on $mux $procmux$2579.
    dead port 1/2 on $mux $procmux$2576.
    dead port 1/2 on $mux $procmux$2570.
    dead port 1/2 on $mux $procmux$2567.
    dead port 1/2 on $mux $procmux$2564.
    dead port 1/2 on $mux $procmux$2561.
    dead port 1/2 on $mux $procmux$2555.
    dead port 1/2 on $mux $procmux$2552.
    dead port 1/2 on $mux $procmux$2549.
    dead port 1/2 on $mux $procmux$2546.
    dead port 1/2 on $mux $procmux$2540.
    dead port 1/2 on $mux $procmux$2537.
    dead port 1/2 on $mux $procmux$2534.
    dead port 1/2 on $mux $procmux$2531.
    dead port 1/2 on $mux $procmux$2528.
    dead port 1/2 on $mux $procmux$2522.
    dead port 1/2 on $mux $procmux$2519.
    dead port 1/2 on $mux $procmux$2516.
    dead port 1/2 on $mux $procmux$2513.
    dead port 1/2 on $mux $procmux$2510.
    dead port 1/2 on $mux $procmux$2504.
    dead port 1/2 on $mux $procmux$2501.
    dead port 1/2 on $mux $procmux$2498.
    dead port 1/2 on $mux $procmux$2495.
    dead port 2/2 on $mux $procmux$2492.
    dead port 1/2 on $mux $procmux$2487.
    dead port 1/2 on $mux $procmux$2484.
    dead port 1/2 on $mux $procmux$2481.
    dead port 1/2 on $mux $procmux$2478.
    dead port 2/2 on $mux $procmux$2475.
    dead port 2/2 on $mux $procmux$2793.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2871: \datab -> { 1'0 \datab [30:0] }
      Replacing known input bits on port A of cell $procmux$2877: \dataa -> { 1'0 \dataa [30:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4341.
    dead port 1/2 on $mux $procmux$4338.
    dead port 1/2 on $mux $procmux$4335.
    dead port 1/2 on $mux $procmux$4332.
    dead port 1/2 on $mux $procmux$4326.
    dead port 1/2 on $mux $procmux$4323.
    dead port 1/2 on $mux $procmux$2946.
    dead port 1/2 on $mux $procmux$4320.
    dead port 1/2 on $mux $procmux$3030.
    dead port 1/2 on $mux $procmux$4317.
    dead port 1/2 on $mux $procmux$4314.
    dead port 1/2 on $mux $procmux$4311.
    dead port 1/2 on $mux $procmux$4308.
    dead port 1/2 on $mux $procmux$4305.
    dead port 1/2 on $mux $procmux$4302.
    dead port 1/2 on $mux $procmux$4296.
    dead port 1/2 on $mux $procmux$4293.
    dead port 1/2 on $mux $procmux$2943.
    dead port 1/2 on $mux $procmux$4290.
    dead port 1/2 on $mux $procmux$3027.
    dead port 1/2 on $mux $procmux$4287.
    dead port 1/2 on $mux $procmux$4284.
    dead port 1/2 on $mux $procmux$4281.
    dead port 1/2 on $mux $procmux$4278.
    dead port 1/2 on $mux $procmux$4275.
    dead port 1/2 on $mux $procmux$4272.
    dead port 1/2 on $mux $procmux$4269.
    dead port 1/2 on $mux $procmux$4452.
    dead port 1/2 on $mux $procmux$4263.
    dead port 1/2 on $mux $procmux$4260.
    dead port 1/2 on $mux $procmux$2940.
    dead port 1/2 on $mux $procmux$4257.
    dead port 1/2 on $mux $procmux$3024.
    dead port 1/2 on $mux $procmux$4254.
    dead port 1/2 on $mux $procmux$4251.
    dead port 1/2 on $mux $procmux$4248.
    dead port 1/2 on $mux $procmux$4245.
    dead port 1/2 on $mux $procmux$4242.
    dead port 1/2 on $mux $procmux$4239.
    dead port 1/2 on $mux $procmux$4236.
    dead port 1/2 on $mux $procmux$4233.
    dead port 1/2 on $mux $procmux$4227.
    dead port 1/2 on $mux $procmux$4224.
    dead port 1/2 on $mux $procmux$2937.
    dead port 1/2 on $mux $procmux$4221.
    dead port 1/2 on $mux $procmux$3021.
    dead port 1/2 on $mux $procmux$4218.
    dead port 1/2 on $mux $procmux$4215.
    dead port 1/2 on $mux $procmux$4212.
    dead port 1/2 on $mux $procmux$4209.
    dead port 1/2 on $mux $procmux$4206.
    dead port 1/2 on $mux $procmux$4203.
    dead port 1/2 on $mux $procmux$4200.
    dead port 1/2 on $mux $procmux$4197.
    dead port 1/2 on $mux $procmux$4194.
    dead port 1/2 on $mux $procmux$4188.
    dead port 1/2 on $mux $procmux$4185.
    dead port 1/2 on $mux $procmux$2934.
    dead port 1/2 on $mux $procmux$4182.
    dead port 1/2 on $mux $procmux$3018.
    dead port 1/2 on $mux $procmux$4179.
    dead port 1/2 on $mux $procmux$4176.
    dead port 1/2 on $mux $procmux$4173.
    dead port 1/2 on $mux $procmux$4170.
    dead port 1/2 on $mux $procmux$4167.
    dead port 1/2 on $mux $procmux$4164.
    dead port 1/2 on $mux $procmux$4161.
    dead port 1/2 on $mux $procmux$4158.
    dead port 1/2 on $mux $procmux$4155.
    dead port 1/2 on $mux $procmux$4152.
    dead port 1/2 on $mux $procmux$4458.
    dead port 1/2 on $mux $procmux$4146.
    dead port 1/2 on $mux $procmux$4143.
    dead port 1/2 on $mux $procmux$2931.
    dead port 1/2 on $mux $procmux$4140.
    dead port 1/2 on $mux $procmux$3015.
    dead port 1/2 on $mux $procmux$4137.
    dead port 1/2 on $mux $procmux$4134.
    dead port 1/2 on $mux $procmux$4131.
    dead port 1/2 on $mux $procmux$4128.
    dead port 1/2 on $mux $procmux$4125.
    dead port 1/2 on $mux $procmux$4122.
    dead port 1/2 on $mux $procmux$4119.
    dead port 1/2 on $mux $procmux$4116.
    dead port 1/2 on $mux $procmux$4113.
    dead port 1/2 on $mux $procmux$4110.
    dead port 1/2 on $mux $procmux$4107.
    dead port 1/2 on $mux $procmux$4101.
    dead port 1/2 on $mux $procmux$4098.
    dead port 1/2 on $mux $procmux$2928.
    dead port 1/2 on $mux $procmux$4095.
    dead port 1/2 on $mux $procmux$3012.
    dead port 1/2 on $mux $procmux$4092.
    dead port 1/2 on $mux $procmux$4089.
    dead port 1/2 on $mux $procmux$4086.
    dead port 1/2 on $mux $procmux$4083.
    dead port 1/2 on $mux $procmux$4080.
    dead port 1/2 on $mux $procmux$4077.
    dead port 1/2 on $mux $procmux$4074.
    dead port 1/2 on $mux $procmux$4071.
    dead port 1/2 on $mux $procmux$4068.
    dead port 1/2 on $mux $procmux$4065.
    dead port 1/2 on $mux $procmux$4062.
    dead port 1/2 on $mux $procmux$4059.
    dead port 1/2 on $mux $procmux$4053.
    dead port 1/2 on $mux $procmux$4050.
    dead port 1/2 on $mux $procmux$2925.
    dead port 1/2 on $mux $procmux$4047.
    dead port 1/2 on $mux $procmux$3009.
    dead port 1/2 on $mux $procmux$4044.
    dead port 1/2 on $mux $procmux$4041.
    dead port 1/2 on $mux $procmux$4038.
    dead port 1/2 on $mux $procmux$4035.
    dead port 1/2 on $mux $procmux$4032.
    dead port 1/2 on $mux $procmux$4029.
    dead port 1/2 on $mux $procmux$4026.
    dead port 1/2 on $mux $procmux$4023.
    dead port 1/2 on $mux $procmux$4020.
    dead port 1/2 on $mux $procmux$4017.
    dead port 1/2 on $mux $procmux$4014.
    dead port 1/2 on $mux $procmux$4011.
    dead port 1/2 on $mux $procmux$4008.
    dead port 1/2 on $mux $procmux$4002.
    dead port 1/2 on $mux $procmux$3999.
    dead port 1/2 on $mux $procmux$2922.
    dead port 1/2 on $mux $procmux$3996.
    dead port 1/2 on $mux $procmux$3006.
    dead port 1/2 on $mux $procmux$3993.
    dead port 1/2 on $mux $procmux$3990.
    dead port 1/2 on $mux $procmux$3987.
    dead port 1/2 on $mux $procmux$3984.
    dead port 1/2 on $mux $procmux$3981.
    dead port 1/2 on $mux $procmux$3978.
    dead port 1/2 on $mux $procmux$3975.
    dead port 1/2 on $mux $procmux$3972.
    dead port 1/2 on $mux $procmux$3969.
    dead port 1/2 on $mux $procmux$3966.
    dead port 1/2 on $mux $procmux$3963.
    dead port 1/2 on $mux $procmux$3960.
    dead port 1/2 on $mux $procmux$3957.
    dead port 1/2 on $mux $procmux$3954.
    dead port 1/2 on $mux $procmux$3948.
    dead port 1/2 on $mux $procmux$3945.
    dead port 1/2 on $mux $procmux$2919.
    dead port 1/2 on $mux $procmux$3942.
    dead port 1/2 on $mux $procmux$3003.
    dead port 1/2 on $mux $procmux$3939.
    dead port 1/2 on $mux $procmux$3936.
    dead port 1/2 on $mux $procmux$4440.
    dead port 1/2 on $mux $procmux$3933.
    dead port 1/2 on $mux $procmux$4449.
    dead port 1/2 on $mux $procmux$3930.
    dead port 1/2 on $mux $procmux$3927.
    dead port 1/2 on $mux $procmux$3924.
    dead port 1/2 on $mux $procmux$3921.
    dead port 1/2 on $mux $procmux$3918.
    dead port 1/2 on $mux $procmux$3915.
    dead port 1/2 on $mux $procmux$3912.
    dead port 1/2 on $mux $procmux$3909.
    dead port 1/2 on $mux $procmux$3906.
    dead port 1/2 on $mux $procmux$3903.
    dead port 1/2 on $mux $procmux$3900.
    dead port 1/2 on $mux $procmux$3897.
    dead port 1/2 on $mux $procmux$3891.
    dead port 1/2 on $mux $procmux$3888.
    dead port 1/2 on $mux $procmux$2916.
    dead port 1/2 on $mux $procmux$3885.
    dead port 1/2 on $mux $procmux$3000.
    dead port 1/2 on $mux $procmux$3882.
    dead port 1/2 on $mux $procmux$3879.
    dead port 1/2 on $mux $procmux$3876.
    dead port 1/2 on $mux $procmux$3873.
    dead port 1/2 on $mux $procmux$3870.
    dead port 1/2 on $mux $procmux$3867.
    dead port 1/2 on $mux $procmux$3864.
    dead port 1/2 on $mux $procmux$3861.
    dead port 1/2 on $mux $procmux$3858.
    dead port 1/2 on $mux $procmux$3855.
    dead port 1/2 on $mux $procmux$3852.
    dead port 1/2 on $mux $procmux$3849.
    dead port 1/2 on $mux $procmux$3846.
    dead port 1/2 on $mux $procmux$3843.
    dead port 1/2 on $mux $procmux$3840.
    dead port 1/2 on $mux $procmux$3837.
    dead port 1/2 on $mux $procmux$3831.
    dead port 1/2 on $mux $procmux$3828.
    dead port 1/2 on $mux $procmux$2913.
    dead port 1/2 on $mux $procmux$3825.
    dead port 1/2 on $mux $procmux$2997.
    dead port 1/2 on $mux $procmux$3822.
    dead port 1/2 on $mux $procmux$3819.
    dead port 1/2 on $mux $procmux$4416.
    dead port 1/2 on $mux $procmux$3816.
    dead port 1/2 on $mux $procmux$4428.
    dead port 1/2 on $mux $procmux$3813.
    dead port 1/2 on $mux $procmux$3810.
    dead port 1/2 on $mux $procmux$3807.
    dead port 1/2 on $mux $procmux$3804.
    dead port 1/2 on $mux $procmux$3801.
    dead port 1/2 on $mux $procmux$3798.
    dead port 1/2 on $mux $procmux$3795.
    dead port 1/2 on $mux $procmux$3792.
    dead port 1/2 on $mux $procmux$3789.
    dead port 1/2 on $mux $procmux$3786.
    dead port 1/2 on $mux $procmux$3783.
    dead port 1/2 on $mux $procmux$3780.
    dead port 1/2 on $mux $procmux$3777.
    dead port 1/2 on $mux $procmux$3774.
    dead port 1/2 on $mux $procmux$3768.
    dead port 1/2 on $mux $procmux$3765.
    dead port 1/2 on $mux $procmux$2910.
    dead port 1/2 on $mux $procmux$3762.
    dead port 1/2 on $mux $procmux$2994.
    dead port 1/2 on $mux $procmux$3759.
    dead port 1/2 on $mux $procmux$3756.
    dead port 1/2 on $mux $procmux$3753.
    dead port 1/2 on $mux $procmux$3750.
    dead port 1/2 on $mux $procmux$2961.
    dead port 1/2 on $mux $procmux$3747.
    dead port 1/2 on $mux $procmux$3744.
    dead port 1/2 on $mux $procmux$3741.
    dead port 1/2 on $mux $procmux$3738.
    dead port 1/2 on $mux $procmux$3735.
    dead port 1/2 on $mux $procmux$3732.
    dead port 1/2 on $mux $procmux$3729.
    dead port 1/2 on $mux $procmux$3726.
    dead port 1/2 on $mux $procmux$3723.
    dead port 1/2 on $mux $procmux$3720.
    dead port 1/2 on $mux $procmux$3717.
    dead port 1/2 on $mux $procmux$3714.
    dead port 1/2 on $mux $procmux$3711.
    dead port 1/2 on $mux $procmux$3708.
    dead port 1/2 on $mux $procmux$4467.
    dead port 2/2 on $mux $procmux$4467.
    dead port 1/2 on $mux $procmux$3702.
    dead port 1/2 on $mux $procmux$3699.
    dead port 1/2 on $mux $procmux$2907.
    dead port 1/2 on $mux $procmux$3696.
    dead port 1/2 on $mux $procmux$2991.
    dead port 1/2 on $mux $procmux$3693.
    dead port 1/2 on $mux $procmux$3690.
    dead port 1/2 on $mux $procmux$3039.
    dead port 1/2 on $mux $procmux$3687.
    dead port 1/2 on $mux $procmux$3684.
    dead port 1/2 on $mux $procmux$4413.
    dead port 1/2 on $mux $procmux$3681.
    dead port 1/2 on $mux $procmux$4425.
    dead port 1/2 on $mux $procmux$3678.
    dead port 1/2 on $mux $procmux$2964.
    dead port 1/2 on $mux $procmux$3675.
    dead port 1/2 on $mux $procmux$3672.
    dead port 1/2 on $mux $procmux$3669.
    dead port 1/2 on $mux $procmux$3666.
    dead port 1/2 on $mux $procmux$3663.
    dead port 1/2 on $mux $procmux$3660.
    dead port 1/2 on $mux $procmux$3657.
    dead port 1/2 on $mux $procmux$3654.
    dead port 1/2 on $mux $procmux$3651.
    dead port 1/2 on $mux $procmux$3648.
    dead port 1/2 on $mux $procmux$3645.
    dead port 1/2 on $mux $procmux$3642.
    dead port 1/2 on $mux $procmux$3639.
    dead port 1/2 on $mux $procmux$3633.
    dead port 1/2 on $mux $procmux$3630.
    dead port 1/2 on $mux $procmux$2904.
    dead port 1/2 on $mux $procmux$3627.
    dead port 1/2 on $mux $procmux$2988.
    dead port 1/2 on $mux $procmux$3624.
    dead port 1/2 on $mux $procmux$3621.
    dead port 1/2 on $mux $procmux$3618.
    dead port 1/2 on $mux $procmux$4389.
    dead port 1/2 on $mux $procmux$3615.
    dead port 1/2 on $mux $procmux$3612.
    dead port 1/2 on $mux $procmux$2958.
    dead port 1/2 on $mux $procmux$3609.
    dead port 1/2 on $mux $procmux$3045.
    dead port 1/2 on $mux $procmux$3606.
    dead port 1/2 on $mux $procmux$4437.
    dead port 1/2 on $mux $procmux$3603.
    dead port 1/2 on $mux $procmux$3600.
    dead port 1/2 on $mux $procmux$3597.
    dead port 1/2 on $mux $procmux$3594.
    dead port 1/2 on $mux $procmux$3591.
    dead port 1/2 on $mux $procmux$3588.
    dead port 1/2 on $mux $procmux$3585.
    dead port 1/2 on $mux $procmux$3582.
    dead port 1/2 on $mux $procmux$3579.
    dead port 1/2 on $mux $procmux$3576.
    dead port 1/2 on $mux $procmux$3573.
    dead port 1/2 on $mux $procmux$3570.
    dead port 1/2 on $mux $procmux$3567.
    dead port 1/2 on $mux $procmux$3561.
    dead port 1/2 on $mux $procmux$3558.
    dead port 1/2 on $mux $procmux$2901.
    dead port 1/2 on $mux $procmux$3555.
    dead port 1/2 on $mux $procmux$2985.
    dead port 1/2 on $mux $procmux$3552.
    dead port 1/2 on $mux $procmux$3549.
    dead port 1/2 on $mux $procmux$4371.
    dead port 1/2 on $mux $procmux$3546.
    dead port 1/2 on $mux $procmux$3543.
    dead port 1/2 on $mux $procmux$4386.
    dead port 1/2 on $mux $procmux$3540.
    dead port 1/2 on $mux $procmux$3537.
    dead port 1/2 on $mux $procmux$4410.
    dead port 1/2 on $mux $procmux$3534.
    dead port 1/2 on $mux $procmux$4422.
    dead port 1/2 on $mux $procmux$3531.
    dead port 1/2 on $mux $procmux$3048.
    dead port 1/2 on $mux $procmux$3528.
    dead port 1/2 on $mux $procmux$3525.
    dead port 1/2 on $mux $procmux$3522.
    dead port 1/2 on $mux $procmux$3519.
    dead port 1/2 on $mux $procmux$3516.
    dead port 1/2 on $mux $procmux$3513.
    dead port 1/2 on $mux $procmux$3510.
    dead port 1/2 on $mux $procmux$3507.
    dead port 1/2 on $mux $procmux$3504.
    dead port 1/2 on $mux $procmux$3501.
    dead port 1/2 on $mux $procmux$3498.
    dead port 1/2 on $mux $procmux$3495.
    dead port 1/2 on $mux $procmux$3492.
    dead port 1/2 on $mux $procmux$3486.
    dead port 1/2 on $mux $procmux$3483.
    dead port 1/2 on $mux $procmux$2898.
    dead port 1/2 on $mux $procmux$3480.
    dead port 1/2 on $mux $procmux$2982.
    dead port 1/2 on $mux $procmux$3477.
    dead port 1/2 on $mux $procmux$3474.
    dead port 1/2 on $mux $procmux$3471.
    dead port 1/2 on $mux $procmux$3036.
    dead port 1/2 on $mux $procmux$3468.
    dead port 1/2 on $mux $procmux$3465.
    dead port 1/2 on $mux $procmux$3462.
    dead port 1/2 on $mux $procmux$4398.
    dead port 1/2 on $mux $procmux$3459.
    dead port 1/2 on $mux $procmux$3042.
    dead port 1/2 on $mux $procmux$3456.
    dead port 1/2 on $mux $procmux$3453.
    dead port 1/2 on $mux $procmux$3450.
    dead port 1/2 on $mux $procmux$3447.
    dead port 1/2 on $mux $procmux$3444.
    dead port 1/2 on $mux $procmux$3441.
    dead port 1/2 on $mux $procmux$3438.
    dead port 1/2 on $mux $procmux$3435.
    dead port 1/2 on $mux $procmux$3432.
    dead port 1/2 on $mux $procmux$3429.
    dead port 1/2 on $mux $procmux$3426.
    dead port 1/2 on $mux $procmux$3423.
    dead port 1/2 on $mux $procmux$3420.
    dead port 1/2 on $mux $procmux$3417.
    dead port 1/2 on $mux $procmux$3414.
    dead port 1/2 on $mux $procmux$3408.
    dead port 1/2 on $mux $procmux$3405.
    dead port 1/2 on $mux $procmux$2895.
    dead port 1/2 on $mux $procmux$3402.
    dead port 1/2 on $mux $procmux$2979.
    dead port 1/2 on $mux $procmux$3399.
    dead port 1/2 on $mux $procmux$3396.
    dead port 1/2 on $mux $procmux$3393.
    dead port 1/2 on $mux $procmux$3390.
    dead port 1/2 on $mux $procmux$4368.
    dead port 1/2 on $mux $procmux$3387.
    dead port 1/2 on $mux $procmux$4377.
    dead port 1/2 on $mux $procmux$3384.
    dead port 1/2 on $mux $procmux$3381.
    dead port 1/2 on $mux $procmux$3378.
    dead port 1/2 on $mux $procmux$4407.
    dead port 1/2 on $mux $procmux$3375.
    dead port 1/2 on $mux $procmux$3372.
    dead port 1/2 on $mux $procmux$4431.
    dead port 1/2 on $mux $procmux$3369.
    dead port 1/2 on $mux $procmux$3366.
    dead port 1/2 on $mux $procmux$3363.
    dead port 1/2 on $mux $procmux$3360.
    dead port 1/2 on $mux $procmux$3357.
    dead port 1/2 on $mux $procmux$3354.
    dead port 1/2 on $mux $procmux$3351.
    dead port 1/2 on $mux $procmux$3348.
    dead port 1/2 on $mux $procmux$3345.
    dead port 1/2 on $mux $procmux$3342.
    dead port 1/2 on $mux $procmux$3339.
    dead port 1/2 on $mux $procmux$3336.
    dead port 1/2 on $mux $procmux$3333.
    dead port 1/2 on $mux $procmux$3327.
    dead port 1/2 on $mux $procmux$3324.
    dead port 1/2 on $mux $procmux$2892.
    dead port 1/2 on $mux $procmux$3321.
    dead port 1/2 on $mux $procmux$3318.
    dead port 1/2 on $mux $procmux$3315.
    dead port 1/2 on $mux $procmux$3312.
    dead port 1/2 on $mux $procmux$3309.
    dead port 1/2 on $mux $procmux$4362.
    dead port 1/2 on $mux $procmux$3306.
    dead port 1/2 on $mux $procmux$4365.
    dead port 1/2 on $mux $procmux$3303.
    dead port 1/2 on $mux $procmux$3300.
    dead port 1/2 on $mux $procmux$3297.
    dead port 1/2 on $mux $procmux$4395.
    dead port 1/2 on $mux $procmux$3294.
    dead port 1/2 on $mux $procmux$4404.
    dead port 1/2 on $mux $procmux$3291.
    dead port 1/2 on $mux $procmux$3288.
    dead port 1/2 on $mux $procmux$3285.
    dead port 1/2 on $mux $procmux$3282.
    dead port 1/2 on $mux $procmux$3279.
    dead port 1/2 on $mux $procmux$3276.
    dead port 1/2 on $mux $procmux$3273.
    dead port 1/2 on $mux $procmux$3270.
    dead port 1/2 on $mux $procmux$3267.
    dead port 1/2 on $mux $procmux$3264.
    dead port 1/2 on $mux $procmux$3261.
    dead port 1/2 on $mux $procmux$3258.
    dead port 1/2 on $mux $procmux$3255.
    dead port 1/2 on $mux $procmux$3252.
    dead port 1/2 on $mux $procmux$3249.
    dead port 1/2 on $mux $procmux$3243.
    dead port 1/2 on $mux $procmux$3240.
    dead port 1/2 on $mux $procmux$2889.
    dead port 1/2 on $mux $procmux$3237.
    dead port 1/2 on $mux $procmux$2973.
    dead port 1/2 on $mux $procmux$3234.
    dead port 1/2 on $mux $procmux$3231.
    dead port 1/2 on $mux $procmux$4347.
    dead port 1/2 on $mux $procmux$3228.
    dead port 1/2 on $mux $procmux$4350.
    dead port 1/2 on $mux $procmux$3225.
    dead port 1/2 on $mux $procmux$3222.
    dead port 1/2 on $mux $procmux$3219.
    dead port 1/2 on $mux $procmux$3216.
    dead port 1/2 on $mux $procmux$4374.
    dead port 1/2 on $mux $procmux$3213.
    dead port 1/2 on $mux $procmux$3210.
    dead port 1/2 on $mux $procmux$2955.
    dead port 1/2 on $mux $procmux$3207.
    dead port 1/2 on $mux $procmux$3204.
    dead port 1/2 on $mux $procmux$3201.
    dead port 1/2 on $mux $procmux$3198.
    dead port 1/2 on $mux $procmux$3051.
    dead port 1/2 on $mux $procmux$3195.
    dead port 1/2 on $mux $procmux$3192.
    dead port 1/2 on $mux $procmux$3189.
    dead port 1/2 on $mux $procmux$3186.
    dead port 1/2 on $mux $procmux$3183.
    dead port 1/2 on $mux $procmux$3180.
    dead port 1/2 on $mux $procmux$3177.
    dead port 1/2 on $mux $procmux$3174.
    dead port 1/2 on $mux $procmux$3171.
    dead port 1/2 on $mux $procmux$3168.
    dead port 1/2 on $mux $procmux$3165.
    dead port 1/2 on $mux $procmux$3162.
    dead port 1/2 on $mux $procmux$3156.
    dead port 1/2 on $mux $procmux$3153.
    dead port 1/2 on $mux $procmux$2886.
    dead port 1/2 on $mux $procmux$3150.
    dead port 1/2 on $mux $procmux$2970.
    dead port 1/2 on $mux $procmux$3147.
    dead port 1/2 on $mux $procmux$3144.
    dead port 1/2 on $mux $procmux$4344.
    dead port 1/2 on $mux $procmux$3141.
    dead port 1/2 on $mux $procmux$3033.
    dead port 1/2 on $mux $procmux$3138.
    dead port 1/2 on $mux $procmux$2949.
    dead port 1/2 on $mux $procmux$3135.
    dead port 1/2 on $mux $procmux$4353.
    dead port 1/2 on $mux $procmux$3132.
    dead port 1/2 on $mux $procmux$4359.
    dead port 1/2 on $mux $procmux$3129.
    dead port 1/2 on $mux $procmux$3126.
    dead port 1/2 on $mux $procmux$2952.
    dead port 1/2 on $mux $procmux$3123.
    dead port 1/2 on $mux $procmux$4383.
    dead port 1/2 on $mux $procmux$3120.
    dead port 1/2 on $mux $procmux$4392.
    dead port 1/2 on $mux $procmux$3117.
    dead port 1/2 on $mux $procmux$3114.
    dead port 1/2 on $mux $procmux$3111.
    dead port 1/2 on $mux $procmux$3108.
    dead port 1/2 on $mux $procmux$4443.
    dead port 1/2 on $mux $procmux$3105.
    dead port 1/2 on $mux $procmux$3102.
    dead port 1/2 on $mux $procmux$3099.
    dead port 1/2 on $mux $procmux$3096.
    dead port 1/2 on $mux $procmux$3093.
    dead port 1/2 on $mux $procmux$3090.
    dead port 1/2 on $mux $procmux$3087.
    dead port 1/2 on $mux $procmux$3084.
    dead port 1/2 on $mux $procmux$3081.
    dead port 1/2 on $mux $procmux$3078.
    dead port 1/2 on $mux $procmux$3075.
    dead port 1/2 on $mux $procmux$3072.
    dead port 1/2 on $mux $procmux$3066.
    dead port 1/2 on $mux $procmux$3063.
    dead port 1/2 on $mux $procmux$2883.
    dead port 1/2 on $mux $procmux$3060.
    dead port 1/2 on $mux $procmux$2967.
    dead port 1/2 on $mux $procmux$3057.
    dead port 1/2 on $mux $procmux$3054.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 604 multiplexer ports.
<suppressed ~311 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \Absorber.
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
    Consolidated identical input bits for $mux cell $procmux$2278:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2278_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2278_Y [0]
      New connections: $procmux$2278_Y [31:1] = { $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] $procmux$2278_Y [0] }
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \Scatterer.
    New ctrl vector for $pmux cell $procmux$2417: { $procmux$2420_CMP $procmux$2419_CMP $auto$opt_reduce.cc:134:opt_mux$5226 }
    New ctrl vector for $pmux cell $procmux$2412: { $procmux$2415_CMP $procmux$2414_CMP $auto$opt_reduce.cc:134:opt_mux$5228 }
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \sub_64b.
  Optimizing cells in module \Reflector.
    New ctrl vector for $pmux cell $procmux$2742: { $procmux$2745_CMP $procmux$2744_CMP $auto$opt_reduce.cc:134:opt_mux$5230 }
    New ctrl vector for $pmux cell $procmux$2737: { $procmux$2740_CMP $procmux$2739_CMP $auto$opt_reduce.cc:134:opt_mux$5232 }
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \DropSpinWrapper.
Performed a total of 5 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\sub_64b'.
Finding identical cells in module `\Reflector'.
<suppressed ~9 debug messages>
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\DropSpinWrapper'.
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$5066 ($dff) from module PhotonBlock5 (D = $procmux$2059_Y, Q = \o_x, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5233 ($sdff) from module PhotonBlock5 (D = \i_x, Q = \o_x).
Adding SRST signal on $procdff$5067 ($dff) from module PhotonBlock5 (D = $procmux$2054_Y, Q = \o_y, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5235 ($sdff) from module PhotonBlock5 (D = \i_y, Q = \o_y).
Adding SRST signal on $procdff$5068 ($dff) from module PhotonBlock5 (D = $procmux$2049_Y, Q = \o_z, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5237 ($sdff) from module PhotonBlock5 (D = \i_z, Q = \o_z).
Adding SRST signal on $procdff$5069 ($dff) from module PhotonBlock5 (D = $procmux$2044_Y, Q = \o_ux, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5239 ($sdff) from module PhotonBlock5 (D = \i_ux, Q = \o_ux).
Adding SRST signal on $procdff$5070 ($dff) from module PhotonBlock5 (D = $procmux$2039_Y, Q = \o_uy, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5241 ($sdff) from module PhotonBlock5 (D = \i_uy, Q = \o_uy).
Adding SRST signal on $procdff$5071 ($dff) from module PhotonBlock5 (D = $procmux$2034_Y, Q = \o_uz, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5243 ($sdff) from module PhotonBlock5 (D = \i_uz, Q = \o_uz).
Adding SRST signal on $procdff$5072 ($dff) from module PhotonBlock5 (D = $procmux$2029_Y, Q = \o_sz, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5245 ($sdff) from module PhotonBlock5 (D = \i_sz, Q = \o_sz).
Adding SRST signal on $procdff$5073 ($dff) from module PhotonBlock5 (D = $procmux$2024_Y, Q = \o_sr, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5247 ($sdff) from module PhotonBlock5 (D = \i_sr, Q = \o_sr).
Adding SRST signal on $procdff$5074 ($dff) from module PhotonBlock5 (D = $procmux$2019_Y, Q = \o_sleftz, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5249 ($sdff) from module PhotonBlock5 (D = \i_sleftz, Q = \o_sleftz).
Adding SRST signal on $procdff$5075 ($dff) from module PhotonBlock5 (D = $procmux$2014_Y, Q = \o_sleftr, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5251 ($sdff) from module PhotonBlock5 (D = \i_sleftr, Q = \o_sleftr).
Adding SRST signal on $procdff$5076 ($dff) from module PhotonBlock5 (D = $procmux$2009_Y, Q = \o_weight, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5253 ($sdff) from module PhotonBlock5 (D = \i_weight, Q = \o_weight).
Adding SRST signal on $procdff$5077 ($dff) from module PhotonBlock5 (D = $procmux$2004_Y, Q = \o_layer, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5255 ($sdff) from module PhotonBlock5 (D = \i_layer, Q = \o_layer).
Adding SRST signal on $procdff$5078 ($dff) from module PhotonBlock5 (D = $procmux$1999_Y, Q = \o_dead, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5257 ($sdff) from module PhotonBlock5 (D = \i_dead, Q = \o_dead).
Adding SRST signal on $procdff$5079 ($dff) from module PhotonBlock5 (D = $procmux$1994_Y, Q = \o_hit, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5259 ($sdff) from module PhotonBlock5 (D = \i_hit, Q = \o_hit).
Adding SRST signal on $procdff$5080 ($dff) from module PhotonBlock2 (D = $procmux$2074_Y, Q = \o_x, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5261 ($sdff) from module PhotonBlock2 (D = \i_x, Q = \o_x).
Adding SRST signal on $procdff$5081 ($dff) from module PhotonBlock2 (D = $procmux$2069_Y, Q = \o_y, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5263 ($sdff) from module PhotonBlock2 (D = \i_y, Q = \o_y).
Adding SRST signal on $procdff$5082 ($dff) from module PhotonBlock2 (D = $procmux$2064_Y, Q = \o_z, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5265 ($sdff) from module PhotonBlock2 (D = \i_z, Q = \o_z).
Adding SRST signal on $procdff$5083 ($dff) from module PhotonBlock1 (D = $procmux$2089_Y, Q = \o_x, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5267 ($sdff) from module PhotonBlock1 (D = \i_x, Q = \o_x).
Adding SRST signal on $procdff$5084 ($dff) from module PhotonBlock1 (D = $procmux$2084_Y, Q = \o_y, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5269 ($sdff) from module PhotonBlock1 (D = \i_y, Q = \o_y).
Adding SRST signal on $procdff$5085 ($dff) from module PhotonBlock1 (D = $procmux$2079_Y, Q = \o_z, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5271 ($sdff) from module PhotonBlock1 (D = \i_z, Q = \o_z).
Adding SRST signal on $procdff$5093 ($dff) from module Absorber (D = $procmux$2097_Y, Q = \newAbs_P, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5273 ($sdff) from module Absorber (D = $procmux$2133_Y, Q = \newAbs_P).
Adding SRST signal on $procdff$5092 ($dff) from module Absorber (D = $procmux$2102_Y, Q = \rADDR_17, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5275 ($sdff) from module Absorber (D = \rADDR_16, Q = \rADDR_17).
Adding SRST signal on $procdff$5091 ($dff) from module Absorber (D = $procmux$2107_Y, Q = \oldAbs_P, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5277 ($sdff) from module Absorber (D = $procmux$2154_Y, Q = \oldAbs_P).
Adding SRST signal on $procdff$5090 ($dff) from module Absorber (D = $procmux$2112_Y, Q = \rADDR_16, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5279 ($sdff) from module Absorber (D = $procmux$2163_Y, Q = \rADDR_16).
Adding SRST signal on $procdff$5089 ($dff) from module Absorber (D = $procmux$2117_Y, Q = \r2_P, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5281 ($sdff) from module Absorber (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13663$1952_Y, Q = \r2_P).
Adding SRST signal on $procdff$5088 ($dff) from module Absorber (D = $procmux$2122_Y, Q = \y2_P, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5283 ($sdff) from module Absorber (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13654$1950_Y, Q = \y2_P).
Adding SRST signal on $procdff$5087 ($dff) from module Absorber (D = $procmux$2127_Y, Q = \x2_P, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5285 ($sdff) from module Absorber (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13653$1949_Y, Q = \x2_P).
Adding EN signal on $procdff$5094 ($dff) from module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12080$1993_DATA, Q = \out).
Adding SRST signal on $procdff$5098 ($dff) from module InternalsBlock (D = $procmux$2404_Y, Q = \o_uz2, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5288 ($sdff) from module InternalsBlock (D = \i_uz2, Q = \o_uz2).
Adding SRST signal on $procdff$5099 ($dff) from module InternalsBlock (D = $procmux$2399_Y, Q = \o_sint, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5290 ($sdff) from module InternalsBlock (D = \i_sint, Q = \o_sint).
Adding SRST signal on $procdff$5100 ($dff) from module InternalsBlock (D = $procmux$2394_Y, Q = \o_cost, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5292 ($sdff) from module InternalsBlock (D = \i_cost, Q = \o_cost).
Adding SRST signal on $procdff$5101 ($dff) from module InternalsBlock (D = $procmux$2389_Y, Q = \o_sinp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5294 ($sdff) from module InternalsBlock (D = \i_sinp, Q = \o_sinp).
Adding SRST signal on $procdff$5102 ($dff) from module InternalsBlock (D = $procmux$2384_Y, Q = \o_cosp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5296 ($sdff) from module InternalsBlock (D = \i_cosp, Q = \o_cosp).
Adding SRST signal on $procdff$5103 ($dff) from module InternalsBlock (D = $procmux$2379_Y, Q = \o_sintCosp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5298 ($sdff) from module InternalsBlock (D = \i_sintCosp, Q = \o_sintCosp).
Adding SRST signal on $procdff$5104 ($dff) from module InternalsBlock (D = $procmux$2374_Y, Q = \o_sintSinp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5300 ($sdff) from module InternalsBlock (D = \i_sintSinp, Q = \o_sintSinp).
Adding SRST signal on $procdff$5105 ($dff) from module InternalsBlock (D = $procmux$2369_Y, Q = \o_uxUz, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5302 ($sdff) from module InternalsBlock (D = \i_uxUz, Q = \o_uxUz).
Adding SRST signal on $procdff$5106 ($dff) from module InternalsBlock (D = $procmux$2364_Y, Q = \o_uyUz, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5304 ($sdff) from module InternalsBlock (D = \i_uyUz, Q = \o_uyUz).
Adding SRST signal on $procdff$5107 ($dff) from module InternalsBlock (D = $procmux$2359_Y, Q = \o_uySintSinp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5306 ($sdff) from module InternalsBlock (D = \i_uySintSinp, Q = \o_uySintSinp).
Adding SRST signal on $procdff$5108 ($dff) from module InternalsBlock (D = $procmux$2354_Y, Q = \o_oneMinusUz2, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5308 ($sdff) from module InternalsBlock (D = \i_oneMinusUz2, Q = \o_oneMinusUz2).
Adding SRST signal on $procdff$5109 ($dff) from module InternalsBlock (D = $procmux$2349_Y, Q = \o_uyUzSintCosp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5310 ($sdff) from module InternalsBlock (D = \i_uyUzSintCosp, Q = \o_uyUzSintCosp).
Adding SRST signal on $procdff$5110 ($dff) from module InternalsBlock (D = $procmux$2344_Y, Q = \o_uxUzSintCosp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5312 ($sdff) from module InternalsBlock (D = \i_uxUzSintCosp, Q = \o_uxUzSintCosp).
Adding SRST signal on $procdff$5111 ($dff) from module InternalsBlock (D = $procmux$2339_Y, Q = \o_uxSintSinp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5314 ($sdff) from module InternalsBlock (D = \i_uxSintSinp, Q = \o_uxSintSinp).
Adding SRST signal on $procdff$5112 ($dff) from module InternalsBlock (D = $procmux$2334_Y, Q = \o_sqrtOneMinusUz2, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5316 ($sdff) from module InternalsBlock (D = \i_sqrtOneMinusUz2, Q = \o_sqrtOneMinusUz2).
Adding SRST signal on $procdff$5113 ($dff) from module InternalsBlock (D = $procmux$2329_Y, Q = \o_sintCospSqrtOneMinusUz2, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5318 ($sdff) from module InternalsBlock (D = \i_sintCospSqrtOneMinusUz2, Q = \o_sintCospSqrtOneMinusUz2).
Adding SRST signal on $procdff$5114 ($dff) from module InternalsBlock (D = $procmux$2324_Y, Q = \o_uxCost, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5320 ($sdff) from module InternalsBlock (D = \i_uxCost, Q = \o_uxCost).
Adding SRST signal on $procdff$5115 ($dff) from module InternalsBlock (D = $procmux$2319_Y, Q = \o_uzCost, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5322 ($sdff) from module InternalsBlock (D = \i_uzCost, Q = \o_uzCost).
Adding SRST signal on $procdff$5116 ($dff) from module InternalsBlock (D = $procmux$2314_Y, Q = \o_sqrtOneMinusUz2_inv, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5324 ($sdff) from module InternalsBlock (D = \i_sqrtOneMinusUz2_inv, Q = \o_sqrtOneMinusUz2_inv).
Adding SRST signal on $procdff$5117 ($dff) from module InternalsBlock (D = $procmux$2309_Y, Q = \o_uxNumerator, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5326 ($sdff) from module InternalsBlock (D = \i_uxNumerator, Q = \o_uxNumerator).
Adding SRST signal on $procdff$5118 ($dff) from module InternalsBlock (D = $procmux$2304_Y, Q = \o_uyNumerator, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5328 ($sdff) from module InternalsBlock (D = \i_uyNumerator, Q = \o_uyNumerator).
Adding SRST signal on $procdff$5119 ($dff) from module InternalsBlock (D = $procmux$2299_Y, Q = \o_uyCost, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5330 ($sdff) from module InternalsBlock (D = \i_uyCost, Q = \o_uyCost).
Adding SRST signal on $procdff$5120 ($dff) from module InternalsBlock (D = $procmux$2294_Y, Q = \o_uxQuotient, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5332 ($sdff) from module InternalsBlock (D = \i_uxQuotient, Q = \o_uxQuotient).
Adding SRST signal on $procdff$5121 ($dff) from module InternalsBlock (D = $procmux$2289_Y, Q = \o_uyQuotient, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5334 ($sdff) from module InternalsBlock (D = \i_uyQuotient, Q = \o_uyQuotient).
Adding SRST signal on $procdff$5122 ($dff) from module Scatterer (D = $procmux$2432_Y, Q = \ux_scatterer, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5336 ($sdff) from module Scatterer (D = \new_ux, Q = \ux_scatterer).
Adding SRST signal on $procdff$5123 ($dff) from module Scatterer (D = $procmux$2427_Y, Q = \uy_scatterer, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5338 ($sdff) from module Scatterer (D = \new_uy, Q = \uy_scatterer).
Adding SRST signal on $procdff$5124 ($dff) from module Scatterer (D = $procmux$2422_Y, Q = \uz_scatterer, rval = 2147483647).
Adding EN signal on $auto$ff.cc:262:slice$5340 ($sdff) from module Scatterer (D = \new_uz, Q = \uz_scatterer).
Adding SRST signal on $procdff$5125 ($dff) from module InternalsBlock_Reflector (D = $procmux$2467_Y, Q = \o_uz_2, rval = 64'0011111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$5342 ($sdff) from module InternalsBlock_Reflector (D = \i_uz_2, Q = \o_uz_2).
Adding SRST signal on $procdff$5126 ($dff) from module InternalsBlock_Reflector (D = $procmux$2462_Y, Q = \o_uz2, rval = 2147483647).
Adding EN signal on $auto$ff.cc:262:slice$5344 ($sdff) from module InternalsBlock_Reflector (D = \i_uz2, Q = \o_uz2).
Adding SRST signal on $procdff$5127 ($dff) from module InternalsBlock_Reflector (D = $procmux$2457_Y, Q = \o_oneMinusUz_2, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5346 ($sdff) from module InternalsBlock_Reflector (D = \i_oneMinusUz_2, Q = \o_oneMinusUz_2).
Adding SRST signal on $procdff$5128 ($dff) from module InternalsBlock_Reflector (D = $procmux$2452_Y, Q = \o_sa2_2, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5348 ($sdff) from module InternalsBlock_Reflector (D = \i_sa2_2, Q = \o_sa2_2).
Adding SRST signal on $procdff$5129 ($dff) from module InternalsBlock_Reflector (D = $procmux$2447_Y, Q = \o_uz2_2, rval = 64'0011111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$5350 ($sdff) from module InternalsBlock_Reflector (D = \i_uz2_2, Q = \o_uz2_2).
Adding SRST signal on $procdff$5130 ($dff) from module InternalsBlock_Reflector (D = $procmux$2442_Y, Q = \o_ux_transmitted, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5352 ($sdff) from module InternalsBlock_Reflector (D = \i_ux_transmitted, Q = \o_ux_transmitted).
Adding SRST signal on $procdff$5131 ($dff) from module InternalsBlock_Reflector (D = $procmux$2437_Y, Q = \o_uy_transmitted, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5354 ($sdff) from module InternalsBlock_Reflector (D = \i_uy_transmitted, Q = \o_uy_transmitted).
Adding SRST signal on $procdff$5136 ($dff) from module Reflector (D = $procmux$2839_Y, Q = \dead_reflector, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5356 ($sdff) from module Reflector (D = $procmux$2723_Y, Q = \dead_reflector).
Adding SRST signal on $procdff$5135 ($dff) from module Reflector (D = $procmux$2844_Y, Q = \layer_reflector, rval = 3'001).
Adding EN signal on $auto$ff.cc:262:slice$5358 ($sdff) from module Reflector (D = $procmux$2726_Y, Q = \layer_reflector).
Adding SRST signal on $procdff$5134 ($dff) from module Reflector (D = $procmux$2849_Y, Q = \uz_reflector, rval = 2147483647).
Adding EN signal on $auto$ff.cc:262:slice$5360 ($sdff) from module Reflector (D = $procmux$2729_Y, Q = \uz_reflector).
Adding SRST signal on $procdff$5133 ($dff) from module Reflector (D = $procmux$2854_Y, Q = \uy_reflector, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5362 ($sdff) from module Reflector (D = $procmux$2732_Y, Q = \uy_reflector).
Adding SRST signal on $procdff$5132 ($dff) from module Reflector (D = $procmux$2859_Y, Q = \ux_reflector, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5364 ($sdff) from module Reflector (D = $procmux$2735_Y, Q = \ux_reflector).
Setting constant 0-bit at position 0 on $procdff$5166 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5166 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5169 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5169 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5169 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5169 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5172 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5172 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5172 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5172 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5172 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5172 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5172 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5172 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5175 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5178 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5181 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5184 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5187 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5190 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5193 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5196 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 37 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 38 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 39 on $procdff$5199 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 37 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 38 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 39 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 40 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 41 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 42 on $procdff$5202 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 37 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 38 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 39 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 40 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 41 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 42 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 43 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 44 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 45 on $procdff$5205 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 37 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 38 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 39 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 40 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 41 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 42 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 43 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 44 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 45 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 46 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 47 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 48 on $procdff$5208 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 37 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 38 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 39 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 40 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 41 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 42 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 43 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 44 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 45 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 46 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 47 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 48 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 49 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 50 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 51 on $procdff$5211 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 37 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 38 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 39 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 40 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 41 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 42 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 43 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 44 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 45 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 46 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 47 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 48 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 49 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 50 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 51 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 52 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 53 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 54 on $procdff$5214 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 37 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 38 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 39 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 40 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 41 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 42 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 43 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 44 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 45 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 46 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 47 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 48 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 49 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 50 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 51 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 52 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 53 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 54 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 55 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 56 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 57 on $procdff$5217 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 0 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 1 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 2 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 3 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 4 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 5 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 6 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 7 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 8 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 9 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 10 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 11 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 12 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 13 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 14 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 15 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 16 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 17 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 18 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 19 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 20 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 21 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 22 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 23 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 24 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 25 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 26 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 27 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 28 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 29 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 30 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 31 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 32 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 33 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 34 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 35 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 36 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 37 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 38 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 39 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 40 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 41 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 42 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 43 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 44 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 45 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 46 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 47 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 48 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 49 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 50 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 51 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 52 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 53 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 54 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 55 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 56 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 57 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 58 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 59 on $procdff$5220 ($dff) from module Div_64b_unsigned.
Setting constant 0-bit at position 60 on $procdff$5220 ($dff) from module Div_64b_unsigned.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \sub_64b..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \DropSpinWrapper..
Removed 205 unused cells and 4027 unused wires.
<suppressed ~338 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$5162 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4455$1290_Y [63], Q = \res__3_q [63], rval = 1'0).
Setting constant 0-bit at position 1 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 58 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5161 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5161 ($dff) from module Sqrt_64b.
Adding SRST signal on $procdff$5159 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4503$1324_Y [63], Q = \res__7_q [63], rval = 1'0).
Setting constant 0-bit at position 56 on $procdff$5158 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $procdff$5158 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 58 on $procdff$5158 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5158 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5158 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5158 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5158 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5158 ($dff) from module Sqrt_64b.
Adding SRST signal on $procdff$5156 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4551$1358_Y [63], Q = \res__11_q [63], rval = 1'0).
Setting constant 0-bit at position 56 on $procdff$5155 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $procdff$5155 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 58 on $procdff$5155 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5155 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5155 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5155 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5155 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5155 ($dff) from module Sqrt_64b.
Adding SRST signal on $procdff$5153 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4599$1392_Y [63], Q = \res__15_q [63], rval = 1'0).
Setting constant 0-bit at position 56 on $procdff$5152 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $procdff$5152 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 58 on $procdff$5152 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5152 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5152 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5152 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5152 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5152 ($dff) from module Sqrt_64b.
Adding SRST signal on $procdff$5150 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4637$1418_Y [63], Q = \res__18_q [63], rval = 1'0).
Setting constant 0-bit at position 58 on $procdff$5149 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5149 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5149 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5149 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5149 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5149 ($dff) from module Sqrt_64b.
Adding SRST signal on $procdff$5147 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4675$1444_Y [63], Q = \res__21_q [63], rval = 1'0).
Setting constant 0-bit at position 58 on $procdff$5146 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5146 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5146 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5146 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5146 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5146 ($dff) from module Sqrt_64b.
Adding SRST signal on $procdff$5144 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4713$1470_Y [63], Q = \res__24_q [63], rval = 1'0).
Setting constant 0-bit at position 58 on $procdff$5143 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5143 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5143 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5143 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5143 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5143 ($dff) from module Sqrt_64b.
Adding SRST signal on $procdff$5141 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4751$1496_Y [63], Q = \res__27_q [63], rval = 1'0).
Setting constant 0-bit at position 58 on $procdff$5140 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5140 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5140 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5140 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5140 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5140 ($dff) from module Sqrt_64b.
Adding SRST signal on $procdff$5138 ($dff) from module Sqrt_64b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4789$1522_Y [63], Q = \res__30_q [63], rval = 1'0).
Setting constant 0-bit at position 58 on $procdff$5137 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 59 on $procdff$5137 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 60 on $procdff$5137 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 61 on $procdff$5137 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 62 on $procdff$5137 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 63 on $procdff$5137 ($dff) from module Sqrt_64b.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$5411 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$5411 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$5411 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$5411 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$5411 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$5411 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$5408 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$5408 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$5408 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$5408 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$5408 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$5408 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$5405 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$5405 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$5405 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$5405 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$5405 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$5405 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$5402 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$5402 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$5402 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$5402 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$5402 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$5402 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$5399 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$5399 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$5399 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$5399 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$5399 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$5399 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$5399 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$5399 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$5396 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$5396 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$5396 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$5396 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$5396 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$5396 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$5396 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$5396 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$5393 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$5393 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$5393 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$5393 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$5393 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$5393 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$5393 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$5393 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$5390 ($dff) from module Sqrt_64b.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$5418 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$5417 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$5417 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$5417 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$5417 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$5417 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$5417 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$5417 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$5417 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$5416 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$5416 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$5416 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$5416 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$5416 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$5416 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$5416 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$5416 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$5415 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$5415 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$5415 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$5415 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$5415 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$5415 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$5415 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$5415 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$5414 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$5414 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$5414 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$5414 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$5414 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$5414 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$5413 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$5413 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$5413 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$5413 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$5413 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$5413 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$5412 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$5412 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$5412 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$5412 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$5412 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$5412 ($dff) from module Sqrt_64b.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.30. Rerunning OPT passes. (Maybe there is more to do..)

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$5426 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$5426 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$5426 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$5426 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$5426 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$5426 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$5425 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$5425 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$5425 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$5425 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$5425 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$5425 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$5424 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$5424 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$5424 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$5424 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$5424 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$5424 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$5424 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$5424 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$5423 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$5423 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$5423 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$5423 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$5423 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$5423 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$5423 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$5423 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5422 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5422 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$5422 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$5422 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$5422 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$5422 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$5422 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$5422 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$5421 ($dff) from module Sqrt_64b.

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.37. Rerunning OPT passes. (Maybe there is more to do..)

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5431 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5430 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5430 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5430 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5430 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5430 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5430 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5430 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5430 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5429 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5429 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5429 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5429 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5429 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5429 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$5429 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$5429 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5428 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5428 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5428 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5428 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$5428 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$5428 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$5428 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$5428 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5427 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5427 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$5427 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$5427 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$5427 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$5427 ($dff) from module Sqrt_64b.

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.44. Rerunning OPT passes. (Maybe there is more to do..)

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5437 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5437 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5437 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5437 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5437 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5437 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5437 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5437 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5436 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5436 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5436 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5436 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5436 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5436 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5436 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5436 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5435 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5435 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5435 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5435 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5435 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5435 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5435 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5435 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5434 ($dff) from module Sqrt_64b.

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.51. Rerunning OPT passes. (Maybe there is more to do..)

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5440 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5439 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5439 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5439 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5439 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5439 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5439 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5439 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5439 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5438 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5438 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5438 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5438 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5438 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5438 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5438 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5438 ($dff) from module Sqrt_64b.

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.58. Rerunning OPT passes. (Maybe there is more to do..)

4.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.62. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5444 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5444 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5444 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5444 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5444 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5444 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5444 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5444 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5443 ($dff) from module Sqrt_64b.

4.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.65. Rerunning OPT passes. (Maybe there is more to do..)

4.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.69. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5445 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5445 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5445 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5445 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5445 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5445 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5445 ($dff) from module Sqrt_64b.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5445 ($dff) from module Sqrt_64b.

4.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.72. Rerunning OPT passes. (Maybe there is more to do..)

4.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Absorber..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Div_64b_unsigned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DropSpinWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InternalsBlock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Memory_Wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mult_32b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PhotonBlock1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PhotonBlock5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Scatterer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ScattererReflectorWrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Sqrt_64b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \add_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_32b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

4.74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \Absorber.
  Optimizing cells in module \Div_64b.
  Optimizing cells in module \Div_64b_unsigned.
  Optimizing cells in module \DropSpinWrapper.
  Optimizing cells in module \InternalsBlock.
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Memory_Wrapper.
  Optimizing cells in module \Mult_32b.
  Optimizing cells in module \PhotonBlock1.
  Optimizing cells in module \PhotonBlock2.
  Optimizing cells in module \PhotonBlock5.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \Scatterer.
  Optimizing cells in module \ScattererReflectorWrapper.
  Optimizing cells in module \Sqrt_64b.
  Optimizing cells in module \add_32b.
  Optimizing cells in module \sub_32b.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\Absorber'.
Finding identical cells in module `\Div_64b'.
Finding identical cells in module `\Div_64b_unsigned'.
Finding identical cells in module `\DropSpinWrapper'.
Finding identical cells in module `\InternalsBlock'.
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Memory_Wrapper'.
Finding identical cells in module `\Mult_32b'.
Finding identical cells in module `\PhotonBlock1'.
Finding identical cells in module `\PhotonBlock2'.
Finding identical cells in module `\PhotonBlock5'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\Scatterer'.
Finding identical cells in module `\ScattererReflectorWrapper'.
Finding identical cells in module `\Sqrt_64b'.
Finding identical cells in module `\add_32b'.
Finding identical cells in module `\sub_32b'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.76. Executing OPT_DFF pass (perform DFF optimizations).

4.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \Absorber..
Finding unused cells or wires in module \Div_64b..
Finding unused cells or wires in module \Div_64b_unsigned..
Finding unused cells or wires in module \DropSpinWrapper..
Finding unused cells or wires in module \InternalsBlock..
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Memory_Wrapper..
Finding unused cells or wires in module \Mult_32b..
Finding unused cells or wires in module \PhotonBlock1..
Finding unused cells or wires in module \PhotonBlock2..
Finding unused cells or wires in module \PhotonBlock5..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \Scatterer..
Finding unused cells or wires in module \ScattererReflectorWrapper..
Finding unused cells or wires in module \Sqrt_64b..
Finding unused cells or wires in module \add_32b..
Finding unused cells or wires in module \sub_32b..
Finding unused cells or wires in module \sub_64b..

4.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module Absorber.
Optimizing module Div_64b.
Optimizing module Div_64b_unsigned.
Optimizing module DropSpinWrapper.
Optimizing module InternalsBlock.
Optimizing module InternalsBlock_Reflector.
Optimizing module Memory_Wrapper.
Optimizing module Mult_32b.
Optimizing module PhotonBlock1.
Optimizing module PhotonBlock2.
Optimizing module PhotonBlock5.
Optimizing module Reflector.
Optimizing module Scatterer.
Optimizing module ScattererReflectorWrapper.
Optimizing module Sqrt_64b.
Optimizing module add_32b.
Optimizing module sub_32b.
Optimizing module sub_64b.

4.79. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            182
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                  6
     $dffe                          32
     $mux                           43

=== Absorber ===

   Number of wires:                240
   Number of wire bits:           5091
   Number of public wires:         213
   Number of public wire bits:    4581
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                          144
     $dff                            1
     $eq                           143
     $ge                            64
     $logic_and                      2
     $mul                          192
     $mux                          625
     $pmux                          32
     $sdffe                        352
     $sub                           32

=== Div_64b ===

   Number of wires:                 10
   Number of wire bits:            386
   Number of public wires:           7
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $mux                           96
     $neg                           96
     $xor                            1

=== Div_64b_unsigned ===

   Number of wires:                277
   Number of wire bits:          15501
   Number of public wires:         149
   Number of public wire bits:   11373
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                315
     $dff                         3105
     $ge                          4064
     $mux                         6144
     $sub                         4064

=== DropSpinWrapper ===

   Number of wires:                625
   Number of wire bits:          16427
   Number of public wires:         624
   Number of public wire bits:   16426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $not                            1
     $pmux                         100

=== InternalsBlock ===

   Number of wires:                 51
   Number of wire bits:           1667
   Number of public wires:          51
   Number of public wire bits:    1667
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $sdffe                        832

=== InternalsBlock_Reflector ===

   Number of wires:                 17
   Number of wire bits:            707
   Number of public wires:          17
   Number of public wire bits:     707
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdffe                        352

=== Memory_Wrapper ===

   Number of wires:                  5
   Number of wire bits:            107
   Number of public wires:           5
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== Mult_32b ===

   Number of wires:                 16
   Number of wire bits:            579
   Number of public wires:          12
   Number of public wire bits:     450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $mul                           64
     $mux                          130
     $ne                             1
     $neg                          128

=== PhotonBlock1 ===

   Number of wires:                  9
   Number of wire bits:            195
   Number of public wires:           9
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                         96

=== PhotonBlock2 ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           9
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                         34

=== PhotonBlock5 ===

   Number of wires:                 31
   Number of wire bits:            717
   Number of public wires:          31
   Number of public wire bits:     717
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdffe                        357

=== Reflector ===

   Number of wires:                518
   Number of wire bits:          17931
   Number of public wires:         360
   Number of public wire bits:   16361
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     $add                            3
     $and                           68
     $eq                            51
     $le                           128
     $logic_and                      4
     $logic_not                      4
     $mux                          472
     $neg                           96
     $not                           11
     $or                           972
     $pmux                         386
     $reduce_or                      4
     $sdffe                        100
     $sub                            3

=== Scatterer ===

   Number of wires:               1214
   Number of wire bits:          34748
   Number of public wires:        1010
   Number of public wire bits:   34387
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                271
     $and                           64
     $eq                           300
     $ge                            32
     $logic_not                      4
     $logic_or                       8
     $mux                          257
     $neg                           32
     $not                           36
     $or                           275
     $pmux                          64
     $reduce_or                      4
     $sdffe                         96

=== ScattererReflectorWrapper ===

   Number of wires:                154
   Number of wire bits:           5093
   Number of public wires:         150
   Number of public wire bits:    5089
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $eq                            12
     $mux                          320
     $pmux                           3

=== Sqrt_64b ===

   Number of wires:                410
   Number of wire bits:          17246
   Number of public wires:         131
   Number of public wire bits:    8257
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                443
     $add                         3968
     $and                           61
     $dff                         1339
     $ge                          2048
     $logic_not                   2048
     $mux                         5056
     $not                           31
     $or                            32
     $sdff                           9
     $sub                         3904

=== add_32b ===

   Number of wires:                  5
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                           33

=== sub_32b ===

   Number of wires:                  5
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub                           33

=== sub_64b ===

   Number of wires:                  3
   Number of wire bits:            192
   Number of public wires:           3
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub                           64

=== design hierarchy ===

   DropSpinWrapper                   1
     Absorber                        0
       PhotonBlock1                  0
       PhotonBlock2                  0
       Sqrt_64b                      0
     PhotonBlock5                    0
     ScattererReflectorWrapper       0
       Div_64b                       0
         Div_64b_unsigned            0
       Memory_Wrapper                0
         $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      0
       Mult_32b                      0
       Reflector                     0
         InternalsBlock_Reflector      0
         sub_64b                     0
       Scatterer                     0
         InternalsBlock              0
         add_32b                     0
         sub_32b                     0
         sub_64b                     0
       Sqrt_64b                      0

   Number of wires:                625
   Number of wire bits:          16427
   Number of public wires:         624
   Number of public wire bits:   16426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $not                            1
     $pmux                         100

End of script. Logfile hash: c8b081572b, CPU: user 12.07s system 0.02s, MEM: 73.24 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 37% 11x opt_clean (4 sec), 19% 11x opt_dff (2 sec), ...
