
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d988  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a58  0800da98  0800da98  0000ea98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e4f0  0800e4f0  0000f4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800e4f8  0800e4f8  0000f4f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e500  0800e500  0000f500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000730  20000000  0800e504  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000098c  20000730  0800ec34  00010730  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200010bc  0800ec34  000110bc  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00010730  2**0
                  CONTENTS, READONLY
 10 .debug_info   000110fa  00000000  00000000  00010759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003a93  00000000  00000000  00021853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001468  00000000  00000000  000252e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f7e  00000000  00000000  00026750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005734  00000000  00000000  000276ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016dcc  00000000  00000000  0002ce02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00082ce0  00000000  00000000  00043bce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  000c68ae  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006a6c  00000000  00000000  000c68f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004d  00000000  00000000  000cd360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000730 	.word	0x20000730
 800012c:	00000000 	.word	0x00000000
 8000130:	0800da80 	.word	0x0800da80

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000734 	.word	0x20000734
 800014c:	0800da80 	.word	0x0800da80

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b3 	b.w	8000e10 <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b968 	b.w	8000e10 <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9d08      	ldr	r5, [sp, #32]
 8000b5e:	460c      	mov	r4, r1
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d14e      	bne.n	8000c02 <__udivmoddi4+0xaa>
 8000b64:	4694      	mov	ip, r2
 8000b66:	458c      	cmp	ip, r1
 8000b68:	4686      	mov	lr, r0
 8000b6a:	fab2 f282 	clz	r2, r2
 8000b6e:	d962      	bls.n	8000c36 <__udivmoddi4+0xde>
 8000b70:	b14a      	cbz	r2, 8000b86 <__udivmoddi4+0x2e>
 8000b72:	f1c2 0320 	rsb	r3, r2, #32
 8000b76:	4091      	lsls	r1, r2
 8000b78:	fa20 f303 	lsr.w	r3, r0, r3
 8000b7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b80:	4319      	orrs	r1, r3
 8000b82:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b86:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000b92:	fa1f f68c 	uxth.w	r6, ip
 8000b96:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b9e:	fb04 f106 	mul.w	r1, r4, r6
 8000ba2:	4299      	cmp	r1, r3
 8000ba4:	d90a      	bls.n	8000bbc <__udivmoddi4+0x64>
 8000ba6:	eb1c 0303 	adds.w	r3, ip, r3
 8000baa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bae:	f080 8110 	bcs.w	8000dd2 <__udivmoddi4+0x27a>
 8000bb2:	4299      	cmp	r1, r3
 8000bb4:	f240 810d 	bls.w	8000dd2 <__udivmoddi4+0x27a>
 8000bb8:	3c02      	subs	r4, #2
 8000bba:	4463      	add	r3, ip
 8000bbc:	1a59      	subs	r1, r3, r1
 8000bbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000bc6:	fb00 f606 	mul.w	r6, r0, r6
 8000bca:	fa1f f38e 	uxth.w	r3, lr
 8000bce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd2:	429e      	cmp	r6, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x94>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bde:	f080 80fa 	bcs.w	8000dd6 <__udivmoddi4+0x27e>
 8000be2:	429e      	cmp	r6, r3
 8000be4:	f240 80f7 	bls.w	8000dd6 <__udivmoddi4+0x27e>
 8000be8:	4463      	add	r3, ip
 8000bea:	3802      	subs	r0, #2
 8000bec:	2100      	movs	r1, #0
 8000bee:	1b9b      	subs	r3, r3, r6
 8000bf0:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bf4:	b11d      	cbz	r5, 8000bfe <__udivmoddi4+0xa6>
 8000bf6:	40d3      	lsrs	r3, r2
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	e9c5 3200 	strd	r3, r2, [r5]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d905      	bls.n	8000c12 <__udivmoddi4+0xba>
 8000c06:	b10d      	cbz	r5, 8000c0c <__udivmoddi4+0xb4>
 8000c08:	e9c5 0100 	strd	r0, r1, [r5]
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4608      	mov	r0, r1
 8000c10:	e7f5      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c12:	fab3 f183 	clz	r1, r3
 8000c16:	2900      	cmp	r1, #0
 8000c18:	d146      	bne.n	8000ca8 <__udivmoddi4+0x150>
 8000c1a:	42a3      	cmp	r3, r4
 8000c1c:	d302      	bcc.n	8000c24 <__udivmoddi4+0xcc>
 8000c1e:	4290      	cmp	r0, r2
 8000c20:	f0c0 80ee 	bcc.w	8000e00 <__udivmoddi4+0x2a8>
 8000c24:	1a86      	subs	r6, r0, r2
 8000c26:	eb64 0303 	sbc.w	r3, r4, r3
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	2d00      	cmp	r5, #0
 8000c2e:	d0e6      	beq.n	8000bfe <__udivmoddi4+0xa6>
 8000c30:	e9c5 6300 	strd	r6, r3, [r5]
 8000c34:	e7e3      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c36:	2a00      	cmp	r2, #0
 8000c38:	f040 808f 	bne.w	8000d5a <__udivmoddi4+0x202>
 8000c3c:	eba1 040c 	sub.w	r4, r1, ip
 8000c40:	2101      	movs	r1, #1
 8000c42:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c46:	fa1f f78c 	uxth.w	r7, ip
 8000c4a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000c52:	fb07 f006 	mul.w	r0, r7, r6
 8000c56:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c5a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c5e:	4298      	cmp	r0, r3
 8000c60:	d908      	bls.n	8000c74 <__udivmoddi4+0x11c>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c6a:	d202      	bcs.n	8000c72 <__udivmoddi4+0x11a>
 8000c6c:	4298      	cmp	r0, r3
 8000c6e:	f200 80cb 	bhi.w	8000e08 <__udivmoddi4+0x2b0>
 8000c72:	4626      	mov	r6, r4
 8000c74:	1a1c      	subs	r4, r3, r0
 8000c76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c7e:	fb00 f707 	mul.w	r7, r0, r7
 8000c82:	fa1f f38e 	uxth.w	r3, lr
 8000c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8a:	429f      	cmp	r7, r3
 8000c8c:	d908      	bls.n	8000ca0 <__udivmoddi4+0x148>
 8000c8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c92:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x146>
 8000c98:	429f      	cmp	r7, r3
 8000c9a:	f200 80ae 	bhi.w	8000dfa <__udivmoddi4+0x2a2>
 8000c9e:	4620      	mov	r0, r4
 8000ca0:	1bdb      	subs	r3, r3, r7
 8000ca2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca6:	e7a5      	b.n	8000bf4 <__udivmoddi4+0x9c>
 8000ca8:	f1c1 0720 	rsb	r7, r1, #32
 8000cac:	408b      	lsls	r3, r1
 8000cae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cb2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cb6:	fa24 f607 	lsr.w	r6, r4, r7
 8000cba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cbe:	fbb6 f8f9 	udiv	r8, r6, r9
 8000cc2:	fa1f fe8c 	uxth.w	lr, ip
 8000cc6:	fb09 6618 	mls	r6, r9, r8, r6
 8000cca:	fa20 f307 	lsr.w	r3, r0, r7
 8000cce:	408c      	lsls	r4, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	fb08 f00e 	mul.w	r0, r8, lr
 8000cd8:	431c      	orrs	r4, r3
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ce0:	4298      	cmp	r0, r3
 8000ce2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ce6:	d90a      	bls.n	8000cfe <__udivmoddi4+0x1a6>
 8000ce8:	eb1c 0303 	adds.w	r3, ip, r3
 8000cec:	f108 36ff 	add.w	r6, r8, #4294967295
 8000cf0:	f080 8081 	bcs.w	8000df6 <__udivmoddi4+0x29e>
 8000cf4:	4298      	cmp	r0, r3
 8000cf6:	d97e      	bls.n	8000df6 <__udivmoddi4+0x29e>
 8000cf8:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfc:	4463      	add	r3, ip
 8000cfe:	1a1e      	subs	r6, r3, r0
 8000d00:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d04:	fb09 6613 	mls	r6, r9, r3, r6
 8000d08:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000d12:	45a6      	cmp	lr, r4
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x1d0>
 8000d16:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1a:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d1e:	d266      	bcs.n	8000dee <__udivmoddi4+0x296>
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d964      	bls.n	8000dee <__udivmoddi4+0x296>
 8000d24:	3b02      	subs	r3, #2
 8000d26:	4464      	add	r4, ip
 8000d28:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d2c:	fba0 8302 	umull	r8, r3, r0, r2
 8000d30:	eba4 040e 	sub.w	r4, r4, lr
 8000d34:	429c      	cmp	r4, r3
 8000d36:	46c6      	mov	lr, r8
 8000d38:	461e      	mov	r6, r3
 8000d3a:	d350      	bcc.n	8000dde <__udivmoddi4+0x286>
 8000d3c:	d04d      	beq.n	8000dda <__udivmoddi4+0x282>
 8000d3e:	b155      	cbz	r5, 8000d56 <__udivmoddi4+0x1fe>
 8000d40:	ebba 030e 	subs.w	r3, sl, lr
 8000d44:	eb64 0406 	sbc.w	r4, r4, r6
 8000d48:	fa04 f707 	lsl.w	r7, r4, r7
 8000d4c:	40cb      	lsrs	r3, r1
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	40cc      	lsrs	r4, r1
 8000d52:	e9c5 7400 	strd	r7, r4, [r5]
 8000d56:	2100      	movs	r1, #0
 8000d58:	e751      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	40d9      	lsrs	r1, r3
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d70:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d74:	fb08 1110 	mls	r1, r8, r0, r1
 8000d78:	4094      	lsls	r4, r2
 8000d7a:	431c      	orrs	r4, r3
 8000d7c:	fa1f f78c 	uxth.w	r7, ip
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d86:	fb00 f107 	mul.w	r1, r0, r7
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	d908      	bls.n	8000da0 <__udivmoddi4+0x248>
 8000d8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d96:	d22c      	bcs.n	8000df2 <__udivmoddi4+0x29a>
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d92a      	bls.n	8000df2 <__udivmoddi4+0x29a>
 8000d9c:	3802      	subs	r0, #2
 8000d9e:	4463      	add	r3, ip
 8000da0:	1a5b      	subs	r3, r3, r1
 8000da2:	fbb3 f1f8 	udiv	r1, r3, r8
 8000da6:	fb08 3311 	mls	r3, r8, r1, r3
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db0:	fb01 f307 	mul.w	r3, r1, r7
 8000db4:	42a3      	cmp	r3, r4
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x272>
 8000db8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000dc0:	d213      	bcs.n	8000dea <__udivmoddi4+0x292>
 8000dc2:	42a3      	cmp	r3, r4
 8000dc4:	d911      	bls.n	8000dea <__udivmoddi4+0x292>
 8000dc6:	3902      	subs	r1, #2
 8000dc8:	4464      	add	r4, ip
 8000dca:	1ae4      	subs	r4, r4, r3
 8000dcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000dd0:	e73b      	b.n	8000c4a <__udivmoddi4+0xf2>
 8000dd2:	4604      	mov	r4, r0
 8000dd4:	e6f2      	b.n	8000bbc <__udivmoddi4+0x64>
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e708      	b.n	8000bec <__udivmoddi4+0x94>
 8000dda:	45c2      	cmp	sl, r8
 8000ddc:	d2af      	bcs.n	8000d3e <__udivmoddi4+0x1e6>
 8000dde:	ebb8 0e02 	subs.w	lr, r8, r2
 8000de2:	eb63 060c 	sbc.w	r6, r3, ip
 8000de6:	3801      	subs	r0, #1
 8000de8:	e7a9      	b.n	8000d3e <__udivmoddi4+0x1e6>
 8000dea:	4631      	mov	r1, r6
 8000dec:	e7ed      	b.n	8000dca <__udivmoddi4+0x272>
 8000dee:	4603      	mov	r3, r0
 8000df0:	e79a      	b.n	8000d28 <__udivmoddi4+0x1d0>
 8000df2:	4630      	mov	r0, r6
 8000df4:	e7d4      	b.n	8000da0 <__udivmoddi4+0x248>
 8000df6:	46b0      	mov	r8, r6
 8000df8:	e781      	b.n	8000cfe <__udivmoddi4+0x1a6>
 8000dfa:	4463      	add	r3, ip
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	e74f      	b.n	8000ca0 <__udivmoddi4+0x148>
 8000e00:	4606      	mov	r6, r0
 8000e02:	4623      	mov	r3, r4
 8000e04:	4608      	mov	r0, r1
 8000e06:	e711      	b.n	8000c2c <__udivmoddi4+0xd4>
 8000e08:	3e02      	subs	r6, #2
 8000e0a:	4463      	add	r3, ip
 8000e0c:	e732      	b.n	8000c74 <__udivmoddi4+0x11c>
 8000e0e:	bf00      	nop

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un m�me num�ro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af02      	add	r7, sp, #8
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	4613      	mov	r3, r2
 8000e22:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000e24:	2301      	movs	r3, #1
 8000e26:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	75bb      	strb	r3, [r7, #22]
 8000e2c:	e04c      	b.n	8000ec8 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8000e2e:	7dbb      	ldrb	r3, [r7, #22]
 8000e30:	4a29      	ldr	r2, [pc, #164]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e32:	015b      	lsls	r3, r3, #5
 8000e34:	4413      	add	r3, r2
 8000e36:	330e      	adds	r3, #14
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d141      	bne.n	8000ec2 <HCSR04_add+0xae>
		{
			//on a trouv� une case libre.
			*id = i;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	7dba      	ldrb	r2, [r7, #22]
 8000e42:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8000e44:	7dbb      	ldrb	r3, [r7, #22]
 8000e46:	4a24      	ldr	r2, [pc, #144]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e48:	015b      	lsls	r3, r3, #5
 8000e4a:	4413      	add	r3, r2
 8000e4c:	330e      	adds	r3, #14
 8000e4e:	2201      	movs	r2, #1
 8000e50:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8000e52:	7dbb      	ldrb	r3, [r7, #22]
 8000e54:	4a20      	ldr	r2, [pc, #128]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e56:	015b      	lsls	r3, r3, #5
 8000e58:	4413      	add	r3, r2
 8000e5a:	68ba      	ldr	r2, [r7, #8]
 8000e5c:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e62:	015b      	lsls	r3, r3, #5
 8000e64:	4413      	add	r3, r2
 8000e66:	3304      	adds	r3, #4
 8000e68:	88fa      	ldrh	r2, [r7, #6]
 8000e6a:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8000e6c:	7dbb      	ldrb	r3, [r7, #22]
 8000e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e70:	015b      	lsls	r3, r3, #5
 8000e72:	4413      	add	r3, r2
 8000e74:	3308      	adds	r3, #8
 8000e76:	683a      	ldr	r2, [r7, #0]
 8000e78:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8000e7a:	7dbb      	ldrb	r3, [r7, #22]
 8000e7c:	4a16      	ldr	r2, [pc, #88]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e7e:	015b      	lsls	r3, r3, #5
 8000e80:	4413      	add	r3, r2
 8000e82:	330c      	adds	r3, #12
 8000e84:	8c3a      	ldrh	r2, [r7, #32]
 8000e86:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8000e88:	8c39      	ldrh	r1, [r7, #32]
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	2302      	movs	r3, #2
 8000e90:	4a12      	ldr	r2, [pc, #72]	@ (8000edc <HCSR04_add+0xc8>)
 8000e92:	6838      	ldr	r0, [r7, #0]
 8000e94:	f000 fde2 	bl	8001a5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8000e98:	88f9      	ldrh	r1, [r7, #6]
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	68b8      	ldr	r0, [r7, #8]
 8000ea4:	f000 fdda 	bl	8001a5c <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8000ea8:	8c3b      	ldrh	r3, [r7, #32]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 fc28 	bl	8001700 <EXTI_gpiopin_to_pin_number>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	480a      	ldr	r0, [pc, #40]	@ (8000ee0 <HCSR04_add+0xcc>)
 8000eb8:	f000 fbba 	bl	8001630 <EXTIT_set_callback>
			ret = HAL_OK;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	75fb      	strb	r3, [r7, #23]
			break;
 8000ec0:	e005      	b.n	8000ece <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000ec2:	7dbb      	ldrb	r3, [r7, #22]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	75bb      	strb	r3, [r7, #22]
 8000ec8:	7dbb      	ldrb	r3, [r7, #22]
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d9af      	bls.n	8000e2e <HCSR04_add+0x1a>
		}
	}

	return ret;
 8000ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2000074c 	.word	0x2000074c
 8000edc:	10310000 	.word	0x10310000
 8000ee0:	08000f25 	.word	0x08000f25

08000ee4 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <HCSR04_run_measure+0x38>)
 8000ef2:	015b      	lsls	r3, r3, #5
 8000ef4:	4413      	add	r3, r2
 8000ef6:	330e      	adds	r3, #14
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d009      	beq.n	8000f12 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8000efe:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <HCSR04_run_measure+0x3c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8000f06:	f000 f8e1 	bl	80010cc <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 f881 	bl	8001014 <HCSR04_trig>
	}
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	2000074c 	.word	0x2000074c
 8000f20:	200007ec 	.word	0x200007ec

08000f24 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant �tre appel�e uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8000f24:	b590      	push	{r4, r7, lr}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	73fb      	strb	r3, [r7, #15]
 8000f32:	e063      	b.n	8000ffc <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv� !
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	4a36      	ldr	r2, [pc, #216]	@ (8001010 <HCSR04_callback+0xec>)
 8000f38:	015b      	lsls	r3, r3, #5
 8000f3a:	4413      	add	r3, r2
 8000f3c:	330c      	adds	r3, #12
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	88fa      	ldrh	r2, [r7, #6]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d157      	bne.n	8000ff6 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	4a31      	ldr	r2, [pc, #196]	@ (8001010 <HCSR04_callback+0xec>)
 8000f4a:	015b      	lsls	r3, r3, #5
 8000f4c:	4413      	add	r3, r2
 8000f4e:	330e      	adds	r3, #14
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d123      	bne.n	8000f9e <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	4a2d      	ldr	r2, [pc, #180]	@ (8001010 <HCSR04_callback+0xec>)
 8000f5a:	015b      	lsls	r3, r3, #5
 8000f5c:	4413      	add	r3, r2
 8000f5e:	3308      	adds	r3, #8
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	492a      	ldr	r1, [pc, #168]	@ (8001010 <HCSR04_callback+0xec>)
 8000f66:	015b      	lsls	r3, r3, #5
 8000f68:	440b      	add	r3, r1
 8000f6a:	330c      	adds	r3, #12
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4610      	mov	r0, r2
 8000f72:	f003 fe8b 	bl	8004c8c <HAL_GPIO_ReadPin>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d143      	bne.n	8001004 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8000f7c:	7bfc      	ldrb	r4, [r7, #15]
 8000f7e:	f000 f89d 	bl	80010bc <HCSR04_ReadTimerUs>
 8000f82:	4602      	mov	r2, r0
 8000f84:	4922      	ldr	r1, [pc, #136]	@ (8001010 <HCSR04_callback+0xec>)
 8000f86:	0163      	lsls	r3, r4, #5
 8000f88:	440b      	add	r3, r1
 8000f8a:	3318      	adds	r3, #24
 8000f8c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	4a1f      	ldr	r2, [pc, #124]	@ (8001010 <HCSR04_callback+0xec>)
 8000f92:	015b      	lsls	r3, r3, #5
 8000f94:	4413      	add	r3, r2
 8000f96:	330e      	adds	r3, #14
 8000f98:	2204      	movs	r2, #4
 8000f9a:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8000f9c:	e032      	b.n	8001004 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8001010 <HCSR04_callback+0xec>)
 8000fa2:	015b      	lsls	r3, r3, #5
 8000fa4:	4413      	add	r3, r2
 8000fa6:	330e      	adds	r3, #14
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	d12a      	bne.n	8001004 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	4a17      	ldr	r2, [pc, #92]	@ (8001010 <HCSR04_callback+0xec>)
 8000fb2:	015b      	lsls	r3, r3, #5
 8000fb4:	4413      	add	r3, r2
 8000fb6:	3308      	adds	r3, #8
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4914      	ldr	r1, [pc, #80]	@ (8001010 <HCSR04_callback+0xec>)
 8000fbe:	015b      	lsls	r3, r3, #5
 8000fc0:	440b      	add	r3, r1
 8000fc2:	330c      	adds	r3, #12
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4610      	mov	r0, r2
 8000fca:	f003 fe5f 	bl	8004c8c <HAL_GPIO_ReadPin>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d117      	bne.n	8001004 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8000fd4:	7bfc      	ldrb	r4, [r7, #15]
 8000fd6:	f000 f871 	bl	80010bc <HCSR04_ReadTimerUs>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	490c      	ldr	r1, [pc, #48]	@ (8001010 <HCSR04_callback+0xec>)
 8000fde:	0163      	lsls	r3, r4, #5
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3314      	adds	r3, #20
 8000fe4:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	4a09      	ldr	r2, [pc, #36]	@ (8001010 <HCSR04_callback+0xec>)
 8000fea:	015b      	lsls	r3, r3, #5
 8000fec:	4413      	add	r3, r2
 8000fee:	330e      	adds	r3, #14
 8000ff0:	2205      	movs	r2, #5
 8000ff2:	701a      	strb	r2, [r3, #0]
			break;
 8000ff4:	e006      	b.n	8001004 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000ff6:	7bfb      	ldrb	r3, [r7, #15]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	73fb      	strb	r3, [r7, #15]
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	d998      	bls.n	8000f34 <HCSR04_callback+0x10>
		}
	}
}
 8001002:	e000      	b.n	8001006 <HCSR04_callback+0xe2>
			break;
 8001004:	bf00      	nop
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	bf00      	nop
 8001010:	2000074c 	.word	0x2000074c

08001014 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4a25      	ldr	r2, [pc, #148]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001022:	015b      	lsls	r3, r3, #5
 8001024:	4413      	add	r3, r2
 8001026:	330e      	adds	r3, #14
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d03f      	beq.n	80010ae <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4a21      	ldr	r2, [pc, #132]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001032:	015b      	lsls	r3, r3, #5
 8001034:	4413      	add	r3, r2
 8001036:	330e      	adds	r3, #14
 8001038:	2202      	movs	r2, #2
 800103a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	4a1e      	ldr	r2, [pc, #120]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001040:	015b      	lsls	r3, r3, #5
 8001042:	4413      	add	r3, r2
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	4a1b      	ldr	r2, [pc, #108]	@ (80010b8 <HCSR04_trig+0xa4>)
 800104a:	015b      	lsls	r3, r3, #5
 800104c:	4413      	add	r3, r2
 800104e:	3304      	adds	r3, #4
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	2201      	movs	r2, #1
 8001054:	4619      	mov	r1, r3
 8001056:	f003 fe30 	bl	8004cba <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 800105a:	f000 f82f 	bl	80010bc <HCSR04_ReadTimerUs>
 800105e:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//d�lai d'au moins 10us
 8001060:	bf00      	nop
 8001062:	f000 f82b 	bl	80010bc <HCSR04_ReadTimerUs>
 8001066:	4602      	mov	r2, r0
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b09      	cmp	r3, #9
 800106e:	d9f8      	bls.n	8001062 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	4a11      	ldr	r2, [pc, #68]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001074:	015b      	lsls	r3, r3, #5
 8001076:	4413      	add	r3, r2
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <HCSR04_trig+0xa4>)
 800107e:	015b      	lsls	r3, r3, #5
 8001080:	4413      	add	r3, r2
 8001082:	3304      	adds	r3, #4
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	2200      	movs	r2, #0
 8001088:	4619      	mov	r1, r3
 800108a:	f003 fe16 	bl	8004cba <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4a09      	ldr	r2, [pc, #36]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001092:	015b      	lsls	r3, r3, #5
 8001094:	4413      	add	r3, r2
 8001096:	330e      	adds	r3, #14
 8001098:	2203      	movs	r2, #3
 800109a:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 800109c:	79fc      	ldrb	r4, [r7, #7]
 800109e:	f002 fcff 	bl	8003aa0 <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	4904      	ldr	r1, [pc, #16]	@ (80010b8 <HCSR04_trig+0xa4>)
 80010a6:	0163      	lsls	r3, r4, #5
 80010a8:	440b      	add	r3, r1
 80010aa:	3310      	adds	r3, #16
 80010ac:	601a      	str	r2, [r3, #0]
	}
}
 80010ae:	bf00      	nop
 80010b0:	3714      	adds	r7, #20
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd90      	pop	{r4, r7, pc}
 80010b6:	bf00      	nop
 80010b8:	2000074c 	.word	0x2000074c

080010bc <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu'� 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette r�solution correspond � 0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f001 faa5 	bl	8002610 <TIMER_read>
 80010c6:	4603      	mov	r3, r0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80010d0:	2200      	movs	r2, #0
 80010d2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80010d6:	2000      	movs	r0, #0
 80010d8:	f001 f92e 	bl	8002338 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80010dc:	21a0      	movs	r1, #160	@ 0xa0
 80010de:	2000      	movs	r0, #0
 80010e0:	f001 facc 	bl	800267c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 80010e4:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80010e8:	2000      	movs	r0, #0
 80010ea:	f001 faa5 	bl	8002638 <TIMER_set_period>
	timer_is_running = TRUE;
 80010ee:	4b02      	ldr	r3, [pc, #8]	@ (80010f8 <HCSR04_RunTimerUs+0x2c>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	601a      	str	r2, [r3, #0]
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	200007ec 	.word	0x200007ec

080010fc <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001102:	2300      	movs	r3, #0
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	e04e      	b.n	80011a6 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a2b      	ldr	r2, [pc, #172]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	4413      	add	r3, r2
 8001110:	330e      	adds	r3, #14
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b08      	cmp	r3, #8
 8001116:	d840      	bhi.n	800119a <HCSR04_process_main+0x9e>
 8001118:	a201      	add	r2, pc, #4	@ (adr r2, 8001120 <HCSR04_process_main+0x24>)
 800111a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111e:	bf00      	nop
 8001120:	0800119b 	.word	0x0800119b
 8001124:	0800119b 	.word	0x0800119b
 8001128:	0800119b 	.word	0x0800119b
 800112c:	08001145 	.word	0x08001145
 8001130:	08001145 	.word	0x08001145
 8001134:	0800116d 	.word	0x0800116d
 8001138:	0800119b 	.word	0x0800119b
 800113c:	0800119b 	.word	0x0800119b
 8001140:	0800119b 	.word	0x0800119b
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001144:	f002 fcac 	bl	8003aa0 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	491a      	ldr	r1, [pc, #104]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800114e:	015b      	lsls	r3, r3, #5
 8001150:	440b      	add	r3, r1
 8001152:	3310      	adds	r3, #16
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b96      	cmp	r3, #150	@ 0x96
 800115a:	d920      	bls.n	800119e <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	4a16      	ldr	r2, [pc, #88]	@ (80011b8 <HCSR04_process_main+0xbc>)
 8001160:	015b      	lsls	r3, r3, #5
 8001162:	4413      	add	r3, r2
 8001164:	330e      	adds	r3, #14
 8001166:	2206      	movs	r2, #6
 8001168:	701a      	strb	r2, [r3, #0]
				}
				break;
 800116a:	e018      	b.n	800119e <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement re�u un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	4618      	mov	r0, r3
 8001170:	f000 f824 	bl	80011bc <HCSR04_compute_distance>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d107      	bne.n	800118a <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4a0e      	ldr	r2, [pc, #56]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800117e:	015b      	lsls	r3, r3, #5
 8001180:	4413      	add	r3, r2
 8001182:	330e      	adds	r3, #14
 8001184:	2208      	movs	r2, #8
 8001186:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8001188:	e00a      	b.n	80011a0 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800118e:	015b      	lsls	r3, r3, #5
 8001190:	4413      	add	r3, r2
 8001192:	330e      	adds	r3, #14
 8001194:	2207      	movs	r2, #7
 8001196:	701a      	strb	r2, [r3, #0]
				break;
 8001198:	e002      	b.n	80011a0 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien � faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 800119a:	bf00      	nop
 800119c:	e000      	b.n	80011a0 <HCSR04_process_main+0xa4>
				break;
 800119e:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	3301      	adds	r3, #1
 80011a4:	71fb      	strb	r3, [r7, #7]
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d9ad      	bls.n	8001108 <HCSR04_process_main+0xc>
		}
	}
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	2000074c 	.word	0x2000074c

080011bc <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypoth�se tant qu'on a pas une valeur correcte.
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4a48      	ldr	r2, [pc, #288]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011ca:	015b      	lsls	r3, r3, #5
 80011cc:	4413      	add	r3, r2
 80011ce:	331c      	adds	r3, #28
 80011d0:	2200      	movs	r2, #0
 80011d2:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4a45      	ldr	r2, [pc, #276]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011d8:	015b      	lsls	r3, r3, #5
 80011da:	4413      	add	r3, r2
 80011dc:	330e      	adds	r3, #14
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d001      	beq.n	80011e8 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e07d      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	4a40      	ldr	r2, [pc, #256]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011ec:	015b      	lsls	r3, r3, #5
 80011ee:	4413      	add	r3, r2
 80011f0:	3314      	adds	r3, #20
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	493d      	ldr	r1, [pc, #244]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011f8:	015b      	lsls	r3, r3, #5
 80011fa:	440b      	add	r3, r1
 80011fc:	3318      	adds	r3, #24
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d20e      	bcs.n	8001222 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	4a39      	ldr	r2, [pc, #228]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001208:	015b      	lsls	r3, r3, #5
 800120a:	4413      	add	r3, r2
 800120c:	3314      	adds	r3, #20
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	79fa      	ldrb	r2, [r7, #7]
 8001212:	f503 431c 	add.w	r3, r3, #39936	@ 0x9c00
 8001216:	3340      	adds	r3, #64	@ 0x40
 8001218:	4934      	ldr	r1, [pc, #208]	@ (80012ec <HCSR04_compute_distance+0x130>)
 800121a:	0152      	lsls	r2, r2, #5
 800121c:	440a      	add	r2, r1
 800121e:	3214      	adds	r2, #20
 8001220:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4a31      	ldr	r2, [pc, #196]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001226:	015b      	lsls	r3, r3, #5
 8001228:	4413      	add	r3, r2
 800122a:	3314      	adds	r3, #20
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	492e      	ldr	r1, [pc, #184]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001232:	015b      	lsls	r3, r3, #5
 8001234:	440b      	add	r3, r1
 8001236:	3318      	adds	r3, #24
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	d201      	bcs.n	8001242 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e050      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	4a29      	ldr	r2, [pc, #164]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001246:	015b      	lsls	r3, r3, #5
 8001248:	4413      	add	r3, r2
 800124a:	3314      	adds	r3, #20
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4926      	ldr	r1, [pc, #152]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	440b      	add	r3, r1
 8001256:	3318      	adds	r3, #24
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim� ici en pulses de timer purs
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	4613      	mov	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	015b      	lsls	r3, r3, #5
 8001268:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Fr�quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800126a:	f004 f933 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 800126e:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <HCSR04_compute_distance+0x134>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	0adb      	lsrs	r3, r3, #11
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	60bb      	str	r3, [r7, #8]
		//Fr�quence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//fr�quence exprim�e en MHz
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	4a1b      	ldr	r2, [pc, #108]	@ (80012f4 <HCSR04_compute_distance+0x138>)
 8001288:	fba2 2303 	umull	r2, r3, r2, r3
 800128c:	0c9b      	lsrs	r3, r3, #18
 800128e:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d101      	bne.n	800129a <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e024      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4a11      	ldr	r2, [pc, #68]	@ (80012f8 <HCSR04_compute_distance+0x13c>)
 80012b4:	fba2 2303 	umull	r2, r3, r2, r3
 80012b8:	099b      	lsrs	r3, r3, #6
 80012ba:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	085b      	lsrs	r3, r3, #1
 80012c0:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del� 5m, on consid�re que la distance n'a pas �t� acquise (ou bien est infinie)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d901      	bls.n	80012d0 <HCSR04_compute_distance+0x114>
		distance = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	b291      	uxth	r1, r2
 80012d6:	4a05      	ldr	r2, [pc, #20]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80012d8:	015b      	lsls	r3, r3, #5
 80012da:	4413      	add	r3, r2
 80012dc:	331c      	adds	r3, #28
 80012de:	460a      	mov	r2, r1
 80012e0:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	2000074c 	.word	0x2000074c
 80012f0:	40021000 	.word	0x40021000
 80012f4:	431bde83 	.word	0x431bde83
 80012f8:	10624dd3 	.word	0x10624dd3

080012fc <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir �t� initialis� pr�alablement
 * @pre		distance doit �tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001308:	2302      	movs	r3, #2
 800130a:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	4a1b      	ldr	r2, [pc, #108]	@ (800137c <HCSR04_get_value+0x80>)
 8001310:	015b      	lsls	r3, r3, #5
 8001312:	4413      	add	r3, r2
 8001314:	330e      	adds	r3, #14
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b08      	cmp	r3, #8
 800131a:	d826      	bhi.n	800136a <HCSR04_get_value+0x6e>
 800131c:	a201      	add	r2, pc, #4	@ (adr r2, 8001324 <HCSR04_get_value+0x28>)
 800131e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001322:	bf00      	nop
 8001324:	08001365 	.word	0x08001365
 8001328:	08001365 	.word	0x08001365
 800132c:	0800136b 	.word	0x0800136b
 8001330:	0800136b 	.word	0x0800136b
 8001334:	0800136b 	.word	0x0800136b
 8001338:	0800136b 	.word	0x0800136b
 800133c:	0800135f 	.word	0x0800135f
 8001340:	08001365 	.word	0x08001365
 8001344:	08001349 	.word	0x08001349
	{
		case HCSR04_STATE_IDLE:	//on a re�u une distance
			*distance = sensors[id].distance;
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4a0c      	ldr	r2, [pc, #48]	@ (800137c <HCSR04_get_value+0x80>)
 800134c:	015b      	lsls	r3, r3, #5
 800134e:	4413      	add	r3, r2
 8001350:	331c      	adds	r3, #28
 8001352:	881a      	ldrh	r2, [r3, #0]
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
			break;
 800135c:	e008      	b.n	8001370 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	73fb      	strb	r3, [r7, #15]
			break;
 8001362:	e005      	b.n	8001370 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis�
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc� en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	73fb      	strb	r3, [r7, #15]
			break;
 8001368:	e002      	b.n	8001370 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 800136a:	2302      	movs	r3, #2
 800136c:	73fb      	strb	r3, [r7, #15]
			break;
 800136e:	bf00      	nop
	}
	return ret;
 8001370:	7bfb      	ldrb	r3, [r7, #15]
}
 8001372:	4618      	mov	r0, r3
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	2000074c 	.word	0x2000074c

08001380 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001386:	2300      	movs	r3, #0
 8001388:	73fb      	strb	r3, [r7, #15]
 800138a:	e006      	b.n	800139a <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	4a25      	ldr	r2, [pc, #148]	@ (8001424 <PORTS_adc_init+0xa4>)
 8001390:	21ff      	movs	r1, #255	@ 0xff
 8001392:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	3301      	adds	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	2b12      	cmp	r3, #18
 800139e:	d9f5      	bls.n	800138c <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80013a0:	2307      	movs	r3, #7
 80013a2:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80013a8:	2301      	movs	r3, #1
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2300      	movs	r3, #0
 80013ae:	2203      	movs	r2, #3
 80013b0:	2101      	movs	r1, #1
 80013b2:	481d      	ldr	r0, [pc, #116]	@ (8001428 <PORTS_adc_init+0xa8>)
 80013b4:	f000 fb52 	bl	8001a5c <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	b25a      	sxtb	r2, r3
 80013bc:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <PORTS_adc_init+0xa4>)
 80013be:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3301      	adds	r3, #1
 80013c4:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80013ca:	463b      	mov	r3, r7
 80013cc:	4619      	mov	r1, r3
 80013ce:	4817      	ldr	r0, [pc, #92]	@ (800142c <PORTS_adc_init+0xac>)
 80013d0:	f002 fd70 	bl	8003eb4 <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80013d4:	2301      	movs	r3, #1
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2300      	movs	r3, #0
 80013da:	2203      	movs	r2, #3
 80013dc:	2102      	movs	r1, #2
 80013de:	4812      	ldr	r0, [pc, #72]	@ (8001428 <PORTS_adc_init+0xa8>)
 80013e0:	f000 fb3c 	bl	8001a5c <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	b25a      	sxtb	r2, r3
 80013e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001424 <PORTS_adc_init+0xa4>)
 80013ea:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3301      	adds	r3, #1
 80013f0:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 80013f2:	2301      	movs	r3, #1
 80013f4:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80013f6:	463b      	mov	r3, r7
 80013f8:	4619      	mov	r1, r3
 80013fa:	480c      	ldr	r0, [pc, #48]	@ (800142c <PORTS_adc_init+0xac>)
 80013fc:	f002 fd5a 	bl	8003eb4 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	b25a      	sxtb	r2, r3
 8001404:	4b07      	ldr	r3, [pc, #28]	@ (8001424 <PORTS_adc_init+0xa4>)
 8001406:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3301      	adds	r3, #1
 800140c:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 800140e:	2311      	movs	r3, #17
 8001410:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001412:	463b      	mov	r3, r7
 8001414:	4619      	mov	r1, r3
 8001416:	4805      	ldr	r0, [pc, #20]	@ (800142c <PORTS_adc_init+0xac>)
 8001418:	f002 fd4c 	bl	8003eb4 <HAL_ADC_ConfigChannel>
	#endif

}
 800141c:	bf00      	nop
 800141e:	3710      	adds	r7, #16
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	2000083c 	.word	0x2000083c
 8001428:	40010800 	.word	0x40010800
 800142c:	20000850 	.word	0x20000850

08001430 <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8001436:	4b4a      	ldr	r3, [pc, #296]	@ (8001560 <ADC_init+0x130>)
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	4a49      	ldr	r2, [pc, #292]	@ (8001560 <ADC_init+0x130>)
 800143c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001440:	6193      	str	r3, [r2, #24]
 8001442:	4b47      	ldr	r3, [pc, #284]	@ (8001560 <ADC_init+0x130>)
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800144a:	60bb      	str	r3, [r7, #8]
 800144c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 800144e:	4b44      	ldr	r3, [pc, #272]	@ (8001560 <ADC_init+0x130>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001456:	4a42      	ldr	r2, [pc, #264]	@ (8001560 <ADC_init+0x130>)
 8001458:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800145c:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001464:	2002      	movs	r0, #2
 8001466:	f000 ff67 	bl	8002338 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 800146a:	2002      	movs	r0, #2
 800146c:	f001 fbea 	bl	8002c44 <TIMER_get_phandler>
 8001470:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001472:	2330      	movs	r3, #48	@ 0x30
 8001474:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001476:	2380      	movs	r3, #128	@ 0x80
 8001478:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 800147a:	f107 030c 	add.w	r3, r7, #12
 800147e:	4619      	mov	r1, r3
 8001480:	6978      	ldr	r0, [r7, #20]
 8001482:	f005 fa77 	bl	8006974 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8001486:	2140      	movs	r1, #64	@ 0x40
 8001488:	6978      	ldr	r0, [r7, #20]
 800148a:	f005 f815 	bl	80064b8 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800148e:	4b35      	ldr	r3, [pc, #212]	@ (8001564 <ADC_init+0x134>)
 8001490:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001494:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 8001496:	4b33      	ldr	r3, [pc, #204]	@ (8001564 <ADC_init+0x134>)
 8001498:	4a33      	ldr	r2, [pc, #204]	@ (8001568 <ADC_init+0x138>)
 800149a:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 800149c:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <ADC_init+0x134>)
 800149e:	2200      	movs	r2, #0
 80014a0:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 80014a2:	4b30      	ldr	r3, [pc, #192]	@ (8001564 <ADC_init+0x134>)
 80014a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014a8:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 80014aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001564 <ADC_init+0x134>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 80014b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001564 <ADC_init+0x134>)
 80014b2:	2203      	movs	r2, #3
 80014b4:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 80014b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001564 <ADC_init+0x134>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 80014bc:	4b29      	ldr	r3, [pc, #164]	@ (8001564 <ADC_init+0x134>)
 80014be:	2200      	movs	r2, #0
 80014c0:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 80014c2:	4828      	ldr	r0, [pc, #160]	@ (8001564 <ADC_init+0x134>)
 80014c4:	f002 fb1a 	bl	8003afc <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 80014c8:	f7ff ff5a 	bl	8001380 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 80014cc:	4b24      	ldr	r3, [pc, #144]	@ (8001560 <ADC_init+0x130>)
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	4a23      	ldr	r2, [pc, #140]	@ (8001560 <ADC_init+0x130>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6153      	str	r3, [r2, #20]
 80014d8:	4b21      	ldr	r3, [pc, #132]	@ (8001560 <ADC_init+0x130>)
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	607b      	str	r3, [r7, #4]
 80014e2:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 80014e4:	4b21      	ldr	r3, [pc, #132]	@ (800156c <ADC_init+0x13c>)
 80014e6:	4a22      	ldr	r2, [pc, #136]	@ (8001570 <ADC_init+0x140>)
 80014e8:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 80014ea:	4b20      	ldr	r3, [pc, #128]	@ (800156c <ADC_init+0x13c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma.XferErrorCallback = NULL;
 80014f0:	4b1e      	ldr	r3, [pc, #120]	@ (800156c <ADC_init+0x13c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	631a      	str	r2, [r3, #48]	@ 0x30
	hdma.XferHalfCpltCallback = NULL;
 80014f6:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <ADC_init+0x13c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <ADC_init+0x13c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <ADC_init+0x13c>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 8001508:	4b18      	ldr	r3, [pc, #96]	@ (800156c <ADC_init+0x13c>)
 800150a:	2280      	movs	r2, #128	@ 0x80
 800150c:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800150e:	4b17      	ldr	r3, [pc, #92]	@ (800156c <ADC_init+0x13c>)
 8001510:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001514:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <ADC_init+0x13c>)
 8001518:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800151c:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 800151e:	4b13      	ldr	r3, [pc, #76]	@ (800156c <ADC_init+0x13c>)
 8001520:	2220      	movs	r2, #32
 8001522:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8001524:	4b11      	ldr	r3, [pc, #68]	@ (800156c <ADC_init+0x13c>)
 8001526:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800152a:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 800152c:	480f      	ldr	r0, [pc, #60]	@ (800156c <ADC_init+0x13c>)
 800152e:	f002 ffc5 	bl	80044bc <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001532:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <ADC_init+0x134>)
 8001534:	4a0d      	ldr	r2, [pc, #52]	@ (800156c <ADC_init+0x13c>)
 8001536:	621a      	str	r2, [r3, #32]
 8001538:	4b0c      	ldr	r3, [pc, #48]	@ (800156c <ADC_init+0x13c>)
 800153a:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <ADC_init+0x134>)
 800153c:	625a      	str	r2, [r3, #36]	@ 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800153e:	2200      	movs	r2, #0
 8001540:	2100      	movs	r1, #0
 8001542:	200b      	movs	r0, #11
 8001544:	f002 ff77 	bl	8004436 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 8001548:	200b      	movs	r0, #11
 800154a:	f002 ff90 	bl	800446e <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 800154e:	2203      	movs	r2, #3
 8001550:	4908      	ldr	r1, [pc, #32]	@ (8001574 <ADC_init+0x144>)
 8001552:	4804      	ldr	r0, [pc, #16]	@ (8001564 <ADC_init+0x134>)
 8001554:	f002 fbb4 	bl	8003cc0 <HAL_ADC_Start_DMA>

}
 8001558:	bf00      	nop
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40021000 	.word	0x40021000
 8001564:	20000850 	.word	0x20000850
 8001568:	40012400 	.word	0x40012400
 800156c:	20000880 	.word	0x20000880
 8001570:	40020008 	.word	0x40020008
 8001574:	200007f0 	.word	0x200007f0

08001578 <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	4a0d      	ldr	r2, [pc, #52]	@ (80015bc <ADC_getValue+0x44>)
 8001586:	56d3      	ldrsb	r3, [r2, r3]
 8001588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800158c:	d002      	beq.n	8001594 <ADC_getValue+0x1c>
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	2b12      	cmp	r3, #18
 8001592:	d907      	bls.n	80015a4 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	4619      	mov	r1, r3
 8001598:	4809      	ldr	r0, [pc, #36]	@ (80015c0 <ADC_getValue+0x48>)
 800159a:	f006 fc3d 	bl	8007e18 <printf>
		return -1;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	e007      	b.n	80015b4 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	4a05      	ldr	r2, [pc, #20]	@ (80015bc <ADC_getValue+0x44>)
 80015a8:	56d3      	ldrsb	r3, [r2, r3]
 80015aa:	461a      	mov	r2, r3
 80015ac:	4b05      	ldr	r3, [pc, #20]	@ (80015c4 <ADC_getValue+0x4c>)
 80015ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015b2:	b21b      	sxth	r3, r3
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000083c 	.word	0x2000083c
 80015c0:	0800dad0 	.word	0x0800dad0
 80015c4:	200007f0 	.word	0x200007f0

080015c8 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 80015cc:	4b07      	ldr	r3, [pc, #28]	@ (80015ec <DMA1_Channel1_IRQHandler+0x24>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 80015d2:	4807      	ldr	r0, [pc, #28]	@ (80015f0 <DMA1_Channel1_IRQHandler+0x28>)
 80015d4:	f003 f8a2 	bl	800471c <HAL_DMA_IRQHandler>
	if(callback_function)
 80015d8:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <DMA1_Channel1_IRQHandler+0x2c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d002      	beq.n	80015e6 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 80015e0:	4b04      	ldr	r3, [pc, #16]	@ (80015f4 <DMA1_Channel1_IRQHandler+0x2c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4798      	blx	r3
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	200008c8 	.word	0x200008c8
 80015f0:	20000880 	.word	0x20000880
 80015f4:	200008c4 	.word	0x200008c4

080015f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	2b00      	cmp	r3, #0
 8001608:	db0b      	blt.n	8001622 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	f003 021f 	and.w	r2, r3, #31
 8001610:	4906      	ldr	r1, [pc, #24]	@ (800162c <__NVIC_EnableIRQ+0x34>)
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	095b      	lsrs	r3, r3, #5
 8001618:	2001      	movs	r0, #1
 800161a:	fa00 f202 	lsl.w	r2, r0, r2
 800161e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	e000e100 	.word	0xe000e100

08001630 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	460b      	mov	r3, r1
 800163a:	607a      	str	r2, [r7, #4]
 800163c:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 800163e:	7afb      	ldrb	r3, [r7, #11]
 8001640:	4907      	ldr	r1, [pc, #28]	@ (8001660 <EXTIT_set_callback+0x30>)
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 800164e:	7afb      	ldrb	r3, [r7, #11]
 8001650:	4618      	mov	r0, r3
 8001652:	f000 f807 	bl	8001664 <EXTIT_enable>
}
 8001656:	bf00      	nop
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200008cc 	.word	0x200008cc

08001664 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	2b0f      	cmp	r3, #15
 8001672:	d80c      	bhi.n	800168e <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	2201      	movs	r2, #1
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	b21a      	sxth	r2, r3
 800167e:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <EXTIT_enable+0x98>)
 8001680:	881b      	ldrh	r3, [r3, #0]
 8001682:	b21b      	sxth	r3, r3
 8001684:	4313      	orrs	r3, r2
 8001686:	b21b      	sxth	r3, r3
 8001688:	b29a      	uxth	r2, r3
 800168a:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <EXTIT_enable+0x98>)
 800168c:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	2b04      	cmp	r3, #4
 8001692:	d821      	bhi.n	80016d8 <EXTIT_enable+0x74>
 8001694:	a201      	add	r2, pc, #4	@ (adr r2, 800169c <EXTIT_enable+0x38>)
 8001696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800169a:	bf00      	nop
 800169c:	080016b1 	.word	0x080016b1
 80016a0:	080016b9 	.word	0x080016b9
 80016a4:	080016c1 	.word	0x080016c1
 80016a8:	080016c9 	.word	0x080016c9
 80016ac:	080016d1 	.word	0x080016d1
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80016b0:	2006      	movs	r0, #6
 80016b2:	f7ff ffa1 	bl	80015f8 <__NVIC_EnableIRQ>
 80016b6:	e01d      	b.n	80016f4 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80016b8:	2007      	movs	r0, #7
 80016ba:	f7ff ff9d 	bl	80015f8 <__NVIC_EnableIRQ>
 80016be:	e019      	b.n	80016f4 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 80016c0:	2008      	movs	r0, #8
 80016c2:	f7ff ff99 	bl	80015f8 <__NVIC_EnableIRQ>
 80016c6:	e015      	b.n	80016f4 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 80016c8:	2009      	movs	r0, #9
 80016ca:	f7ff ff95 	bl	80015f8 <__NVIC_EnableIRQ>
 80016ce:	e011      	b.n	80016f4 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 80016d0:	200a      	movs	r0, #10
 80016d2:	f7ff ff91 	bl	80015f8 <__NVIC_EnableIRQ>
 80016d6:	e00d      	b.n	80016f4 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	2b09      	cmp	r3, #9
 80016dc:	d803      	bhi.n	80016e6 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016de:	2017      	movs	r0, #23
 80016e0:	f7ff ff8a 	bl	80015f8 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 80016e4:	e005      	b.n	80016f2 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	2b0f      	cmp	r3, #15
 80016ea:	d802      	bhi.n	80016f2 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016ec:	2028      	movs	r0, #40	@ 0x28
 80016ee:	f7ff ff83 	bl	80015f8 <__NVIC_EnableIRQ>
			break;
 80016f2:	bf00      	nop
	}
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	2000090c 	.word	0x2000090c

08001700 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001700:	b480      	push	{r7}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800170a:	23ff      	movs	r3, #255	@ 0xff
 800170c:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001714:	f000 80b8 	beq.w	8001888 <EXTI_gpiopin_to_pin_number+0x188>
 8001718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800171c:	f300 80b7 	bgt.w	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 8001720:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001724:	f000 80ad 	beq.w	8001882 <EXTI_gpiopin_to_pin_number+0x182>
 8001728:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800172c:	f300 80af 	bgt.w	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 8001730:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001734:	f000 80a2 	beq.w	800187c <EXTI_gpiopin_to_pin_number+0x17c>
 8001738:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800173c:	f300 80a7 	bgt.w	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 8001740:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001744:	f000 8097 	beq.w	8001876 <EXTI_gpiopin_to_pin_number+0x176>
 8001748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800174c:	f300 809f 	bgt.w	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 8001750:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001754:	f000 808c 	beq.w	8001870 <EXTI_gpiopin_to_pin_number+0x170>
 8001758:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800175c:	f300 8097 	bgt.w	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 8001760:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001764:	f000 8081 	beq.w	800186a <EXTI_gpiopin_to_pin_number+0x16a>
 8001768:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800176c:	f300 808f 	bgt.w	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 8001770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001774:	d076      	beq.n	8001864 <EXTI_gpiopin_to_pin_number+0x164>
 8001776:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800177a:	f300 8088 	bgt.w	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 800177e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001782:	d06c      	beq.n	800185e <EXTI_gpiopin_to_pin_number+0x15e>
 8001784:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001788:	f300 8081 	bgt.w	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 800178c:	2b80      	cmp	r3, #128	@ 0x80
 800178e:	d063      	beq.n	8001858 <EXTI_gpiopin_to_pin_number+0x158>
 8001790:	2b80      	cmp	r3, #128	@ 0x80
 8001792:	dc7c      	bgt.n	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 8001794:	2b20      	cmp	r3, #32
 8001796:	dc47      	bgt.n	8001828 <EXTI_gpiopin_to_pin_number+0x128>
 8001798:	2b00      	cmp	r3, #0
 800179a:	dd78      	ble.n	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 800179c:	3b01      	subs	r3, #1
 800179e:	2b1f      	cmp	r3, #31
 80017a0:	d875      	bhi.n	800188e <EXTI_gpiopin_to_pin_number+0x18e>
 80017a2:	a201      	add	r2, pc, #4	@ (adr r2, 80017a8 <EXTI_gpiopin_to_pin_number+0xa8>)
 80017a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a8:	0800182f 	.word	0x0800182f
 80017ac:	08001835 	.word	0x08001835
 80017b0:	0800188f 	.word	0x0800188f
 80017b4:	0800183b 	.word	0x0800183b
 80017b8:	0800188f 	.word	0x0800188f
 80017bc:	0800188f 	.word	0x0800188f
 80017c0:	0800188f 	.word	0x0800188f
 80017c4:	08001841 	.word	0x08001841
 80017c8:	0800188f 	.word	0x0800188f
 80017cc:	0800188f 	.word	0x0800188f
 80017d0:	0800188f 	.word	0x0800188f
 80017d4:	0800188f 	.word	0x0800188f
 80017d8:	0800188f 	.word	0x0800188f
 80017dc:	0800188f 	.word	0x0800188f
 80017e0:	0800188f 	.word	0x0800188f
 80017e4:	08001847 	.word	0x08001847
 80017e8:	0800188f 	.word	0x0800188f
 80017ec:	0800188f 	.word	0x0800188f
 80017f0:	0800188f 	.word	0x0800188f
 80017f4:	0800188f 	.word	0x0800188f
 80017f8:	0800188f 	.word	0x0800188f
 80017fc:	0800188f 	.word	0x0800188f
 8001800:	0800188f 	.word	0x0800188f
 8001804:	0800188f 	.word	0x0800188f
 8001808:	0800188f 	.word	0x0800188f
 800180c:	0800188f 	.word	0x0800188f
 8001810:	0800188f 	.word	0x0800188f
 8001814:	0800188f 	.word	0x0800188f
 8001818:	0800188f 	.word	0x0800188f
 800181c:	0800188f 	.word	0x0800188f
 8001820:	0800188f 	.word	0x0800188f
 8001824:	0800184d 	.word	0x0800184d
 8001828:	2b40      	cmp	r3, #64	@ 0x40
 800182a:	d012      	beq.n	8001852 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 800182c:	e02f      	b.n	800188e <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 800182e:	2300      	movs	r3, #0
 8001830:	73fb      	strb	r3, [r7, #15]
 8001832:	e02d      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8001834:	2301      	movs	r3, #1
 8001836:	73fb      	strb	r3, [r7, #15]
 8001838:	e02a      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 800183a:	2302      	movs	r3, #2
 800183c:	73fb      	strb	r3, [r7, #15]
 800183e:	e027      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8001840:	2303      	movs	r3, #3
 8001842:	73fb      	strb	r3, [r7, #15]
 8001844:	e024      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8001846:	2304      	movs	r3, #4
 8001848:	73fb      	strb	r3, [r7, #15]
 800184a:	e021      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 800184c:	2305      	movs	r3, #5
 800184e:	73fb      	strb	r3, [r7, #15]
 8001850:	e01e      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8001852:	2306      	movs	r3, #6
 8001854:	73fb      	strb	r3, [r7, #15]
 8001856:	e01b      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8001858:	2307      	movs	r3, #7
 800185a:	73fb      	strb	r3, [r7, #15]
 800185c:	e018      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 800185e:	2308      	movs	r3, #8
 8001860:	73fb      	strb	r3, [r7, #15]
 8001862:	e015      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8001864:	2309      	movs	r3, #9
 8001866:	73fb      	strb	r3, [r7, #15]
 8001868:	e012      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 800186a:	230a      	movs	r3, #10
 800186c:	73fb      	strb	r3, [r7, #15]
 800186e:	e00f      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8001870:	230b      	movs	r3, #11
 8001872:	73fb      	strb	r3, [r7, #15]
 8001874:	e00c      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8001876:	230c      	movs	r3, #12
 8001878:	73fb      	strb	r3, [r7, #15]
 800187a:	e009      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 800187c:	230d      	movs	r3, #13
 800187e:	73fb      	strb	r3, [r7, #15]
 8001880:	e006      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001882:	230e      	movs	r3, #14
 8001884:	73fb      	strb	r3, [r7, #15]
 8001886:	e003      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8001888:	230f      	movs	r3, #15
 800188a:	73fb      	strb	r3, [r7, #15]
 800188c:	e000      	b.n	8001890 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 800188e:	bf00      	nop
	}
	return ret;
 8001890:	7bfb      	ldrb	r3, [r7, #15]
}
 8001892:	4618      	mov	r0, r3
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr

0800189c <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2201      	movs	r2, #1
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80018b0:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <EXTI_call+0x58>)
 80018b2:	695a      	ldr	r2, [r3, #20]
 80018b4:	89fb      	ldrh	r3, [r7, #14]
 80018b6:	4013      	ands	r3, r2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d016      	beq.n	80018ea <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80018bc:	4a0d      	ldr	r2, [pc, #52]	@ (80018f4 <EXTI_call+0x58>)
 80018be:	89fb      	ldrh	r3, [r7, #14]
 80018c0:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80018c2:	4b0d      	ldr	r3, [pc, #52]	@ (80018f8 <EXTI_call+0x5c>)
 80018c4:	881a      	ldrh	r2, [r3, #0]
 80018c6:	89fb      	ldrh	r3, [r7, #14]
 80018c8:	4013      	ands	r3, r2
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d00c      	beq.n	80018ea <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	4a0a      	ldr	r2, [pc, #40]	@ (80018fc <EXTI_call+0x60>)
 80018d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d006      	beq.n	80018ea <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	4a07      	ldr	r2, [pc, #28]	@ (80018fc <EXTI_call+0x60>)
 80018e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e4:	89fa      	ldrh	r2, [r7, #14]
 80018e6:	4610      	mov	r0, r2
 80018e8:	4798      	blx	r3
		}
	}
}
 80018ea:	bf00      	nop
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40010400 	.word	0x40010400
 80018f8:	2000090c 	.word	0x2000090c
 80018fc:	200008cc 	.word	0x200008cc

08001900 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001904:	2000      	movs	r0, #0
 8001906:	f7ff ffc9 	bl	800189c <EXTI_call>
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}

0800190e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001912:	2001      	movs	r0, #1
 8001914:	f7ff ffc2 	bl	800189c <EXTI_call>
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001920:	2002      	movs	r0, #2
 8001922:	f7ff ffbb 	bl	800189c <EXTI_call>
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}

0800192a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 800192e:	2003      	movs	r0, #3
 8001930:	f7ff ffb4 	bl	800189c <EXTI_call>
}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}

08001938 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 800193c:	2004      	movs	r0, #4
 800193e:	f7ff ffad 	bl	800189c <EXTI_call>
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}

08001946 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800194a:	2005      	movs	r0, #5
 800194c:	f7ff ffa6 	bl	800189c <EXTI_call>
	EXTI_call(6);
 8001950:	2006      	movs	r0, #6
 8001952:	f7ff ffa3 	bl	800189c <EXTI_call>
	EXTI_call(7);
 8001956:	2007      	movs	r0, #7
 8001958:	f7ff ffa0 	bl	800189c <EXTI_call>
	EXTI_call(8);
 800195c:	2008      	movs	r0, #8
 800195e:	f7ff ff9d 	bl	800189c <EXTI_call>
	EXTI_call(9);
 8001962:	2009      	movs	r0, #9
 8001964:	f7ff ff9a 	bl	800189c <EXTI_call>
}
 8001968:	bf00      	nop
 800196a:	bd80      	pop	{r7, pc}

0800196c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001970:	200a      	movs	r0, #10
 8001972:	f7ff ff93 	bl	800189c <EXTI_call>
	EXTI_call(11);
 8001976:	200b      	movs	r0, #11
 8001978:	f7ff ff90 	bl	800189c <EXTI_call>
	EXTI_call(12);
 800197c:	200c      	movs	r0, #12
 800197e:	f7ff ff8d 	bl	800189c <EXTI_call>
	EXTI_call(13);
 8001982:	200d      	movs	r0, #13
 8001984:	f7ff ff8a 	bl	800189c <EXTI_call>
	EXTI_call(14);
 8001988:	200e      	movs	r0, #14
 800198a:	f7ff ff87 	bl	800189c <EXTI_call>
	EXTI_call(15);
 800198e:	200f      	movs	r0, #15
 8001990:	f7ff ff84 	bl	800189c <EXTI_call>
}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}

08001998 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001998:	b480      	push	{r7}
 800199a:	b089      	sub	sp, #36	@ 0x24
 800199c:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800199e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	6193      	str	r3, [r2, #24]
 80019aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	61bb      	str	r3, [r7, #24]
 80019b4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80019b6:	4b27      	ldr	r3, [pc, #156]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019b8:	699b      	ldr	r3, [r3, #24]
 80019ba:	4a26      	ldr	r2, [pc, #152]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019bc:	f043 0308 	orr.w	r3, r3, #8
 80019c0:	6193      	str	r3, [r2, #24]
 80019c2:	4b24      	ldr	r3, [pc, #144]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	f003 0308 	and.w	r3, r3, #8
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80019ce:	4b21      	ldr	r3, [pc, #132]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	4a20      	ldr	r2, [pc, #128]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019d4:	f043 0310 	orr.w	r3, r3, #16
 80019d8:	6193      	str	r3, [r2, #24]
 80019da:	4b1e      	ldr	r3, [pc, #120]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	f003 0310 	and.w	r3, r3, #16
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80019e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019ec:	f043 0320 	orr.w	r3, r3, #32
 80019f0:	6193      	str	r3, [r2, #24]
 80019f2:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	f003 0320 	and.w	r3, r3, #32
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80019fe:	4b15      	ldr	r3, [pc, #84]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	4a14      	ldr	r2, [pc, #80]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 8001a04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a08:	6193      	str	r3, [r2, #24]
 8001a0a:	4b12      	ldr	r3, [pc, #72]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001a16:	4b0f      	ldr	r3, [pc, #60]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	4a0e      	ldr	r2, [pc, #56]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	6193      	str	r3, [r2, #24]
 8001a22:	4b0c      	ldr	r3, [pc, #48]	@ (8001a54 <BSP_GPIO_Enable+0xbc>)
 8001a24:	699b      	ldr	r3, [r3, #24]
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8001a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a58 <BSP_GPIO_Enable+0xc0>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	61fb      	str	r3, [r7, #28]
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001a3a:	61fb      	str	r3, [r7, #28]
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a42:	61fb      	str	r3, [r7, #28]
 8001a44:	4a04      	ldr	r2, [pc, #16]	@ (8001a58 <BSP_GPIO_Enable+0xc0>)
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	6053      	str	r3, [r2, #4]
#endif
}
 8001a4a:	bf00      	nop
 8001a4c:	3724      	adds	r7, #36	@ 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40010000 	.word	0x40010000

08001a5c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
 8001a68:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a78:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001a7a:	f107 0310 	add.w	r3, r7, #16
 8001a7e:	4619      	mov	r1, r3
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f002 ff7f 	bl	8004984 <HAL_GPIO_Init>
}
 8001a86:	bf00      	nop
 8001a88:	3720      	adds	r7, #32
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <DEMO_RTC_process_main>:

/**	running_e DEMO_RTC_process_main(void)	 // Fonction de d�monstration (partielle) de l'utilisation de ce module.
 * @brief exemple d'utilisation du module RTC.
 */
RTC_TimeTypeDef DEMO_RTC_process_main(bool_e ask_for_finish)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b088      	sub	sp, #32
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef time;
	RTC_DateTypeDef date;
	static bool_e flag_alarm;
//	const char * weekday_str[7] = {"sunday", "monday", "tuesday", "wednesday", "thursday", "friday", "saturday"};

	switch(state)
 8001a98:	4b3a      	ldr	r3, [pc, #232]	@ (8001b84 <DEMO_RTC_process_main+0xf4>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d002      	beq.n	8001aa6 <DEMO_RTC_process_main+0x16>
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d004      	beq.n	8001aae <DEMO_RTC_process_main+0x1e>
				state = INIT;
//				ret = END_OK;
			}
			break;}
		default:
			break;
 8001aa4:	e056      	b.n	8001b54 <DEMO_RTC_process_main+0xc4>
			state = RUN;
 8001aa6:	4b37      	ldr	r3, [pc, #220]	@ (8001b84 <DEMO_RTC_process_main+0xf4>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	701a      	strb	r2, [r3, #0]
			break;}
 8001aac:	e052      	b.n	8001b54 <DEMO_RTC_process_main+0xc4>
			RTC_get_time_and_date(&time, &date);
 8001aae:	f107 0214 	add.w	r2, r7, #20
 8001ab2:	f107 0318 	add.w	r3, r7, #24
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 f903 	bl	8001cc4 <RTC_get_time_and_date>
			if(time.Seconds != previous_printed_time)
 8001abe:	7eba      	ldrb	r2, [r7, #26]
 8001ac0:	4b31      	ldr	r3, [pc, #196]	@ (8001b88 <DEMO_RTC_process_main+0xf8>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d002      	beq.n	8001ace <DEMO_RTC_process_main+0x3e>
				previous_printed_time = time.Seconds;
 8001ac8:	7eba      	ldrb	r2, [r7, #26]
 8001aca:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <DEMO_RTC_process_main+0xf8>)
 8001acc:	701a      	strb	r2, [r3, #0]
			if(UART_data_ready(UART2_ID))
 8001ace:	2001      	movs	r0, #1
 8001ad0:	f001 fa90 	bl	8002ff4 <UART_data_ready>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d02e      	beq.n	8001b38 <DEMO_RTC_process_main+0xa8>
				c = UART_getc(UART2_ID);
 8001ada:	2001      	movs	r0, #1
 8001adc:	f001 fb04 	bl	80030e8 <UART_getc>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	77fb      	strb	r3, [r7, #31]
				switch(c)
 8001ae4:	7ffb      	ldrb	r3, [r7, #31]
 8001ae6:	2b68      	cmp	r3, #104	@ 0x68
 8001ae8:	d019      	beq.n	8001b1e <DEMO_RTC_process_main+0x8e>
 8001aea:	2b72      	cmp	r3, #114	@ 0x72
 8001aec:	d124      	bne.n	8001b38 <DEMO_RTC_process_main+0xa8>
						printf("reset time & date\n");
 8001aee:	4827      	ldr	r0, [pc, #156]	@ (8001b8c <DEMO_RTC_process_main+0xfc>)
 8001af0:	f006 f9ea 	bl	8007ec8 <puts>
						RTC_TimeTypeDef time = {TIME_HOUR, TIME_MINUTES, TIME_SECONDS};
 8001af4:	4a26      	ldr	r2, [pc, #152]	@ (8001b90 <DEMO_RTC_process_main+0x100>)
 8001af6:	f107 0310 	add.w	r3, r7, #16
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	4611      	mov	r1, r2
 8001afe:	8019      	strh	r1, [r3, #0]
 8001b00:	3302      	adds	r3, #2
 8001b02:	0c12      	lsrs	r2, r2, #16
 8001b04:	701a      	strb	r2, [r3, #0]
						RTC_DateTypeDef date = {TIME_DAY, TIME_MONTH, TIME_DATE, TIME_YEAR};
 8001b06:	4b23      	ldr	r3, [pc, #140]	@ (8001b94 <DEMO_RTC_process_main+0x104>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	60fb      	str	r3, [r7, #12]
						RTC_set_time_and_date(&time, &date);
 8001b0c:	f107 020c 	add.w	r2, r7, #12
 8001b10:	f107 0310 	add.w	r3, r7, #16
 8001b14:	4611      	mov	r1, r2
 8001b16:	4618      	mov	r0, r3
 8001b18:	f000 f8be 	bl	8001c98 <RTC_set_time_and_date>
						break;
 8001b1c:	e00c      	b.n	8001b38 <DEMO_RTC_process_main+0xa8>
						printf("This demo will print the time every second.\n");
 8001b1e:	481e      	ldr	r0, [pc, #120]	@ (8001b98 <DEMO_RTC_process_main+0x108>)
 8001b20:	f006 f9d2 	bl	8007ec8 <puts>
						printf("Commands :\n");
 8001b24:	481d      	ldr	r0, [pc, #116]	@ (8001b9c <DEMO_RTC_process_main+0x10c>)
 8001b26:	f006 f9cf 	bl	8007ec8 <puts>
						printf("h : help\n");
 8001b2a:	481d      	ldr	r0, [pc, #116]	@ (8001ba0 <DEMO_RTC_process_main+0x110>)
 8001b2c:	f006 f9cc 	bl	8007ec8 <puts>
						printf("r : reset time & date to default\n");
 8001b30:	481c      	ldr	r0, [pc, #112]	@ (8001ba4 <DEMO_RTC_process_main+0x114>)
 8001b32:	f006 f9c9 	bl	8007ec8 <puts>
						break;
 8001b36:	bf00      	nop
			if(flag_alarm)
 8001b38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba8 <DEMO_RTC_process_main+0x118>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d002      	beq.n	8001b46 <DEMO_RTC_process_main+0xb6>
				flag_alarm = FALSE;
 8001b40:	4b19      	ldr	r3, [pc, #100]	@ (8001ba8 <DEMO_RTC_process_main+0x118>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
			if(ask_for_finish)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d002      	beq.n	8001b52 <DEMO_RTC_process_main+0xc2>
				state = INIT;
 8001b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b84 <DEMO_RTC_process_main+0xf4>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	701a      	strb	r2, [r3, #0]
			break;}
 8001b52:	bf00      	nop
	}
	return time;
 8001b54:	f107 031c 	add.w	r3, r7, #28
 8001b58:	f107 0218 	add.w	r2, r7, #24
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	4611      	mov	r1, r2
 8001b60:	8019      	strh	r1, [r3, #0]
 8001b62:	3302      	adds	r3, #2
 8001b64:	0c12      	lsrs	r2, r2, #16
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	2300      	movs	r3, #0
 8001b6a:	7f3a      	ldrb	r2, [r7, #28]
 8001b6c:	f362 0307 	bfi	r3, r2, #0, #8
 8001b70:	7f7a      	ldrb	r2, [r7, #29]
 8001b72:	f362 230f 	bfi	r3, r2, #8, #8
 8001b76:	7fba      	ldrb	r2, [r7, #30]
 8001b78:	f362 4317 	bfi	r3, r2, #16, #8
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3720      	adds	r7, #32
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	2000092c 	.word	0x2000092c
 8001b88:	2000092d 	.word	0x2000092d
 8001b8c:	0800db2c 	.word	0x0800db2c
 8001b90:	0800dba8 	.word	0x0800dba8
 8001b94:	0800dbac 	.word	0x0800dbac
 8001b98:	0800db40 	.word	0x0800db40
 8001b9c:	0800db6c 	.word	0x0800db6c
 8001ba0:	0800db78 	.word	0x0800db78
 8001ba4:	0800db84 	.word	0x0800db84
 8001ba8:	20000930 	.word	0x20000930

08001bac <RTC_init>:
 * 					Sinon, il est possible d'utiliser l'oscillateur interne : indiquez FALSE
 * 					Attention, cet oscillateur est m�diocre (pourcentage de d�viation de plusieurs pourcents !)
 * 						mais il est pratique pour valider le concept...
 */
void RTC_init(bool_e i_installed_an_external_oscillator)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();						//Enable the Power Controller (PWR) APB1 interface clock
 8001bb4:	4b30      	ldr	r3, [pc, #192]	@ (8001c78 <RTC_init+0xcc>)
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	4a2f      	ldr	r2, [pc, #188]	@ (8001c78 <RTC_init+0xcc>)
 8001bba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bbe:	61d3      	str	r3, [r2, #28]
 8001bc0:	4b2d      	ldr	r3, [pc, #180]	@ (8001c78 <RTC_init+0xcc>)
 8001bc2:	69db      	ldr	r3, [r3, #28]
 8001bc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	68bb      	ldr	r3, [r7, #8]
	HAL_PWR_EnableBkUpAccess();						//Enable access to RTC domain
 8001bcc:	f003 f88e 	bl	8004cec <HAL_PWR_EnableBkUpAccess>
	if(i_installed_an_external_oscillator)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d028      	beq.n	8001c28 <RTC_init+0x7c>
	{
		uint32_t tickstart;
		__HAL_RCC_LSE_CONFIG(RCC_LSE_ON);
 8001bd6:	4b28      	ldr	r3, [pc, #160]	@ (8001c78 <RTC_init+0xcc>)
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	4a27      	ldr	r2, [pc, #156]	@ (8001c78 <RTC_init+0xcc>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	6213      	str	r3, [r2, #32]

		tickstart = HAL_GetTick();
 8001be2:	f001 ff5d 	bl	8003aa0 <HAL_GetTick>
 8001be6:	60f8      	str	r0, [r7, #12]
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY))
 8001be8:	e00c      	b.n	8001c04 <RTC_init+0x58>
		{
			if((HAL_GetTick() - tickstart ) > LSE_STARTUP_TIMEOUT)
 8001bea:	f001 ff59 	bl	8003aa0 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d903      	bls.n	8001c04 <RTC_init+0x58>
			{
				printf("LSE is not ready : did you place a 32768 Hz quartz on PC14-PC15?\n");
 8001bfc:	481f      	ldr	r0, [pc, #124]	@ (8001c7c <RTC_init+0xd0>)
 8001bfe:	f006 f963 	bl	8007ec8 <puts>
				return;
 8001c02:	e036      	b.n	8001c72 <RTC_init+0xc6>
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY))
 8001c04:	4b1c      	ldr	r3, [pc, #112]	@ (8001c78 <RTC_init+0xcc>)
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	f003 0302 	and.w	r3, r3, #2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d0ec      	beq.n	8001bea <RTC_init+0x3e>
			}
		}
		printf("LSE is ready\n");
 8001c10:	481b      	ldr	r0, [pc, #108]	@ (8001c80 <RTC_init+0xd4>)
 8001c12:	f006 f959 	bl	8007ec8 <puts>
		__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE);	//Select the external RTC clock source
 8001c16:	4b18      	ldr	r3, [pc, #96]	@ (8001c78 <RTC_init+0xcc>)
 8001c18:	6a1b      	ldr	r3, [r3, #32]
 8001c1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c1e:	4a16      	ldr	r2, [pc, #88]	@ (8001c78 <RTC_init+0xcc>)
 8001c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c24:	6213      	str	r3, [r2, #32]
 8001c26:	e011      	b.n	8001c4c <RTC_init+0xa0>
	}
	else
	{
		__HAL_RCC_LSI_ENABLE();
 8001c28:	4b16      	ldr	r3, [pc, #88]	@ (8001c84 <RTC_init+0xd8>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	601a      	str	r2, [r3, #0]
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY));
 8001c2e:	bf00      	nop
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <RTC_init+0xcc>)
 8001c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c34:	f003 0302 	and.w	r3, r3, #2
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0f9      	beq.n	8001c30 <RTC_init+0x84>
		__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSI);	//Select the internal RTC clock source
 8001c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c78 <RTC_init+0xcc>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c44:	4a0c      	ldr	r2, [pc, #48]	@ (8001c78 <RTC_init+0xcc>)
 8001c46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c4a:	6213      	str	r3, [r2, #32]
	}
	__HAL_RCC_RTC_ENABLE();							//Enable RTC Clock
 8001c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c88 <RTC_init+0xdc>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	601a      	str	r2, [r3, #0]

	rtc_handle.Instance = RTC;
 8001c52:	4b0e      	ldr	r3, [pc, #56]	@ (8001c8c <RTC_init+0xe0>)
 8001c54:	4a0e      	ldr	r2, [pc, #56]	@ (8001c90 <RTC_init+0xe4>)
 8001c56:	601a      	str	r2, [r3, #0]
	rtc_handle.Init.AsynchPrediv = 		256*128;		//128*256 = 32768 => 1Hz !
 8001c58:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <RTC_init+0xe0>)
 8001c5a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c5e:	605a      	str	r2, [r3, #4]
	rtc_handle.Init.OutPut = 			RTC_OUTPUTSOURCE_NONE;
 8001c60:	4b0a      	ldr	r3, [pc, #40]	@ (8001c8c <RTC_init+0xe0>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
	HAL_RTC_Init(&rtc_handle);								//Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour
 8001c66:	4809      	ldr	r0, [pc, #36]	@ (8001c8c <RTC_init+0xe0>)
 8001c68:	f003 fd26 	bl	80056b8 <HAL_RTC_Init>
	initialized = TRUE;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <RTC_init+0xe8>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	601a      	str	r2, [r3, #0]
}
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	0800dbb0 	.word	0x0800dbb0
 8001c80:	0800dbf4 	.word	0x0800dbf4
 8001c84:	42420480 	.word	0x42420480
 8001c88:	4242043c 	.word	0x4242043c
 8001c8c:	20000910 	.word	0x20000910
 8001c90:	40002800 	.word	0x40002800
 8001c94:	20000924 	.word	0x20000924

08001c98 <RTC_set_time_and_date>:


void RTC_set_time_and_date(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *sDate)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
	HAL_RTC_SetTime(&rtc_handle, sTime, RTC_FORMAT_BIN);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	6879      	ldr	r1, [r7, #4]
 8001ca6:	4806      	ldr	r0, [pc, #24]	@ (8001cc0 <RTC_set_time_and_date+0x28>)
 8001ca8:	f003 fda5 	bl	80057f6 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
 8001cac:	2200      	movs	r2, #0
 8001cae:	6839      	ldr	r1, [r7, #0]
 8001cb0:	4803      	ldr	r0, [pc, #12]	@ (8001cc0 <RTC_set_time_and_date+0x28>)
 8001cb2:	f003 ff0f 	bl	8005ad4 <HAL_RTC_SetDate>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000910 	.word	0x20000910

08001cc4 <RTC_get_time_and_date>:
	if(initialized)
		HAL_RTC_SetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
}

void RTC_get_time_and_date(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *sDate)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetTime(&rtc_handle, sTime, RTC_FORMAT_BIN);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	6879      	ldr	r1, [r7, #4]
 8001cd2:	4806      	ldr	r0, [pc, #24]	@ (8001cec <RTC_get_time_and_date+0x28>)
 8001cd4:	f003 fe26 	bl	8005924 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	6839      	ldr	r1, [r7, #0]
 8001cdc:	4803      	ldr	r0, [pc, #12]	@ (8001cec <RTC_get_time_and_date+0x28>)
 8001cde:	f003 ffaf 	bl	8005c40 <HAL_RTC_GetDate>
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000910 	.word	0x20000910

08001cf0 <RTC_IRQHandler>:
{
	HAL_RTC_DeactivateAlarm(&rtc_handle, RTC_ALARM_A);
}

void RTC_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	HAL_RTC_AlarmIRQHandler(&rtc_handle);
 8001cf4:	4802      	ldr	r0, [pc, #8]	@ (8001d00 <RTC_IRQHandler+0x10>)
 8001cf6:	f003 fff7 	bl	8005ce8 <HAL_RTC_AlarmIRQHandler>
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000910 	.word	0x20000910

08001d04 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
	if(alarm_interrupt_flag)
 8001d0c:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <HAL_RTC_AlarmAEventCallback+0x24>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_RTC_AlarmAEventCallback+0x18>
		*alarm_interrupt_flag = TRUE;
 8001d14:	4b04      	ldr	r3, [pc, #16]	@ (8001d28 <HAL_RTC_AlarmAEventCallback+0x24>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000928 	.word	0x20000928

08001d2c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d30:	f3bf 8f4f 	dsb	sy
}
 8001d34:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001d36:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <__NVIC_SystemReset+0x24>)
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001d3e:	4904      	ldr	r1, [pc, #16]	@ (8001d50 <__NVIC_SystemReset+0x24>)
 8001d40:	4b04      	ldr	r3, [pc, #16]	@ (8001d54 <__NVIC_SystemReset+0x28>)
 8001d42:	4313      	orrs	r3, r2
 8001d44:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d46:	f3bf 8f4f 	dsb	sy
}
 8001d4a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <__NVIC_SystemReset+0x20>
 8001d50:	e000ed00 	.word	0xe000ed00
 8001d54:	05fa0004 	.word	0x05fa0004

08001d58 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001d5c:	f7ff fe1c 	bl	8001998 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8001d60:	4b25      	ldr	r3, [pc, #148]	@ (8001df8 <HAL_MspInit+0xa0>)
 8001d62:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d66:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001d68:	4b23      	ldr	r3, [pc, #140]	@ (8001df8 <HAL_MspInit+0xa0>)
 8001d6a:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d6e:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001d70:	4b21      	ldr	r3, [pc, #132]	@ (8001df8 <HAL_MspInit+0xa0>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001d76:	4b20      	ldr	r3, [pc, #128]	@ (8001df8 <HAL_MspInit+0xa0>)
 8001d78:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d7c:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dfc <HAL_MspInit+0xa4>)
 8001d80:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d84:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001d86:	4b1d      	ldr	r3, [pc, #116]	@ (8001dfc <HAL_MspInit+0xa4>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <HAL_MspInit+0xa4>)
 8001d8e:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d92:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001d94:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <HAL_MspInit+0xa4>)
 8001d96:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d9a:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001d9c:	4b18      	ldr	r3, [pc, #96]	@ (8001e00 <HAL_MspInit+0xa8>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001da2:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <HAL_MspInit+0xa8>)
 8001da4:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001da8:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001daa:	4b15      	ldr	r3, [pc, #84]	@ (8001e00 <HAL_MspInit+0xa8>)
 8001dac:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001db0:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001db2:	4b13      	ldr	r3, [pc, #76]	@ (8001e00 <HAL_MspInit+0xa8>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001db8:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <HAL_MspInit+0xac>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001dbe:	4b11      	ldr	r3, [pc, #68]	@ (8001e04 <HAL_MspInit+0xac>)
 8001dc0:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001dc4:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <HAL_MspInit+0xac>)
 8001dc8:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001dcc:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001dce:	4b0d      	ldr	r3, [pc, #52]	@ (8001e04 <HAL_MspInit+0xac>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <HAL_MspInit+0xb0>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8001dda:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <HAL_MspInit+0xb0>)
 8001ddc:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001de0:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8001de2:	4b09      	ldr	r3, [pc, #36]	@ (8001e08 <HAL_MspInit+0xb0>)
 8001de4:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001de8:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8001dea:	4b07      	ldr	r3, [pc, #28]	@ (8001e08 <HAL_MspInit+0xb0>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001df0:	f000 f813 	bl	8001e1a <SYS_ClockConfig>
}
 8001df4:	bf00      	nop
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40010800 	.word	0x40010800
 8001dfc:	40010c00 	.word	0x40010c00
 8001e00:	40011000 	.word	0x40011000
 8001e04:	40011400 	.word	0x40011400
 8001e08:	40011800 	.word	0x40011800

08001e0c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e10:	2003      	movs	r0, #3
 8001e12:	f002 fb05 	bl	8004420 <HAL_NVIC_SetPriorityGrouping>
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b090      	sub	sp, #64	@ 0x40
 8001e1e:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001e20:	f107 0318 	add.w	r3, r7, #24
 8001e24:	2228      	movs	r2, #40	@ 0x28
 8001e26:	2100      	movs	r1, #0
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f006 f98d 	bl	8008148 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	637b      	str	r3, [r7, #52]	@ 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001e32:	2300      	movs	r3, #0
 8001e34:	63bb      	str	r3, [r7, #56]	@ 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001e36:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e40:	2310      	movs	r3, #16
 8001e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001e44:	2301      	movs	r3, #1
 8001e46:	62bb      	str	r3, [r7, #40]	@ 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_RCC_OscConfig(&osc);
 8001e50:	f107 0318 	add.w	r3, r7, #24
 8001e54:	4618      	mov	r0, r3
 8001e56:	f002 ff55 	bl	8004d04 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e62:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001e6c:	230f      	movs	r3, #15
 8001e6e:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	2102      	movs	r1, #2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f003 f9c7 	bl	8005208 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001e7a:	f001 fcd1 	bl	8003820 <SystemCoreClockUpdate>
}
 8001e7e:	bf00      	nop
 8001e80:	3740      	adds	r7, #64	@ 0x40
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001e90:	2204      	movs	r2, #4
 8001e92:	4903      	ldr	r1, [pc, #12]	@ (8001ea0 <_exit+0x18>)
 8001e94:	2001      	movs	r0, #1
 8001e96:	f000 f8dd 	bl	8002054 <_write>
	while (1) {
 8001e9a:	bf00      	nop
 8001e9c:	e7fd      	b.n	8001e9a <_exit+0x12>
 8001e9e:	bf00      	nop
 8001ea0:	0800dc04 	.word	0x0800dc04

08001ea4 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001eb4:	605a      	str	r2, [r3, #4]
	return 0;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bc80      	pop	{r7}
 8001ec0:	4770      	bx	lr

08001ec2 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001ec2:	b480      	push	{r7}
 8001ec4:	af00      	add	r7, sp, #0
	return 1;
 8001ec6:	2301      	movs	r3, #1
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr

08001ed0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001eda:	f006 f983 	bl	80081e4 <__errno>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2216      	movs	r2, #22
 8001ee2:	601a      	str	r2, [r3, #0]
	return (-1);
 8001ee4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3708      	adds	r7, #8
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ef8:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <_sbrk+0x50>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d102      	bne.n	8001f06 <_sbrk+0x16>
		heap_end = &end;
 8001f00:	4b0f      	ldr	r3, [pc, #60]	@ (8001f40 <_sbrk+0x50>)
 8001f02:	4a10      	ldr	r2, [pc, #64]	@ (8001f44 <_sbrk+0x54>)
 8001f04:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001f06:	4b0e      	ldr	r3, [pc, #56]	@ (8001f40 <_sbrk+0x50>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f40 <_sbrk+0x50>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4413      	add	r3, r2
 8001f14:	466a      	mov	r2, sp
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d907      	bls.n	8001f2a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001f1a:	f006 f963 	bl	80081e4 <__errno>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	220c      	movs	r2, #12
 8001f22:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001f24:	f04f 33ff 	mov.w	r3, #4294967295
 8001f28:	e006      	b.n	8001f38 <_sbrk+0x48>
	}

	heap_end += incr;
 8001f2a:	4b05      	ldr	r3, [pc, #20]	@ (8001f40 <_sbrk+0x50>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	4a03      	ldr	r2, [pc, #12]	@ (8001f40 <_sbrk+0x50>)
 8001f34:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001f36:	68fb      	ldr	r3, [r7, #12]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	2000093c 	.word	0x2000093c
 8001f44:	200010c0 	.word	0x200010c0

08001f48 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001f52:	f006 f947 	bl	80081e4 <__errno>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001f5c:	6838      	ldr	r0, [r7, #0]
 8001f5e:	f7ff ffc7 	bl	8001ef0 <_sbrk>
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f6a:	d10b      	bne.n	8001f84 <_sbrk_r+0x3c>
 8001f6c:	f006 f93a 	bl	80081e4 <__errno>
 8001f70:	4603      	mov	r3, r0
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001f78:	f006 f934 	bl	80081e4 <__errno>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	601a      	str	r2, [r3, #0]
  return ret;
 8001f84:	68fb      	ldr	r3, [r7, #12]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	71bb      	strb	r3, [r7, #6]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001fa2:	4b08      	ldr	r3, [pc, #32]	@ (8001fc4 <SYS_set_std_usart+0x34>)
 8001fa4:	4a08      	ldr	r2, [pc, #32]	@ (8001fc8 <SYS_set_std_usart+0x38>)
 8001fa6:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001fa8:	4a08      	ldr	r2, [pc, #32]	@ (8001fcc <SYS_set_std_usart+0x3c>)
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001fae:	4a08      	ldr	r2, [pc, #32]	@ (8001fd0 <SYS_set_std_usart+0x40>)
 8001fb0:	79bb      	ldrb	r3, [r7, #6]
 8001fb2:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001fb4:	4a07      	ldr	r2, [pc, #28]	@ (8001fd4 <SYS_set_std_usart+0x44>)
 8001fb6:	797b      	ldrb	r3, [r7, #5]
 8001fb8:	7013      	strb	r3, [r2, #0]
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr
 8001fc4:	20000938 	.word	0x20000938
 8001fc8:	e5e0e5e0 	.word	0xe5e0e5e0
 8001fcc:	20000936 	.word	0x20000936
 8001fd0:	20000934 	.word	0x20000934
 8001fd4:	20000935 	.word	0x20000935

08001fd8 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d122      	bne.n	8002034 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
 8001ff2:	e01a      	b.n	800202a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001ff4:	bf00      	nop
 8001ff6:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <_read+0x78>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 fffa 	bl	8002ff4 <UART_data_ready>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0f7      	beq.n	8001ff6 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002006:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <_read+0x78>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f001 f810 	bl	8003030 <UART_get_next_byte>
 8002010:	4603      	mov	r3, r0
 8002012:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	1c5a      	adds	r2, r3, #1
 8002018:	60ba      	str	r2, [r7, #8]
 800201a:	7dfa      	ldrb	r2, [r7, #23]
 800201c:	701a      	strb	r2, [r3, #0]
				num++;
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	3301      	adds	r3, #1
 8002022:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	3301      	adds	r3, #1
 8002028:	61fb      	str	r3, [r7, #28]
 800202a:	69fa      	ldr	r2, [r7, #28]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	429a      	cmp	r2, r3
 8002030:	dbe0      	blt.n	8001ff4 <_read+0x1c>
			}
			break;
 8002032:	e007      	b.n	8002044 <_read+0x6c>
		default:
			errno = EBADF;
 8002034:	f006 f8d6 	bl	80081e4 <__errno>
 8002038:	4603      	mov	r3, r0
 800203a:	2209      	movs	r2, #9
 800203c:	601a      	str	r2, [r3, #0]
			return -1;
 800203e:	f04f 33ff 	mov.w	r3, #4294967295
 8002042:	e000      	b.n	8002046 <_read+0x6e>
	}
	return num;
 8002044:	69bb      	ldr	r3, [r7, #24]
}
 8002046:	4618      	mov	r0, r3
 8002048:	3720      	adds	r7, #32
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000936 	.word	0x20000936

08002054 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	60b9      	str	r1, [r7, #8]
 800205e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d003      	beq.n	800206e <_write+0x1a>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2b02      	cmp	r3, #2
 800206a:	d014      	beq.n	8002096 <_write+0x42>
 800206c:	e027      	b.n	80020be <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]
 8002072:	e00b      	b.n	800208c <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002074:	4b18      	ldr	r3, [pc, #96]	@ (80020d8 <_write+0x84>)
 8002076:	7818      	ldrb	r0, [r3, #0]
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	1c5a      	adds	r2, r3, #1
 800207c:	60ba      	str	r2, [r7, #8]
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	4619      	mov	r1, r3
 8002082:	f001 f83f 	bl	8003104 <UART_putc>
			for (n = 0; n < len; n++)
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	3301      	adds	r3, #1
 800208a:	617b      	str	r3, [r7, #20]
 800208c:	697a      	ldr	r2, [r7, #20]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	429a      	cmp	r2, r3
 8002092:	dbef      	blt.n	8002074 <_write+0x20>
#endif
			}
			break;
 8002094:	e01b      	b.n	80020ce <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	e00b      	b.n	80020b4 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 800209c:	4b0f      	ldr	r3, [pc, #60]	@ (80020dc <_write+0x88>)
 800209e:	7818      	ldrb	r0, [r3, #0]
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	60ba      	str	r2, [r7, #8]
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	4619      	mov	r1, r3
 80020aa:	f001 f82b 	bl	8003104 <UART_putc>
			for (n = 0; n < len; n++)
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	3301      	adds	r3, #1
 80020b2:	617b      	str	r3, [r7, #20]
 80020b4:	697a      	ldr	r2, [r7, #20]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	dbef      	blt.n	800209c <_write+0x48>
#endif
			}
			break;
 80020bc:	e007      	b.n	80020ce <_write+0x7a>
		default:
			errno = EBADF;
 80020be:	f006 f891 	bl	80081e4 <__errno>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2209      	movs	r2, #9
 80020c6:	601a      	str	r2, [r3, #0]
			return -1;
 80020c8:	f04f 33ff 	mov.w	r3, #4294967295
 80020cc:	e000      	b.n	80020d0 <_write+0x7c>
	}
	return len;
 80020ce:	687b      	ldr	r3, [r7, #4]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	20000934 	.word	0x20000934
 80020dc:	20000935 	.word	0x20000935

080020e0 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80020e0:	b40f      	push	{r0, r1, r2, r3}
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b0c2      	sub	sp, #264	@ 0x108
 80020e6:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 80020e8:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80020ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 80020f0:	4638      	mov	r0, r7
 80020f2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80020f6:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80020fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020fe:	f006 f815 	bl	800812c <vsnprintf>
 8002102:	4603      	mov	r3, r0
 8002104:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800210c:	2bff      	cmp	r3, #255	@ 0xff
 800210e:	d902      	bls.n	8002116 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002110:	23ff      	movs	r3, #255	@ 0xff
 8002112:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002116:	463b      	mov	r3, r7
 8002118:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800211c:	4619      	mov	r1, r3
 800211e:	2001      	movs	r0, #1
 8002120:	f001 f832 	bl	8003188 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8002128:	4618      	mov	r0, r3
 800212a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800212e:	46bd      	mov	sp, r7
 8002130:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002134:	b004      	add	sp, #16
 8002136:	4770      	bx	lr

08002138 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002142:	4b51      	ldr	r3, [pc, #324]	@ (8002288 <dump_trap_info+0x150>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a51      	ldr	r2, [pc, #324]	@ (800228c <dump_trap_info+0x154>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d001      	beq.n	8002150 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 800214c:	f7ff fdee 	bl	8001d2c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002150:	f3ef 8305 	mrs	r3, IPSR
 8002154:	60fb      	str	r3, [r7, #12]
  return(result);
 8002156:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002158:	b2db      	uxtb	r3, r3
 800215a:	4619      	mov	r1, r3
 800215c:	484c      	ldr	r0, [pc, #304]	@ (8002290 <dump_trap_info+0x158>)
 800215e:	f7ff ffbf 	bl	80020e0 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	f003 0308 	and.w	r3, r3, #8
 8002168:	2b00      	cmp	r3, #0
 800216a:	d003      	beq.n	8002174 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 800216c:	4849      	ldr	r0, [pc, #292]	@ (8002294 <dump_trap_info+0x15c>)
 800216e:	f7ff ffb7 	bl	80020e0 <dump_printf>
 8002172:	e002      	b.n	800217a <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002174:	4848      	ldr	r0, [pc, #288]	@ (8002298 <dump_trap_info+0x160>)
 8002176:	f7ff ffb3 	bl	80020e0 <dump_printf>

	int offset, i;
	offset = 0;
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 800217e:	4847      	ldr	r0, [pc, #284]	@ (800229c <dump_trap_info+0x164>)
 8002180:	f7ff ffae 	bl	80020e0 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	4413      	add	r3, r2
 800218c:	6819      	ldr	r1, [r3, #0]
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	3301      	adds	r3, #1
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4413      	add	r3, r2
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	4840      	ldr	r0, [pc, #256]	@ (80022a0 <dump_trap_info+0x168>)
 800219e:	f7ff ff9f 	bl	80020e0 <dump_printf>
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	3302      	adds	r3, #2
 80021a6:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	4413      	add	r3, r2
 80021b0:	6819      	ldr	r1, [r3, #0]
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	3301      	adds	r3, #1
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	4413      	add	r3, r2
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	4838      	ldr	r0, [pc, #224]	@ (80022a4 <dump_trap_info+0x16c>)
 80021c2:	f7ff ff8d 	bl	80020e0 <dump_printf>
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3302      	adds	r3, #2
 80021ca:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	1c5a      	adds	r2, r3, #1
 80021d0:	617a      	str	r2, [r7, #20]
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	4413      	add	r3, r2
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4619      	mov	r1, r3
 80021dc:	4832      	ldr	r0, [pc, #200]	@ (80022a8 <dump_trap_info+0x170>)
 80021de:	f7ff ff7f 	bl	80020e0 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	617a      	str	r2, [r7, #20]
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	4413      	add	r3, r2
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4619      	mov	r1, r3
 80021f2:	482e      	ldr	r0, [pc, #184]	@ (80022ac <dump_trap_info+0x174>)
 80021f4:	f7ff ff74 	bl	80020e0 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	617a      	str	r2, [r7, #20]
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	4413      	add	r3, r2
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4619      	mov	r1, r3
 8002208:	4829      	ldr	r0, [pc, #164]	@ (80022b0 <dump_trap_info+0x178>)
 800220a:	f7ff ff69 	bl	80020e0 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	1c5a      	adds	r2, r3, #1
 8002212:	617a      	str	r2, [r7, #20]
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	4413      	add	r3, r2
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4619      	mov	r1, r3
 800221e:	4825      	ldr	r0, [pc, #148]	@ (80022b4 <dump_trap_info+0x17c>)
 8002220:	f7ff ff5e 	bl	80020e0 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002224:	4824      	ldr	r0, [pc, #144]	@ (80022b8 <dump_trap_info+0x180>)
 8002226:	f7ff ff5b 	bl	80020e0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	e019      	b.n	8002264 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	3301      	adds	r3, #1
 8002234:	f003 0303 	and.w	r3, r3, #3
 8002238:	2b00      	cmp	r3, #0
 800223a:	d105      	bne.n	8002248 <dump_trap_info+0x110>
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <dump_trap_info+0x110>
			dump_printf("\n");
 8002242:	481e      	ldr	r0, [pc, #120]	@ (80022bc <dump_trap_info+0x184>)
 8002244:	f7ff ff4c 	bl	80020e0 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	617a      	str	r2, [r7, #20]
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	4413      	add	r3, r2
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4619      	mov	r1, r3
 8002258:	4819      	ldr	r0, [pc, #100]	@ (80022c0 <dump_trap_info+0x188>)
 800225a:	f7ff ff41 	bl	80020e0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	3301      	adds	r3, #1
 8002262:	613b      	str	r3, [r7, #16]
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	2b1f      	cmp	r3, #31
 8002268:	dc06      	bgt.n	8002278 <dump_trap_info+0x140>
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	4a14      	ldr	r2, [pc, #80]	@ (80022c4 <dump_trap_info+0x18c>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d3db      	bcc.n	8002230 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002278:	4810      	ldr	r0, [pc, #64]	@ (80022bc <dump_trap_info+0x184>)
 800227a:	f7ff ff31 	bl	80020e0 <dump_printf>
	dump_printf("END of Fault Handler\n");
 800227e:	4812      	ldr	r0, [pc, #72]	@ (80022c8 <dump_trap_info+0x190>)
 8002280:	f7ff ff2e 	bl	80020e0 <dump_printf>
	while(1);
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <dump_trap_info+0x14c>
 8002288:	20000938 	.word	0x20000938
 800228c:	e5e0e5e0 	.word	0xe5e0e5e0
 8002290:	0800dc48 	.word	0x0800dc48
 8002294:	0800dc68 	.word	0x0800dc68
 8002298:	0800dc80 	.word	0x0800dc80
 800229c:	0800dc9c 	.word	0x0800dc9c
 80022a0:	0800dcb0 	.word	0x0800dcb0
 80022a4:	0800dcd0 	.word	0x0800dcd0
 80022a8:	0800dcf0 	.word	0x0800dcf0
 80022ac:	0800dd00 	.word	0x0800dd00
 80022b0:	0800dd14 	.word	0x0800dd14
 80022b4:	0800dd28 	.word	0x0800dd28
 80022b8:	0800dd3c 	.word	0x0800dd3c
 80022bc:	0800dd4c 	.word	0x0800dd4c
 80022c0:	0800dd50 	.word	0x0800dd50
 80022c4:	20005000 	.word	0x20005000
 80022c8:	0800dd5c 	.word	0x0800dd5c

080022cc <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 80022cc:	f01e 0f04 	tst.w	lr, #4
 80022d0:	bf0c      	ite	eq
 80022d2:	f3ef 8008 	mrseq	r0, MSP
 80022d6:	f3ef 8009 	mrsne	r0, PSP
 80022da:	4671      	mov	r1, lr
 80022dc:	f7ff bf2c 	b.w	8002138 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80022e0:	bf00      	nop
	...

080022e4 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 80022e8:	4802      	ldr	r0, [pc, #8]	@ (80022f4 <NMI_Handler+0x10>)
 80022ea:	f7ff fef9 	bl	80020e0 <dump_printf>
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	0800dd74 	.word	0x0800dd74

080022f8 <SVC_Handler>:

void SVC_Handler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 80022fc:	4802      	ldr	r0, [pc, #8]	@ (8002308 <SVC_Handler+0x10>)
 80022fe:	f7ff feef 	bl	80020e0 <dump_printf>
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	0800dd88 	.word	0x0800dd88

0800230c <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002310:	4802      	ldr	r0, [pc, #8]	@ (800231c <DebugMon_Handler+0x10>)
 8002312:	f7ff fee5 	bl	80020e0 <dump_printf>
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	0800dda8 	.word	0x0800dda8

08002320 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002324:	4802      	ldr	r0, [pc, #8]	@ (8002330 <PendSV_Handler+0x10>)
 8002326:	f7ff fedb 	bl	80020e0 <dump_printf>
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	0800ddc4 	.word	0x0800ddc4
 8002334:	00000000 	.word	0x00000000

08002338 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800233c:	b096      	sub	sp, #88	@ 0x58
 800233e:	af00      	add	r7, sp, #0
 8002340:	4603      	mov	r3, r0
 8002342:	6239      	str	r1, [r7, #32]
 8002344:	61fa      	str	r2, [r7, #28]
 8002346:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	// On active l'horloge du timer demand.
	switch(timer_id)
 800234a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800234e:	2b03      	cmp	r3, #3
 8002350:	d83e      	bhi.n	80023d0 <TIMER_run_us+0x98>
 8002352:	a201      	add	r2, pc, #4	@ (adr r2, 8002358 <TIMER_run_us+0x20>)
 8002354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002358:	08002369 	.word	0x08002369
 800235c:	08002383 	.word	0x08002383
 8002360:	0800239d 	.word	0x0800239d
 8002364:	080023b7 	.word	0x080023b7
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002368:	4ba5      	ldr	r3, [pc, #660]	@ (8002600 <TIMER_run_us+0x2c8>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	4aa4      	ldr	r2, [pc, #656]	@ (8002600 <TIMER_run_us+0x2c8>)
 800236e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002372:	6193      	str	r3, [r2, #24]
 8002374:	4ba2      	ldr	r3, [pc, #648]	@ (8002600 <TIMER_run_us+0x2c8>)
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800237c:	637b      	str	r3, [r7, #52]	@ 0x34
 800237e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
			break;
 8002380:	e027      	b.n	80023d2 <TIMER_run_us+0x9a>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8002382:	4b9f      	ldr	r3, [pc, #636]	@ (8002600 <TIMER_run_us+0x2c8>)
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	4a9e      	ldr	r2, [pc, #632]	@ (8002600 <TIMER_run_us+0x2c8>)
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	61d3      	str	r3, [r2, #28]
 800238e:	4b9c      	ldr	r3, [pc, #624]	@ (8002600 <TIMER_run_us+0x2c8>)
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	633b      	str	r3, [r7, #48]	@ 0x30
 8002398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
			break;
 800239a:	e01a      	b.n	80023d2 <TIMER_run_us+0x9a>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 800239c:	4b98      	ldr	r3, [pc, #608]	@ (8002600 <TIMER_run_us+0x2c8>)
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	4a97      	ldr	r2, [pc, #604]	@ (8002600 <TIMER_run_us+0x2c8>)
 80023a2:	f043 0302 	orr.w	r3, r3, #2
 80023a6:	61d3      	str	r3, [r2, #28]
 80023a8:	4b95      	ldr	r3, [pc, #596]	@ (8002600 <TIMER_run_us+0x2c8>)
 80023aa:	69db      	ldr	r3, [r3, #28]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
			break;
 80023b4:	e00d      	b.n	80023d2 <TIMER_run_us+0x9a>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80023b6:	4b92      	ldr	r3, [pc, #584]	@ (8002600 <TIMER_run_us+0x2c8>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	4a91      	ldr	r2, [pc, #580]	@ (8002600 <TIMER_run_us+0x2c8>)
 80023bc:	f043 0304 	orr.w	r3, r3, #4
 80023c0:	61d3      	str	r3, [r2, #28]
 80023c2:	4b8f      	ldr	r3, [pc, #572]	@ (8002600 <TIMER_run_us+0x2c8>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	f003 0304 	and.w	r3, r3, #4
 80023ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
			break;
 80023ce:	e000      	b.n	80023d2 <TIMER_run_us+0x9a>
		default:
			break;
 80023d0:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 80023d2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80023d6:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80023da:	4b8a      	ldr	r3, [pc, #552]	@ (8002604 <TIMER_run_us+0x2cc>)
 80023dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80023e0:	4a89      	ldr	r2, [pc, #548]	@ (8002608 <TIMER_run_us+0x2d0>)
 80023e2:	0183      	lsls	r3, r0, #6
 80023e4:	4413      	add	r3, r2
 80023e6:	6019      	str	r1, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80023e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d10d      	bne.n	800240c <TIMER_run_us+0xd4>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80023f0:	f003 f870 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 80023f4:	6578      	str	r0, [r7, #84]	@ 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80023f6:	4b82      	ldr	r3, [pc, #520]	@ (8002600 <TIMER_run_us+0x2c8>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	0adb      	lsrs	r3, r3, #11
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	2b00      	cmp	r3, #0
 8002402:	d010      	beq.n	8002426 <TIMER_run_us+0xee>
			freq *= 2;
 8002404:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	657b      	str	r3, [r7, #84]	@ 0x54
 800240a:	e00c      	b.n	8002426 <TIMER_run_us+0xee>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 800240c:	f003 f84e 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 8002410:	6578      	str	r0, [r7, #84]	@ 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002412:	4b7b      	ldr	r3, [pc, #492]	@ (8002600 <TIMER_run_us+0x2c8>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	0a1b      	lsrs	r3, r3, #8
 8002418:	f003 0307 	and.w	r3, r3, #7
 800241c:	2b00      	cmp	r3, #0
 800241e:	d002      	beq.n	8002426 <TIMER_run_us+0xee>
			freq *= 2;
 8002420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8002426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002428:	2200      	movs	r2, #0
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	617a      	str	r2, [r7, #20]
 800242e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002432:	a171      	add	r1, pc, #452	@ (adr r1, 80025f8 <TIMER_run_us+0x2c0>)
 8002434:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002438:	f7fe fb26 	bl	8000a88 <__aeabi_ldivmod>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002444:	6a3b      	ldr	r3, [r7, #32]
 8002446:	2200      	movs	r2, #0
 8002448:	469a      	mov	sl, r3
 800244a:	4693      	mov	fp, r2
 800244c:	4652      	mov	r2, sl
 800244e:	465b      	mov	r3, fp
 8002450:	f04f 0000 	mov.w	r0, #0
 8002454:	f04f 0100 	mov.w	r1, #0
 8002458:	0159      	lsls	r1, r3, #5
 800245a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800245e:	0150      	lsls	r0, r2, #5
 8002460:	4602      	mov	r2, r0
 8002462:	460b      	mov	r3, r1
 8002464:	ebb2 040a 	subs.w	r4, r2, sl
 8002468:	eb63 050b 	sbc.w	r5, r3, fp
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	f04f 0300 	mov.w	r3, #0
 8002474:	026b      	lsls	r3, r5, #9
 8002476:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800247a:	0262      	lsls	r2, r4, #9
 800247c:	4614      	mov	r4, r2
 800247e:	461d      	mov	r5, r3
 8002480:	eb14 080a 	adds.w	r8, r4, sl
 8002484:	eb45 090b 	adc.w	r9, r5, fp
 8002488:	f04f 0200 	mov.w	r2, #0
 800248c:	f04f 0300 	mov.w	r3, #0
 8002490:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002494:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002498:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800249c:	ebb2 0108 	subs.w	r1, r2, r8
 80024a0:	6039      	str	r1, [r7, #0]
 80024a2:	eb63 0309 	sbc.w	r3, r3, r9
 80024a6:	607b      	str	r3, [r7, #4]
 80024a8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80024ac:	461a      	mov	r2, r3
 80024ae:	eb12 020a 	adds.w	r2, r2, sl
 80024b2:	60ba      	str	r2, [r7, #8]
 80024b4:	4623      	mov	r3, r4
 80024b6:	eb43 030b 	adc.w	r3, r3, fp
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80024c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80024c4:	f7fe fb30 	bl	8000b28 <__aeabi_uldivmod>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	if(period > 65536)
 80024d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024d4:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 80024d8:	f173 0300 	sbcs.w	r3, r3, #0
 80024dc:	d32b      	bcc.n	8002536 <TIMER_run_us+0x1fe>
	{
		uint32_t prescaler = 1;
 80024de:	2301      	movs	r3, #1
 80024e0:	647b      	str	r3, [r7, #68]	@ 0x44
		while(period > 65536)
 80024e2:	e00e      	b.n	8002502 <TIMER_run_us+0x1ca>
		{
			prescaler *= 2;
 80024e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	647b      	str	r3, [r7, #68]	@ 0x44
			period /= 2;
 80024ea:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80024ee:	f04f 0200 	mov.w	r2, #0
 80024f2:	f04f 0300 	mov.w	r3, #0
 80024f6:	0842      	lsrs	r2, r0, #1
 80024f8:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80024fc:	084b      	lsrs	r3, r1, #1
 80024fe:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		while(period > 65536)
 8002502:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002506:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800250a:	f173 0300 	sbcs.w	r3, r3, #0
 800250e:	d2e9      	bcs.n	80024e4 <TIMER_run_us+0x1ac>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002510:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002514:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002516:	3a01      	subs	r2, #1
 8002518:	493b      	ldr	r1, [pc, #236]	@ (8002608 <TIMER_run_us+0x2d0>)
 800251a:	019b      	lsls	r3, r3, #6
 800251c:	440b      	add	r3, r1
 800251e:	3304      	adds	r3, #4
 8002520:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002522:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002524:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002528:	3a01      	subs	r2, #1
 800252a:	4937      	ldr	r1, [pc, #220]	@ (8002608 <TIMER_run_us+0x2d0>)
 800252c:	019b      	lsls	r3, r3, #6
 800252e:	440b      	add	r3, r1
 8002530:	330c      	adds	r3, #12
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	e010      	b.n	8002558 <TIMER_run_us+0x220>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8002536:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800253a:	4a33      	ldr	r2, [pc, #204]	@ (8002608 <TIMER_run_us+0x2d0>)
 800253c:	019b      	lsls	r3, r3, #6
 800253e:	4413      	add	r3, r2
 8002540:	3304      	adds	r3, #4
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002546:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002548:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800254c:	3a01      	subs	r2, #1
 800254e:	492e      	ldr	r1, [pc, #184]	@ (8002608 <TIMER_run_us+0x2d0>)
 8002550:	019b      	lsls	r3, r3, #6
 8002552:	440b      	add	r3, r1
 8002554:	330c      	adds	r3, #12
 8002556:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800255c:	4a2a      	ldr	r2, [pc, #168]	@ (8002608 <TIMER_run_us+0x2d0>)
 800255e:	019b      	lsls	r3, r3, #6
 8002560:	4413      	add	r3, r2
 8002562:	3310      	adds	r3, #16
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002568:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800256c:	4a26      	ldr	r2, [pc, #152]	@ (8002608 <TIMER_run_us+0x2d0>)
 800256e:	019b      	lsls	r3, r3, #6
 8002570:	4413      	add	r3, r2
 8002572:	3308      	adds	r3, #8
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002578:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800257c:	019b      	lsls	r3, r3, #6
 800257e:	4a22      	ldr	r2, [pc, #136]	@ (8002608 <TIMER_run_us+0x2d0>)
 8002580:	4413      	add	r3, r2
 8002582:	4618      	mov	r0, r3
 8002584:	f003 fe7a 	bl	800627c <HAL_TIM_Base_Init>

	if(enable_irq)
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d014      	beq.n	80025b8 <TIMER_run_us+0x280>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 800258e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002592:	4618      	mov	r0, r3
 8002594:	f000 fbd2 	bl	8002d3c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002598:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800259c:	4a1b      	ldr	r2, [pc, #108]	@ (800260c <TIMER_run_us+0x2d4>)
 800259e:	56d3      	ldrsb	r3, [r2, r3]
 80025a0:	2201      	movs	r2, #1
 80025a2:	2104      	movs	r1, #4
 80025a4:	4618      	mov	r0, r3
 80025a6:	f001 ff46 	bl	8004436 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80025aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025ae:	4a17      	ldr	r2, [pc, #92]	@ (800260c <TIMER_run_us+0x2d4>)
 80025b0:	56d3      	ldrsb	r3, [r2, r3]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f001 ff5b 	bl	800446e <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80025b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025bc:	019b      	lsls	r3, r3, #6
 80025be:	4a12      	ldr	r2, [pc, #72]	@ (8002608 <TIMER_run_us+0x2d0>)
 80025c0:	4413      	add	r3, r2
 80025c2:	4618      	mov	r0, r3
 80025c4:	f003 fe8e 	bl	80062e4 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80025c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002608 <TIMER_run_us+0x2d0>)
 80025ce:	019b      	lsls	r3, r3, #6
 80025d0:	4413      	add	r3, r2
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025da:	490b      	ldr	r1, [pc, #44]	@ (8002608 <TIMER_run_us+0x2d0>)
 80025dc:	019b      	lsls	r3, r3, #6
 80025de:	440b      	add	r3, r1
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0201 	orr.w	r2, r2, #1
 80025e6:	601a      	str	r2, [r3, #0]
}
 80025e8:	bf00      	nop
 80025ea:	3758      	adds	r7, #88	@ 0x58
 80025ec:	46bd      	mov	sp, r7
 80025ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025f2:	bf00      	nop
 80025f4:	f3af 8000 	nop.w
 80025f8:	d4a51000 	.word	0xd4a51000
 80025fc:	000000e8 	.word	0x000000e8
 8002600:	40021000 	.word	0x40021000
 8002604:	20000000 	.word	0x20000000
 8002608:	20000940 	.word	0x20000940
 800260c:	0800e120 	.word	0x0800e120

08002610 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	4a05      	ldr	r2, [pc, #20]	@ (8002634 <TIMER_read+0x24>)
 800261e:	019b      	lsls	r3, r3, #6
 8002620:	4413      	add	r3, r2
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002626:	b29b      	uxth	r3, r3
}
 8002628:	4618      	mov	r0, r3
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	20000940 	.word	0x20000940

08002638 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	460a      	mov	r2, r1
 8002642:	71fb      	strb	r3, [r7, #7]
 8002644:	4613      	mov	r3, r2
 8002646:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002648:	88bb      	ldrh	r3, [r7, #4]
 800264a:	1e59      	subs	r1, r3, #1
 800264c:	79fb      	ldrb	r3, [r7, #7]
 800264e:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <TIMER_set_period+0x40>)
 8002650:	019b      	lsls	r3, r3, #6
 8002652:	4413      	add	r3, r2
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	460a      	mov	r2, r1
 8002658:	62da      	str	r2, [r3, #44]	@ 0x2c
 800265a:	88bb      	ldrh	r3, [r7, #4]
 800265c:	1e5a      	subs	r2, r3, #1
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	4611      	mov	r1, r2
 8002662:	4a05      	ldr	r2, [pc, #20]	@ (8002678 <TIMER_set_period+0x40>)
 8002664:	019b      	lsls	r3, r3, #6
 8002666:	4413      	add	r3, r2
 8002668:	330c      	adds	r3, #12
 800266a:	6019      	str	r1, [r3, #0]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000940 	.word	0x20000940

0800267c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	460a      	mov	r2, r1
 8002686:	71fb      	strb	r3, [r7, #7]
 8002688:	4613      	mov	r3, r2
 800268a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 800268c:	88bb      	ldrh	r3, [r7, #4]
 800268e:	1e59      	subs	r1, r3, #1
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	4a05      	ldr	r2, [pc, #20]	@ (80026a8 <TIMER_set_prescaler+0x2c>)
 8002694:	019b      	lsls	r3, r3, #6
 8002696:	4413      	add	r3, r2
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	460a      	mov	r2, r1
 800269c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr
 80026a8:	20000940 	.word	0x20000940

080026ac <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b092      	sub	sp, #72	@ 0x48
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	60b9      	str	r1, [r7, #8]
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	4603      	mov	r3, r0
 80026b8:	73fb      	strb	r3, [r7, #15]
 80026ba:	4613      	mov	r3, r2
 80026bc:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 80026be:	7bfb      	ldrb	r3, [r7, #15]
 80026c0:	2b03      	cmp	r3, #3
 80026c2:	f200 8227 	bhi.w	8002b14 <TIMER_enable_PWM+0x468>
 80026c6:	a201      	add	r2, pc, #4	@ (adr r2, 80026cc <TIMER_enable_PWM+0x20>)
 80026c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026cc:	080026dd 	.word	0x080026dd
 80026d0:	08002825 	.word	0x08002825
 80026d4:	0800298d 	.word	0x0800298d
 80026d8:	08002a85 	.word	0x08002a85
	{
		case TIMER1_ID:
			if(negative_channel)
 80026dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d054      	beq.n	800278c <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d011      	beq.n	800270c <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 80026e8:	4ba5      	ldr	r3, [pc, #660]	@ (8002980 <TIMER_enable_PWM+0x2d4>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80026f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80026fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002700:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002704:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002706:	4a9e      	ldr	r2, [pc, #632]	@ (8002980 <TIMER_enable_PWM+0x2d4>)
 8002708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270a:	6053      	str	r3, [r2, #4]
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	2b08      	cmp	r3, #8
 8002710:	d02d      	beq.n	800276e <TIMER_enable_PWM+0xc2>
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	2b08      	cmp	r3, #8
 8002716:	f200 8081 	bhi.w	800281c <TIMER_enable_PWM+0x170>
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <TIMER_enable_PWM+0x7c>
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	2b04      	cmp	r3, #4
 8002724:	d014      	beq.n	8002750 <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8002726:	e079      	b.n	800281c <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <TIMER_enable_PWM+0x86>
 800272e:	4895      	ldr	r0, [pc, #596]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 8002730:	e000      	b.n	8002734 <TIMER_enable_PWM+0x88>
 8002732:	4895      	ldr	r0, [pc, #596]	@ (8002988 <TIMER_enable_PWM+0x2dc>)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <TIMER_enable_PWM+0x92>
 800273a:	2180      	movs	r1, #128	@ 0x80
 800273c:	e001      	b.n	8002742 <TIMER_enable_PWM+0x96>
 800273e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002742:	2303      	movs	r3, #3
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	2300      	movs	r3, #0
 8002748:	2202      	movs	r2, #2
 800274a:	f7ff f987 	bl	8001a5c <BSP_GPIO_PinCfg>
 800274e:	e068      	b.n	8002822 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <TIMER_enable_PWM+0xae>
 8002756:	2101      	movs	r1, #1
 8002758:	e001      	b.n	800275e <TIMER_enable_PWM+0xb2>
 800275a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800275e:	2303      	movs	r3, #3
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	2300      	movs	r3, #0
 8002764:	2202      	movs	r2, #2
 8002766:	4888      	ldr	r0, [pc, #544]	@ (8002988 <TIMER_enable_PWM+0x2dc>)
 8002768:	f7ff f978 	bl	8001a5c <BSP_GPIO_PinCfg>
 800276c:	e059      	b.n	8002822 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <TIMER_enable_PWM+0xcc>
 8002774:	2102      	movs	r1, #2
 8002776:	e001      	b.n	800277c <TIMER_enable_PWM+0xd0>
 8002778:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800277c:	2303      	movs	r3, #3
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	2300      	movs	r3, #0
 8002782:	2202      	movs	r2, #2
 8002784:	4880      	ldr	r0, [pc, #512]	@ (8002988 <TIMER_enable_PWM+0x2dc>)
 8002786:	f7ff f969 	bl	8001a5c <BSP_GPIO_PinCfg>
 800278a:	e04a      	b.n	8002822 <TIMER_enable_PWM+0x176>
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	2b0c      	cmp	r3, #12
 8002790:	d846      	bhi.n	8002820 <TIMER_enable_PWM+0x174>
 8002792:	a201      	add	r2, pc, #4	@ (adr r2, 8002798 <TIMER_enable_PWM+0xec>)
 8002794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002798:	080027cd 	.word	0x080027cd
 800279c:	08002821 	.word	0x08002821
 80027a0:	08002821 	.word	0x08002821
 80027a4:	08002821 	.word	0x08002821
 80027a8:	080027e1 	.word	0x080027e1
 80027ac:	08002821 	.word	0x08002821
 80027b0:	08002821 	.word	0x08002821
 80027b4:	08002821 	.word	0x08002821
 80027b8:	080027f5 	.word	0x080027f5
 80027bc:	08002821 	.word	0x08002821
 80027c0:	08002821 	.word	0x08002821
 80027c4:	08002821 	.word	0x08002821
 80027c8:	08002809 	.word	0x08002809
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80027cc:	2303      	movs	r3, #3
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	2300      	movs	r3, #0
 80027d2:	2202      	movs	r2, #2
 80027d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027d8:	486a      	ldr	r0, [pc, #424]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 80027da:	f7ff f93f 	bl	8001a5c <BSP_GPIO_PinCfg>
 80027de:	e020      	b.n	8002822 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80027e0:	2303      	movs	r3, #3
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	2300      	movs	r3, #0
 80027e6:	2202      	movs	r2, #2
 80027e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027ec:	4865      	ldr	r0, [pc, #404]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 80027ee:	f7ff f935 	bl	8001a5c <BSP_GPIO_PinCfg>
 80027f2:	e016      	b.n	8002822 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80027f4:	2303      	movs	r3, #3
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	2300      	movs	r3, #0
 80027fa:	2202      	movs	r2, #2
 80027fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002800:	4860      	ldr	r0, [pc, #384]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 8002802:	f7ff f92b 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002806:	e00c      	b.n	8002822 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002808:	2303      	movs	r3, #3
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	2300      	movs	r3, #0
 800280e:	2202      	movs	r2, #2
 8002810:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002814:	485b      	ldr	r0, [pc, #364]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 8002816:	f7ff f921 	bl	8001a5c <BSP_GPIO_PinCfg>
 800281a:	e002      	b.n	8002822 <TIMER_enable_PWM+0x176>
					default:	break;
 800281c:	bf00      	nop
 800281e:	e17a      	b.n	8002b16 <TIMER_enable_PWM+0x46a>
					default:	break;
 8002820:	bf00      	nop
				}
			}
			break;
 8002822:	e178      	b.n	8002b16 <TIMER_enable_PWM+0x46a>
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	2b0c      	cmp	r3, #12
 8002828:	f200 80a1 	bhi.w	800296e <TIMER_enable_PWM+0x2c2>
 800282c:	a201      	add	r2, pc, #4	@ (adr r2, 8002834 <TIMER_enable_PWM+0x188>)
 800282e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002832:	bf00      	nop
 8002834:	08002869 	.word	0x08002869
 8002838:	0800296f 	.word	0x0800296f
 800283c:	0800296f 	.word	0x0800296f
 8002840:	0800296f 	.word	0x0800296f
 8002844:	0800287b 	.word	0x0800287b
 8002848:	0800296f 	.word	0x0800296f
 800284c:	0800296f 	.word	0x0800296f
 8002850:	0800296f 	.word	0x0800296f
 8002854:	080028cb 	.word	0x080028cb
 8002858:	0800296f 	.word	0x0800296f
 800285c:	0800296f 	.word	0x0800296f
 8002860:	0800296f 	.word	0x0800296f
 8002864:	0800291d 	.word	0x0800291d
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002868:	2303      	movs	r3, #3
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	2300      	movs	r3, #0
 800286e:	2202      	movs	r2, #2
 8002870:	2101      	movs	r1, #1
 8002872:	4844      	ldr	r0, [pc, #272]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 8002874:	f7ff f8f2 	bl	8001a5c <BSP_GPIO_PinCfg>
					break;
 8002878:	e080      	b.n	800297c <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <TIMER_enable_PWM+0x1d8>
 8002880:	4841      	ldr	r0, [pc, #260]	@ (8002988 <TIMER_enable_PWM+0x2dc>)
 8002882:	e000      	b.n	8002886 <TIMER_enable_PWM+0x1da>
 8002884:	483f      	ldr	r0, [pc, #252]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <TIMER_enable_PWM+0x1e4>
 800288c:	2108      	movs	r1, #8
 800288e:	e000      	b.n	8002892 <TIMER_enable_PWM+0x1e6>
 8002890:	2102      	movs	r1, #2
 8002892:	2303      	movs	r3, #3
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	2300      	movs	r3, #0
 8002898:	2202      	movs	r2, #2
 800289a:	f7ff f8df 	bl	8001a5c <BSP_GPIO_PinCfg>
					if (remap)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d066      	beq.n	8002972 <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80028a4:	4b36      	ldr	r3, [pc, #216]	@ (8002980 <TIMER_enable_PWM+0x2d4>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80028aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80028b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028b4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80028b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80028ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80028c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002980 <TIMER_enable_PWM+0x2d4>)
 80028c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c6:	6053      	str	r3, [r2, #4]
					break;
 80028c8:	e053      	b.n	8002972 <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <TIMER_enable_PWM+0x228>
 80028d0:	482d      	ldr	r0, [pc, #180]	@ (8002988 <TIMER_enable_PWM+0x2dc>)
 80028d2:	e000      	b.n	80028d6 <TIMER_enable_PWM+0x22a>
 80028d4:	482b      	ldr	r0, [pc, #172]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d002      	beq.n	80028e2 <TIMER_enable_PWM+0x236>
 80028dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028e0:	e000      	b.n	80028e4 <TIMER_enable_PWM+0x238>
 80028e2:	2104      	movs	r1, #4
 80028e4:	2303      	movs	r3, #3
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	2300      	movs	r3, #0
 80028ea:	2202      	movs	r2, #2
 80028ec:	f7ff f8b6 	bl	8001a5c <BSP_GPIO_PinCfg>
					if(remap)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d03f      	beq.n	8002976 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80028f6:	4b22      	ldr	r3, [pc, #136]	@ (8002980 <TIMER_enable_PWM+0x2d4>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80028fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002902:	637b      	str	r3, [r7, #52]	@ 0x34
 8002904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002906:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800290a:	637b      	str	r3, [r7, #52]	@ 0x34
 800290c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800290e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002912:	637b      	str	r3, [r7, #52]	@ 0x34
 8002914:	4a1a      	ldr	r2, [pc, #104]	@ (8002980 <TIMER_enable_PWM+0x2d4>)
 8002916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002918:	6053      	str	r3, [r2, #4]
					break;
 800291a:	e02c      	b.n	8002976 <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <TIMER_enable_PWM+0x27a>
 8002922:	4819      	ldr	r0, [pc, #100]	@ (8002988 <TIMER_enable_PWM+0x2dc>)
 8002924:	e000      	b.n	8002928 <TIMER_enable_PWM+0x27c>
 8002926:	4817      	ldr	r0, [pc, #92]	@ (8002984 <TIMER_enable_PWM+0x2d8>)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <TIMER_enable_PWM+0x288>
 800292e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002932:	e000      	b.n	8002936 <TIMER_enable_PWM+0x28a>
 8002934:	2108      	movs	r1, #8
 8002936:	2303      	movs	r3, #3
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2300      	movs	r3, #0
 800293c:	2202      	movs	r2, #2
 800293e:	f7ff f88d 	bl	8001a5c <BSP_GPIO_PinCfg>
					if (remap)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d018      	beq.n	800297a <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002948:	4b0d      	ldr	r3, [pc, #52]	@ (8002980 <TIMER_enable_PWM+0x2d4>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800294e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002950:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002954:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002958:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800295c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800295e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002960:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002964:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002966:	4a06      	ldr	r2, [pc, #24]	@ (8002980 <TIMER_enable_PWM+0x2d4>)
 8002968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800296a:	6053      	str	r3, [r2, #4]
					break;
 800296c:	e005      	b.n	800297a <TIMER_enable_PWM+0x2ce>
				default:	break;
 800296e:	bf00      	nop
 8002970:	e0d1      	b.n	8002b16 <TIMER_enable_PWM+0x46a>
					break;
 8002972:	bf00      	nop
 8002974:	e0cf      	b.n	8002b16 <TIMER_enable_PWM+0x46a>
					break;
 8002976:	bf00      	nop
 8002978:	e0cd      	b.n	8002b16 <TIMER_enable_PWM+0x46a>
					break;
 800297a:	bf00      	nop
			}
			break;
 800297c:	e0cb      	b.n	8002b16 <TIMER_enable_PWM+0x46a>
 800297e:	bf00      	nop
 8002980:	40010000 	.word	0x40010000
 8002984:	40010800 	.word	0x40010800
 8002988:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d011      	beq.n	80029b6 <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8002992:	4b7f      	ldr	r3, [pc, #508]	@ (8002b90 <TIMER_enable_PWM+0x4e4>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800299a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800299e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029a2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80029a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029aa:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80029ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029b0:	4a77      	ldr	r2, [pc, #476]	@ (8002b90 <TIMER_enable_PWM+0x4e4>)
 80029b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029b4:	6053      	str	r3, [r2, #4]
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	2b0c      	cmp	r3, #12
 80029ba:	d861      	bhi.n	8002a80 <TIMER_enable_PWM+0x3d4>
 80029bc:	a201      	add	r2, pc, #4	@ (adr r2, 80029c4 <TIMER_enable_PWM+0x318>)
 80029be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c2:	bf00      	nop
 80029c4:	080029f9 	.word	0x080029f9
 80029c8:	08002a81 	.word	0x08002a81
 80029cc:	08002a81 	.word	0x08002a81
 80029d0:	08002a81 	.word	0x08002a81
 80029d4:	08002a15 	.word	0x08002a15
 80029d8:	08002a81 	.word	0x08002a81
 80029dc:	08002a81 	.word	0x08002a81
 80029e0:	08002a81 	.word	0x08002a81
 80029e4:	08002a31 	.word	0x08002a31
 80029e8:	08002a81 	.word	0x08002a81
 80029ec:	08002a81 	.word	0x08002a81
 80029f0:	08002a81 	.word	0x08002a81
 80029f4:	08002a59 	.word	0x08002a59
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <TIMER_enable_PWM+0x356>
 80029fe:	4865      	ldr	r0, [pc, #404]	@ (8002b94 <TIMER_enable_PWM+0x4e8>)
 8002a00:	e000      	b.n	8002a04 <TIMER_enable_PWM+0x358>
 8002a02:	4865      	ldr	r0, [pc, #404]	@ (8002b98 <TIMER_enable_PWM+0x4ec>)
 8002a04:	2303      	movs	r3, #3
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	2300      	movs	r3, #0
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	2140      	movs	r1, #64	@ 0x40
 8002a0e:	f7ff f825 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002a12:	e036      	b.n	8002a82 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <TIMER_enable_PWM+0x372>
 8002a1a:	485e      	ldr	r0, [pc, #376]	@ (8002b94 <TIMER_enable_PWM+0x4e8>)
 8002a1c:	e000      	b.n	8002a20 <TIMER_enable_PWM+0x374>
 8002a1e:	485e      	ldr	r0, [pc, #376]	@ (8002b98 <TIMER_enable_PWM+0x4ec>)
 8002a20:	2303      	movs	r3, #3
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	2300      	movs	r3, #0
 8002a26:	2202      	movs	r2, #2
 8002a28:	2180      	movs	r1, #128	@ 0x80
 8002a2a:	f7ff f817 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002a2e:	e028      	b.n	8002a82 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <TIMER_enable_PWM+0x38e>
 8002a36:	4857      	ldr	r0, [pc, #348]	@ (8002b94 <TIMER_enable_PWM+0x4e8>)
 8002a38:	e000      	b.n	8002a3c <TIMER_enable_PWM+0x390>
 8002a3a:	4858      	ldr	r0, [pc, #352]	@ (8002b9c <TIMER_enable_PWM+0x4f0>)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <TIMER_enable_PWM+0x39c>
 8002a42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a46:	e000      	b.n	8002a4a <TIMER_enable_PWM+0x39e>
 8002a48:	2101      	movs	r1, #1
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	9300      	str	r3, [sp, #0]
 8002a4e:	2300      	movs	r3, #0
 8002a50:	2202      	movs	r2, #2
 8002a52:	f7ff f803 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002a56:	e014      	b.n	8002a82 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <TIMER_enable_PWM+0x3b6>
 8002a5e:	484d      	ldr	r0, [pc, #308]	@ (8002b94 <TIMER_enable_PWM+0x4e8>)
 8002a60:	e000      	b.n	8002a64 <TIMER_enable_PWM+0x3b8>
 8002a62:	484e      	ldr	r0, [pc, #312]	@ (8002b9c <TIMER_enable_PWM+0x4f0>)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d002      	beq.n	8002a70 <TIMER_enable_PWM+0x3c4>
 8002a6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a6e:	e000      	b.n	8002a72 <TIMER_enable_PWM+0x3c6>
 8002a70:	2102      	movs	r1, #2
 8002a72:	2303      	movs	r3, #3
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	2300      	movs	r3, #0
 8002a78:	2202      	movs	r2, #2
 8002a7a:	f7fe ffef 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002a7e:	e000      	b.n	8002a82 <TIMER_enable_PWM+0x3d6>
				default:	break;
 8002a80:	bf00      	nop
			}
			break;
 8002a82:	e048      	b.n	8002b16 <TIMER_enable_PWM+0x46a>
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	2b0c      	cmp	r3, #12
 8002a88:	d842      	bhi.n	8002b10 <TIMER_enable_PWM+0x464>
 8002a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a90 <TIMER_enable_PWM+0x3e4>)
 8002a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a90:	08002ac5 	.word	0x08002ac5
 8002a94:	08002b11 	.word	0x08002b11
 8002a98:	08002b11 	.word	0x08002b11
 8002a9c:	08002b11 	.word	0x08002b11
 8002aa0:	08002ad7 	.word	0x08002ad7
 8002aa4:	08002b11 	.word	0x08002b11
 8002aa8:	08002b11 	.word	0x08002b11
 8002aac:	08002b11 	.word	0x08002b11
 8002ab0:	08002ae9 	.word	0x08002ae9
 8002ab4:	08002b11 	.word	0x08002b11
 8002ab8:	08002b11 	.word	0x08002b11
 8002abc:	08002b11 	.word	0x08002b11
 8002ac0:	08002afd 	.word	0x08002afd
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	2300      	movs	r3, #0
 8002aca:	2202      	movs	r2, #2
 8002acc:	2140      	movs	r1, #64	@ 0x40
 8002ace:	4833      	ldr	r0, [pc, #204]	@ (8002b9c <TIMER_enable_PWM+0x4f0>)
 8002ad0:	f7fe ffc4 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002ad4:	e01d      	b.n	8002b12 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	2300      	movs	r3, #0
 8002adc:	2202      	movs	r2, #2
 8002ade:	2180      	movs	r1, #128	@ 0x80
 8002ae0:	482e      	ldr	r0, [pc, #184]	@ (8002b9c <TIMER_enable_PWM+0x4f0>)
 8002ae2:	f7fe ffbb 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002ae6:	e014      	b.n	8002b12 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	9300      	str	r3, [sp, #0]
 8002aec:	2300      	movs	r3, #0
 8002aee:	2202      	movs	r2, #2
 8002af0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002af4:	4829      	ldr	r0, [pc, #164]	@ (8002b9c <TIMER_enable_PWM+0x4f0>)
 8002af6:	f7fe ffb1 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002afa:	e00a      	b.n	8002b12 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002afc:	2303      	movs	r3, #3
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	2300      	movs	r3, #0
 8002b02:	2202      	movs	r2, #2
 8002b04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002b08:	4824      	ldr	r0, [pc, #144]	@ (8002b9c <TIMER_enable_PWM+0x4f0>)
 8002b0a:	f7fe ffa7 	bl	8001a5c <BSP_GPIO_PinCfg>
 8002b0e:	e000      	b.n	8002b12 <TIMER_enable_PWM+0x466>
				default:	break;
 8002b10:	bf00      	nop
			}
			break;
 8002b12:	e000      	b.n	8002b16 <TIMER_enable_PWM+0x46a>
		default:
			break;
 8002b14:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8002b16:	2360      	movs	r3, #96	@ 0x60
 8002b18:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8002b26:	2300      	movs	r3, #0
 8002b28:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	019b      	lsls	r3, r3, #6
 8002b36:	4a1a      	ldr	r2, [pc, #104]	@ (8002ba0 <TIMER_enable_PWM+0x4f4>)
 8002b38:	4413      	add	r3, r2
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f003 fbf5 	bl	800632a <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8002b40:	7bfb      	ldrb	r3, [r7, #15]
 8002b42:	019b      	lsls	r3, r3, #6
 8002b44:	4a16      	ldr	r2, [pc, #88]	@ (8002ba0 <TIMER_enable_PWM+0x4f4>)
 8002b46:	4413      	add	r3, r2
 8002b48:	f107 0110 	add.w	r1, r7, #16
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f003 fc52 	bl	80063f8 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8002b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d008      	beq.n	8002b6c <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
 8002b5c:	019b      	lsls	r3, r3, #6
 8002b5e:	4a10      	ldr	r2, [pc, #64]	@ (8002ba0 <TIMER_enable_PWM+0x4f4>)
 8002b60:	4413      	add	r3, r2
 8002b62:	68b9      	ldr	r1, [r7, #8]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f003 fedb 	bl	8006920 <HAL_TIMEx_PWMN_Start>
 8002b6a:	e007      	b.n	8002b7c <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
 8002b6e:	019b      	lsls	r3, r3, #6
 8002b70:	4a0b      	ldr	r2, [pc, #44]	@ (8002ba0 <TIMER_enable_PWM+0x4f4>)
 8002b72:	4413      	add	r3, r2
 8002b74:	68b9      	ldr	r1, [r7, #8]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f003 fc0c 	bl	8006394 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8002b7c:	89ba      	ldrh	r2, [r7, #12]
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	68b9      	ldr	r1, [r7, #8]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 f80e 	bl	8002ba4 <TIMER_set_duty>
}
 8002b88:	bf00      	nop
 8002b8a:	3740      	adds	r7, #64	@ 0x40
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40010000 	.word	0x40010000
 8002b94:	40011000 	.word	0x40011000
 8002b98:	40010800 	.word	0x40010800
 8002b9c:	40010c00 	.word	0x40010c00
 8002ba0:	20000940 	.word	0x20000940

08002ba4 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	6039      	str	r1, [r7, #0]
 8002bae:	71fb      	strb	r3, [r7, #7]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8002bb4:	88bb      	ldrh	r3, [r7, #4]
 8002bb6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bba:	bf28      	it	cs
 8002bbc:	f44f 737a 	movcs.w	r3, #1000	@ 0x3e8
 8002bc0:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8002bc2:	88bb      	ldrh	r3, [r7, #4]
 8002bc4:	79fa      	ldrb	r2, [r7, #7]
 8002bc6:	491d      	ldr	r1, [pc, #116]	@ (8002c3c <TIMER_set_duty+0x98>)
 8002bc8:	0192      	lsls	r2, r2, #6
 8002bca:	440a      	add	r2, r1
 8002bcc:	320c      	adds	r2, #12
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	3201      	adds	r2, #1
 8002bd2:	fb02 f303 	mul.w	r3, r2, r3
 8002bd6:	4a1a      	ldr	r2, [pc, #104]	@ (8002c40 <TIMER_set_duty+0x9c>)
 8002bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bdc:	099b      	lsrs	r3, r3, #6
 8002bde:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d107      	bne.n	8002bf6 <TIMER_set_duty+0x52>
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	4a14      	ldr	r2, [pc, #80]	@ (8002c3c <TIMER_set_duty+0x98>)
 8002bea:	019b      	lsls	r3, r3, #6
 8002bec:	4413      	add	r3, r2
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	88ba      	ldrh	r2, [r7, #4]
 8002bf2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002bf4:	e01c      	b.n	8002c30 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d107      	bne.n	8002c0c <TIMER_set_duty+0x68>
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	4a0f      	ldr	r2, [pc, #60]	@ (8002c3c <TIMER_set_duty+0x98>)
 8002c00:	019b      	lsls	r3, r3, #6
 8002c02:	4413      	add	r3, r2
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	88bb      	ldrh	r3, [r7, #4]
 8002c08:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002c0a:	e011      	b.n	8002c30 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d107      	bne.n	8002c22 <TIMER_set_duty+0x7e>
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	4a09      	ldr	r2, [pc, #36]	@ (8002c3c <TIMER_set_duty+0x98>)
 8002c16:	019b      	lsls	r3, r3, #6
 8002c18:	4413      	add	r3, r2
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	88bb      	ldrh	r3, [r7, #4]
 8002c1e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002c20:	e006      	b.n	8002c30 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	4a05      	ldr	r2, [pc, #20]	@ (8002c3c <TIMER_set_duty+0x98>)
 8002c26:	019b      	lsls	r3, r3, #6
 8002c28:	4413      	add	r3, r2
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	88bb      	ldrh	r3, [r7, #4]
 8002c2e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002c30:	bf00      	nop
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bc80      	pop	{r7}
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	20000940 	.word	0x20000940
 8002c40:	10624dd3 	.word	0x10624dd3

08002c44 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	019b      	lsls	r3, r3, #6
 8002c52:	4a03      	ldr	r2, [pc, #12]	@ (8002c60 <TIMER_get_phandler+0x1c>)
 8002c54:	4413      	add	r3, r2
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bc80      	pop	{r7}
 8002c5e:	4770      	bx	lr
 8002c60:	20000940 	.word	0x20000940

08002c64 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0

}
 8002c68:	bf00      	nop
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0

}
 8002c74:	bf00      	nop
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0

}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bc80      	pop	{r7}
 8002c86:	4770      	bx	lr

08002c88 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0

}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr

08002c94 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002c98:	4b07      	ldr	r3, [pc, #28]	@ (8002cb8 <TIM1_UP_IRQHandler+0x24>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d106      	bne.n	8002cb4 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002ca6:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <TIM1_UP_IRQHandler+0x24>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f06f 0201 	mvn.w	r2, #1
 8002cae:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002cb0:	f7ff ffd8 	bl	8002c64 <TIMER1_user_handler_it>
	}
}
 8002cb4:	bf00      	nop
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20000940 	.word	0x20000940

08002cbc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002cc0:	4b07      	ldr	r3, [pc, #28]	@ (8002ce0 <TIM2_IRQHandler+0x24>)
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d106      	bne.n	8002cdc <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002cce:	4b04      	ldr	r3, [pc, #16]	@ (8002ce0 <TIM2_IRQHandler+0x24>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	f06f 0201 	mvn.w	r2, #1
 8002cd6:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002cd8:	f7ff ffca 	bl	8002c70 <TIMER2_user_handler_it>
	}
}
 8002cdc:	bf00      	nop
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	20000940 	.word	0x20000940

08002ce4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002ce8:	4b08      	ldr	r3, [pc, #32]	@ (8002d0c <TIM3_IRQHandler+0x28>)
 8002cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d107      	bne.n	8002d08 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002cf8:	4b04      	ldr	r3, [pc, #16]	@ (8002d0c <TIM3_IRQHandler+0x28>)
 8002cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cfe:	f06f 0201 	mvn.w	r2, #1
 8002d02:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002d04:	f7ff ffba 	bl	8002c7c <TIMER3_user_handler_it>
	}
}
 8002d08:	bf00      	nop
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000940 	.word	0x20000940

08002d10 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002d14:	4b08      	ldr	r3, [pc, #32]	@ (8002d38 <TIM4_IRQHandler+0x28>)
 8002d16:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d107      	bne.n	8002d34 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002d24:	4b04      	ldr	r3, [pc, #16]	@ (8002d38 <TIM4_IRQHandler+0x28>)
 8002d26:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d2a:	f06f 0201 	mvn.w	r2, #1
 8002d2e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002d30:	f7ff ffaa 	bl	8002c88 <TIMER4_user_handler_it>
	}
}
 8002d34:	bf00      	nop
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	20000940 	.word	0x20000940

08002d3c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	2b03      	cmp	r3, #3
 8002d4a:	d825      	bhi.n	8002d98 <clear_it_status+0x5c>
 8002d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d54 <clear_it_status+0x18>)
 8002d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d52:	bf00      	nop
 8002d54:	08002d65 	.word	0x08002d65
 8002d58:	08002d71 	.word	0x08002d71
 8002d5c:	08002d7d 	.word	0x08002d7d
 8002d60:	08002d8b 	.word	0x08002d8b
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002d64:	4b0f      	ldr	r3, [pc, #60]	@ (8002da4 <clear_it_status+0x68>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f06f 0201 	mvn.w	r2, #1
 8002d6c:	611a      	str	r2, [r3, #16]
			break;
 8002d6e:	e014      	b.n	8002d9a <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002d70:	4b0c      	ldr	r3, [pc, #48]	@ (8002da4 <clear_it_status+0x68>)
 8002d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d74:	f06f 0201 	mvn.w	r2, #1
 8002d78:	611a      	str	r2, [r3, #16]
			break;
 8002d7a:	e00e      	b.n	8002d9a <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002d7c:	4b09      	ldr	r3, [pc, #36]	@ (8002da4 <clear_it_status+0x68>)
 8002d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d82:	f06f 0201 	mvn.w	r2, #1
 8002d86:	611a      	str	r2, [r3, #16]
			break;
 8002d88:	e007      	b.n	8002d9a <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002d8a:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <clear_it_status+0x68>)
 8002d8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d90:	f06f 0201 	mvn.w	r2, #1
 8002d94:	611a      	str	r2, [r3, #16]
			break;
 8002d96:	e000      	b.n	8002d9a <clear_it_status+0x5e>
		default:
			break;
 8002d98:	bf00      	nop

	}
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bc80      	pop	{r7}
 8002da2:	4770      	bx	lr
 8002da4:	20000940 	.word	0x20000940

08002da8 <__NVIC_EnableIRQ>:
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	db0b      	blt.n	8002dd2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	f003 021f 	and.w	r2, r3, #31
 8002dc0:	4906      	ldr	r1, [pc, #24]	@ (8002ddc <__NVIC_EnableIRQ+0x34>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	095b      	lsrs	r3, r3, #5
 8002dc8:	2001      	movs	r0, #1
 8002dca:	fa00 f202 	lsl.w	r2, r0, r2
 8002dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr
 8002ddc:	e000e100 	.word	0xe000e100

08002de0 <__NVIC_DisableIRQ>:
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	db12      	blt.n	8002e18 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	f003 021f 	and.w	r2, r3, #31
 8002df8:	490a      	ldr	r1, [pc, #40]	@ (8002e24 <__NVIC_DisableIRQ+0x44>)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	2001      	movs	r0, #1
 8002e02:	fa00 f202 	lsl.w	r2, r0, r2
 8002e06:	3320      	adds	r3, #32
 8002e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e0c:	f3bf 8f4f 	dsb	sy
}
 8002e10:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e12:	f3bf 8f6f 	isb	sy
}
 8002e16:	bf00      	nop
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bc80      	pop	{r7}
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	e000e100 	.word	0xe000e100

08002e28 <__NVIC_SystemReset>:
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002e2c:	f3bf 8f4f 	dsb	sy
}
 8002e30:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002e32:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <__NVIC_SystemReset+0x24>)
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002e3a:	4904      	ldr	r1, [pc, #16]	@ (8002e4c <__NVIC_SystemReset+0x24>)
 8002e3c:	4b04      	ldr	r3, [pc, #16]	@ (8002e50 <__NVIC_SystemReset+0x28>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e42:	f3bf 8f4f 	dsb	sy
}
 8002e46:	bf00      	nop
    __NOP();
 8002e48:	bf00      	nop
 8002e4a:	e7fd      	b.n	8002e48 <__NVIC_SystemReset+0x20>
 8002e4c:	e000ed00 	.word	0xe000ed00
 8002e50:	05fa0004 	.word	0x05fa0004

08002e54 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	6039      	str	r1, [r7, #0]
 8002e5e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e66:	d806      	bhi.n	8002e76 <UART_init+0x22>
 8002e68:	4a56      	ldr	r2, [pc, #344]	@ (8002fc4 <UART_init+0x170>)
 8002e6a:	218a      	movs	r1, #138	@ 0x8a
 8002e6c:	4856      	ldr	r0, [pc, #344]	@ (8002fc8 <UART_init+0x174>)
 8002e6e:	f004 ffd3 	bl	8007e18 <printf>
 8002e72:	f7ff ffd9 	bl	8002e28 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d906      	bls.n	8002e8a <UART_init+0x36>
 8002e7c:	4a53      	ldr	r2, [pc, #332]	@ (8002fcc <UART_init+0x178>)
 8002e7e:	218b      	movs	r1, #139	@ 0x8b
 8002e80:	4851      	ldr	r0, [pc, #324]	@ (8002fc8 <UART_init+0x174>)
 8002e82:	f004 ffc9 	bl	8007e18 <printf>
 8002e86:	f7ff ffcf 	bl	8002e28 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002e8a:	79fb      	ldrb	r3, [r7, #7]
 8002e8c:	4a50      	ldr	r2, [pc, #320]	@ (8002fd0 <UART_init+0x17c>)
 8002e8e:	2100      	movs	r1, #0
 8002e90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	4a4f      	ldr	r2, [pc, #316]	@ (8002fd4 <UART_init+0x180>)
 8002e98:	2100      	movs	r1, #0
 8002e9a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	4a4e      	ldr	r2, [pc, #312]	@ (8002fd8 <UART_init+0x184>)
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002ea6:	79fa      	ldrb	r2, [r7, #7]
 8002ea8:	79fb      	ldrb	r3, [r7, #7]
 8002eaa:	494c      	ldr	r1, [pc, #304]	@ (8002fdc <UART_init+0x188>)
 8002eac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002eb0:	494b      	ldr	r1, [pc, #300]	@ (8002fe0 <UART_init+0x18c>)
 8002eb2:	019b      	lsls	r3, r3, #6
 8002eb4:	440b      	add	r3, r1
 8002eb6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	4a49      	ldr	r2, [pc, #292]	@ (8002fe0 <UART_init+0x18c>)
 8002ebc:	019b      	lsls	r3, r3, #6
 8002ebe:	4413      	add	r3, r2
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	4a45      	ldr	r2, [pc, #276]	@ (8002fe0 <UART_init+0x18c>)
 8002eca:	019b      	lsls	r3, r3, #6
 8002ecc:	4413      	add	r3, r2
 8002ece:	3308      	adds	r3, #8
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002ed4:	79fb      	ldrb	r3, [r7, #7]
 8002ed6:	4a42      	ldr	r2, [pc, #264]	@ (8002fe0 <UART_init+0x18c>)
 8002ed8:	019b      	lsls	r3, r3, #6
 8002eda:	4413      	add	r3, r2
 8002edc:	330c      	adds	r3, #12
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002ee2:	79fb      	ldrb	r3, [r7, #7]
 8002ee4:	4a3e      	ldr	r2, [pc, #248]	@ (8002fe0 <UART_init+0x18c>)
 8002ee6:	019b      	lsls	r3, r3, #6
 8002ee8:	4413      	add	r3, r2
 8002eea:	3310      	adds	r3, #16
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002ef0:	79fb      	ldrb	r3, [r7, #7]
 8002ef2:	4a3b      	ldr	r2, [pc, #236]	@ (8002fe0 <UART_init+0x18c>)
 8002ef4:	019b      	lsls	r3, r3, #6
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3318      	adds	r3, #24
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002efe:	79fb      	ldrb	r3, [r7, #7]
 8002f00:	4a37      	ldr	r2, [pc, #220]	@ (8002fe0 <UART_init+0x18c>)
 8002f02:	019b      	lsls	r3, r3, #6
 8002f04:	4413      	add	r3, r2
 8002f06:	3314      	adds	r3, #20
 8002f08:	220c      	movs	r2, #12
 8002f0a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	4a34      	ldr	r2, [pc, #208]	@ (8002fe0 <UART_init+0x18c>)
 8002f10:	019b      	lsls	r3, r3, #6
 8002f12:	4413      	add	r3, r2
 8002f14:	331c      	adds	r3, #28
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002f1a:	79fb      	ldrb	r3, [r7, #7]
 8002f1c:	019b      	lsls	r3, r3, #6
 8002f1e:	4a30      	ldr	r2, [pc, #192]	@ (8002fe0 <UART_init+0x18c>)
 8002f20:	4413      	add	r3, r2
 8002f22:	4618      	mov	r0, r3
 8002f24:	f003 fd8e 	bl	8006a44 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002f28:	79fb      	ldrb	r3, [r7, #7]
 8002f2a:	4a2d      	ldr	r2, [pc, #180]	@ (8002fe0 <UART_init+0x18c>)
 8002f2c:	019b      	lsls	r3, r3, #6
 8002f2e:	4413      	add	r3, r2
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68da      	ldr	r2, [r3, #12]
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	492a      	ldr	r1, [pc, #168]	@ (8002fe0 <UART_init+0x18c>)
 8002f38:	019b      	lsls	r3, r3, #6
 8002f3a:	440b      	add	r3, r1
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f42:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	4a27      	ldr	r2, [pc, #156]	@ (8002fe4 <UART_init+0x190>)
 8002f48:	56d3      	ldrsb	r3, [r2, r3]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f001 fa71 	bl	8004436 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002f54:	79fb      	ldrb	r3, [r7, #7]
 8002f56:	4a23      	ldr	r2, [pc, #140]	@ (8002fe4 <UART_init+0x190>)
 8002f58:	56d3      	ldrsb	r3, [r2, r3]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f001 fa87 	bl	800446e <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002f60:	79fb      	ldrb	r3, [r7, #7]
 8002f62:	019b      	lsls	r3, r3, #6
 8002f64:	4a1e      	ldr	r2, [pc, #120]	@ (8002fe0 <UART_init+0x18c>)
 8002f66:	1898      	adds	r0, r3, r2
 8002f68:	79fb      	ldrb	r3, [r7, #7]
 8002f6a:	79fa      	ldrb	r2, [r7, #7]
 8002f6c:	4919      	ldr	r1, [pc, #100]	@ (8002fd4 <UART_init+0x180>)
 8002f6e:	5c8a      	ldrb	r2, [r1, r2]
 8002f70:	01db      	lsls	r3, r3, #7
 8002f72:	4413      	add	r3, r2
 8002f74:	4a1c      	ldr	r2, [pc, #112]	@ (8002fe8 <UART_init+0x194>)
 8002f76:	4413      	add	r3, r2
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	f003 fdf3 	bl	8006b66 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002f80:	4b1a      	ldr	r3, [pc, #104]	@ (8002fec <UART_init+0x198>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6898      	ldr	r0, [r3, #8]
 8002f86:	2300      	movs	r3, #0
 8002f88:	2202      	movs	r2, #2
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	f004 ffa4 	bl	8007ed8 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002f90:	4b16      	ldr	r3, [pc, #88]	@ (8002fec <UART_init+0x198>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68d8      	ldr	r0, [r3, #12]
 8002f96:	2300      	movs	r3, #0
 8002f98:	2202      	movs	r2, #2
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	f004 ff9c 	bl	8007ed8 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002fa0:	4b12      	ldr	r3, [pc, #72]	@ (8002fec <UART_init+0x198>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6858      	ldr	r0, [r3, #4]
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	2202      	movs	r2, #2
 8002faa:	2100      	movs	r1, #0
 8002fac:	f004 ff94 	bl	8007ed8 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	4a0f      	ldr	r2, [pc, #60]	@ (8002ff0 <UART_init+0x19c>)
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	0800ddec 	.word	0x0800ddec
 8002fc8:	0800ddfc 	.word	0x0800ddfc
 8002fcc:	0800de38 	.word	0x0800de38
 8002fd0:	20000c84 	.word	0x20000c84
 8002fd4:	20000c80 	.word	0x20000c80
 8002fd8:	20000c90 	.word	0x20000c90
 8002fdc:	20000010 	.word	0x20000010
 8002fe0:	20000a40 	.word	0x20000a40
 8002fe4:	0800e124 	.word	0x0800e124
 8002fe8:	20000b00 	.word	0x20000b00
 8002fec:	2000049c 	.word	0x2000049c
 8002ff0:	20000c9c 	.word	0x20000c9c

08002ff4 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d906      	bls.n	8003012 <UART_data_ready+0x1e>
 8003004:	4a07      	ldr	r2, [pc, #28]	@ (8003024 <UART_data_ready+0x30>)
 8003006:	21cd      	movs	r1, #205	@ 0xcd
 8003008:	4807      	ldr	r0, [pc, #28]	@ (8003028 <UART_data_ready+0x34>)
 800300a:	f004 ff05 	bl	8007e18 <printf>
 800300e:	f7ff ff0b 	bl	8002e28 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	4a05      	ldr	r2, [pc, #20]	@ (800302c <UART_data_ready+0x38>)
 8003016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	0800de38 	.word	0x0800de38
 8003028:	0800ddfc 	.word	0x0800ddfc
 800302c:	20000c90 	.word	0x20000c90

08003030 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	2b02      	cmp	r3, #2
 800303e:	d906      	bls.n	800304e <UART_get_next_byte+0x1e>
 8003040:	4a22      	ldr	r2, [pc, #136]	@ (80030cc <UART_get_next_byte+0x9c>)
 8003042:	21d9      	movs	r1, #217	@ 0xd9
 8003044:	4822      	ldr	r0, [pc, #136]	@ (80030d0 <UART_get_next_byte+0xa0>)
 8003046:	f004 fee7 	bl	8007e18 <printf>
 800304a:	f7ff feed 	bl	8002e28 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 800304e:	79fb      	ldrb	r3, [r7, #7]
 8003050:	4a20      	ldr	r2, [pc, #128]	@ (80030d4 <UART_get_next_byte+0xa4>)
 8003052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d101      	bne.n	800305e <UART_get_next_byte+0x2e>
		return 0;
 800305a:	2300      	movs	r3, #0
 800305c:	e031      	b.n	80030c2 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800305e:	79fa      	ldrb	r2, [r7, #7]
 8003060:	79fb      	ldrb	r3, [r7, #7]
 8003062:	491d      	ldr	r1, [pc, #116]	@ (80030d8 <UART_get_next_byte+0xa8>)
 8003064:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003068:	491c      	ldr	r1, [pc, #112]	@ (80030dc <UART_get_next_byte+0xac>)
 800306a:	01d2      	lsls	r2, r2, #7
 800306c:	440a      	add	r2, r1
 800306e:	4413      	add	r3, r2
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003074:	79fb      	ldrb	r3, [r7, #7]
 8003076:	4a18      	ldr	r2, [pc, #96]	@ (80030d8 <UART_get_next_byte+0xa8>)
 8003078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307c:	1c5a      	adds	r2, r3, #1
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003084:	4914      	ldr	r1, [pc, #80]	@ (80030d8 <UART_get_next_byte+0xa8>)
 8003086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800308a:	79fb      	ldrb	r3, [r7, #7]
 800308c:	4a14      	ldr	r2, [pc, #80]	@ (80030e0 <UART_get_next_byte+0xb0>)
 800308e:	56d3      	ldrsb	r3, [r2, r3]
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff fea5 	bl	8002de0 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8003096:	79fb      	ldrb	r3, [r7, #7]
 8003098:	4a12      	ldr	r2, [pc, #72]	@ (80030e4 <UART_get_next_byte+0xb4>)
 800309a:	5cd3      	ldrb	r3, [r2, r3]
 800309c:	4619      	mov	r1, r3
 800309e:	79fb      	ldrb	r3, [r7, #7]
 80030a0:	4a0d      	ldr	r2, [pc, #52]	@ (80030d8 <UART_get_next_byte+0xa8>)
 80030a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030a6:	4299      	cmp	r1, r3
 80030a8:	d104      	bne.n	80030b4 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80030aa:	79fb      	ldrb	r3, [r7, #7]
 80030ac:	4a09      	ldr	r2, [pc, #36]	@ (80030d4 <UART_get_next_byte+0xa4>)
 80030ae:	2100      	movs	r1, #0
 80030b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	4a0a      	ldr	r2, [pc, #40]	@ (80030e0 <UART_get_next_byte+0xb0>)
 80030b8:	56d3      	ldrsb	r3, [r2, r3]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff fe74 	bl	8002da8 <__NVIC_EnableIRQ>
	return ret;
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	0800de38 	.word	0x0800de38
 80030d0:	0800ddfc 	.word	0x0800ddfc
 80030d4:	20000c90 	.word	0x20000c90
 80030d8:	20000c84 	.word	0x20000c84
 80030dc:	20000b00 	.word	0x20000b00
 80030e0:	0800e124 	.word	0x0800e124
 80030e4:	20000c80 	.word	0x20000c80

080030e8 <UART_getc>:
 * @param	UART_Handle : UART_Handle.Instance = USART1, USART2 ou USART6
 * @post	Si le caractere reu est 0, il n'est pas possible de faire la difference avec le cas o aucun caractere n'est reu.
 * @ret		Le caractere reu, sur 8 bits.
 */
uint8_t UART_getc(uart_id_e uart_id)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	71fb      	strb	r3, [r7, #7]
	return UART_get_next_byte(uart_id);
 80030f2:	79fb      	ldrb	r3, [r7, #7]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff ff9b 	bl	8003030 <UART_get_next_byte>
 80030fa:	4603      	mov	r3, r0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	460a      	mov	r2, r1
 800310e:	71fb      	strb	r3, [r7, #7]
 8003110:	4613      	mov	r3, r2
 8003112:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	2b02      	cmp	r3, #2
 8003118:	d907      	bls.n	800312a <UART_putc+0x26>
 800311a:	4a16      	ldr	r2, [pc, #88]	@ (8003174 <UART_putc+0x70>)
 800311c:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8003120:	4815      	ldr	r0, [pc, #84]	@ (8003178 <UART_putc+0x74>)
 8003122:	f004 fe79 	bl	8007e18 <printf>
 8003126:	f7ff fe7f 	bl	8002e28 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800312a:	79fb      	ldrb	r3, [r7, #7]
 800312c:	4a13      	ldr	r2, [pc, #76]	@ (800317c <UART_putc+0x78>)
 800312e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d019      	beq.n	800316a <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	4a11      	ldr	r2, [pc, #68]	@ (8003180 <UART_putc+0x7c>)
 800313a:	56d3      	ldrsb	r3, [r2, r3]
 800313c:	4618      	mov	r0, r3
 800313e:	f7ff fe4f 	bl	8002de0 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8003142:	79fb      	ldrb	r3, [r7, #7]
 8003144:	019b      	lsls	r3, r3, #6
 8003146:	4a0f      	ldr	r2, [pc, #60]	@ (8003184 <UART_putc+0x80>)
 8003148:	4413      	add	r3, r2
 800314a:	1db9      	adds	r1, r7, #6
 800314c:	2201      	movs	r2, #1
 800314e:	4618      	mov	r0, r3
 8003150:	f003 fcc5 	bl	8006ade <HAL_UART_Transmit_IT>
 8003154:	4603      	mov	r3, r0
 8003156:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	4a09      	ldr	r2, [pc, #36]	@ (8003180 <UART_putc+0x7c>)
 800315c:	56d3      	ldrsb	r3, [r2, r3]
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff fe22 	bl	8002da8 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	2b02      	cmp	r3, #2
 8003168:	d0e5      	beq.n	8003136 <UART_putc+0x32>
	}
}
 800316a:	bf00      	nop
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	0800de38 	.word	0x0800de38
 8003178:	0800ddfc 	.word	0x0800ddfc
 800317c:	20000c9c 	.word	0x20000c9c
 8003180:	0800e124 	.word	0x0800e124
 8003184:	20000a40 	.word	0x20000a40

08003188 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8003188:	b480      	push	{r7}
 800318a:	b087      	sub	sp, #28
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
 8003194:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8003196:	7bfb      	ldrb	r3, [r7, #15]
 8003198:	4a13      	ldr	r2, [pc, #76]	@ (80031e8 <UART_impolite_force_puts_on_uart+0x60>)
 800319a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01d      	beq.n	80031de <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80031a2:	7bfb      	ldrb	r3, [r7, #15]
 80031a4:	4a11      	ldr	r2, [pc, #68]	@ (80031ec <UART_impolite_force_puts_on_uart+0x64>)
 80031a6:	019b      	lsls	r3, r3, #6
 80031a8:	4413      	add	r3, r2
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	e010      	b.n	80031d6 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80031b4:	bf00      	nop
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f9      	beq.n	80031b6 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	4413      	add	r3, r2
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	3301      	adds	r3, #1
 80031d4:	617b      	str	r3, [r7, #20]
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d3ea      	bcc.n	80031b4 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80031de:	bf00      	nop
 80031e0:	371c      	adds	r7, #28
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bc80      	pop	{r7}
 80031e6:	4770      	bx	lr
 80031e8:	20000c9c 	.word	0x20000c9c
 80031ec:	20000a40 	.word	0x20000a40

080031f0 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80031f4:	4802      	ldr	r0, [pc, #8]	@ (8003200 <USART1_IRQHandler+0x10>)
 80031f6:	f003 fd0b 	bl	8006c10 <HAL_UART_IRQHandler>
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20000a40 	.word	0x20000a40

08003204 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003208:	4802      	ldr	r0, [pc, #8]	@ (8003214 <USART2_IRQHandler+0x10>)
 800320a:	f003 fd01 	bl	8006c10 <HAL_UART_IRQHandler>
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20000a80 	.word	0x20000a80

08003218 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 800321c:	4802      	ldr	r0, [pc, #8]	@ (8003228 <USART3_IRQHandler+0x10>)
 800321e:	f003 fcf7 	bl	8006c10 <HAL_UART_IRQHandler>
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000ac0 	.word	0x20000ac0

0800322c <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a24      	ldr	r2, [pc, #144]	@ (80032cc <HAL_UART_RxCpltCallback+0xa0>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d102      	bne.n	8003244 <HAL_UART_RxCpltCallback+0x18>
 800323e:	2300      	movs	r3, #0
 8003240:	73fb      	strb	r3, [r7, #15]
 8003242:	e00e      	b.n	8003262 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a21      	ldr	r2, [pc, #132]	@ (80032d0 <HAL_UART_RxCpltCallback+0xa4>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d102      	bne.n	8003254 <HAL_UART_RxCpltCallback+0x28>
 800324e:	2301      	movs	r3, #1
 8003250:	73fb      	strb	r3, [r7, #15]
 8003252:	e006      	b.n	8003262 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a1e      	ldr	r2, [pc, #120]	@ (80032d4 <HAL_UART_RxCpltCallback+0xa8>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d131      	bne.n	80032c2 <HAL_UART_RxCpltCallback+0x96>
 800325e:	2302      	movs	r3, #2
 8003260:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8003262:	7bfb      	ldrb	r3, [r7, #15]
 8003264:	4a1c      	ldr	r2, [pc, #112]	@ (80032d8 <HAL_UART_RxCpltCallback+0xac>)
 8003266:	2101      	movs	r1, #1
 8003268:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 800326c:	7bfb      	ldrb	r3, [r7, #15]
 800326e:	4a1b      	ldr	r2, [pc, #108]	@ (80032dc <HAL_UART_RxCpltCallback+0xb0>)
 8003270:	5cd3      	ldrb	r3, [r2, r3]
 8003272:	3301      	adds	r3, #1
 8003274:	425a      	negs	r2, r3
 8003276:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800327a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800327e:	bf58      	it	pl
 8003280:	4253      	negpl	r3, r2
 8003282:	7bfa      	ldrb	r2, [r7, #15]
 8003284:	b2d9      	uxtb	r1, r3
 8003286:	4b15      	ldr	r3, [pc, #84]	@ (80032dc <HAL_UART_RxCpltCallback+0xb0>)
 8003288:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800328a:	7bfb      	ldrb	r3, [r7, #15]
 800328c:	019b      	lsls	r3, r3, #6
 800328e:	4a14      	ldr	r2, [pc, #80]	@ (80032e0 <HAL_UART_RxCpltCallback+0xb4>)
 8003290:	1898      	adds	r0, r3, r2
 8003292:	7bfb      	ldrb	r3, [r7, #15]
 8003294:	7bfa      	ldrb	r2, [r7, #15]
 8003296:	4911      	ldr	r1, [pc, #68]	@ (80032dc <HAL_UART_RxCpltCallback+0xb0>)
 8003298:	5c8a      	ldrb	r2, [r1, r2]
 800329a:	01db      	lsls	r3, r3, #7
 800329c:	4413      	add	r3, r2
 800329e:	4a11      	ldr	r2, [pc, #68]	@ (80032e4 <HAL_UART_RxCpltCallback+0xb8>)
 80032a0:	4413      	add	r3, r2
 80032a2:	2201      	movs	r2, #1
 80032a4:	4619      	mov	r1, r3
 80032a6:	f003 fc5e 	bl	8006b66 <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 80032aa:	7bfb      	ldrb	r3, [r7, #15]
 80032ac:	4a0e      	ldr	r2, [pc, #56]	@ (80032e8 <HAL_UART_RxCpltCallback+0xbc>)
 80032ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d006      	beq.n	80032c4 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 80032b6:	7bfb      	ldrb	r3, [r7, #15]
 80032b8:	4a0b      	ldr	r2, [pc, #44]	@ (80032e8 <HAL_UART_RxCpltCallback+0xbc>)
 80032ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032be:	4798      	blx	r3
 80032c0:	e000      	b.n	80032c4 <HAL_UART_RxCpltCallback+0x98>
	else return;
 80032c2:	bf00      	nop
}
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40013800 	.word	0x40013800
 80032d0:	40004400 	.word	0x40004400
 80032d4:	40004800 	.word	0x40004800
 80032d8:	20000c90 	.word	0x20000c90
 80032dc:	20000c80 	.word	0x20000c80
 80032e0:	20000a40 	.word	0x20000a40
 80032e4:	20000b00 	.word	0x20000b00
 80032e8:	20000ca8 	.word	0x20000ca8

080032ec <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b08c      	sub	sp, #48	@ 0x30
 80032f0:	af02      	add	r7, sp, #8
 80032f2:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	22c0      	movs	r2, #192	@ 0xc0
 80032fa:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2200      	movs	r2, #0
 8003302:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2200      	movs	r2, #0
 800330a:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2200      	movs	r2, #0
 8003312:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2200      	movs	r2, #0
 800331a:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2200      	movs	r2, #0
 8003322:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2200      	movs	r2, #0
 800332a:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a53      	ldr	r2, [pc, #332]	@ (8003480 <HAL_UART_MspInit+0x194>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d142      	bne.n	80033bc <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8003336:	4b53      	ldr	r3, [pc, #332]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	4a52      	ldr	r2, [pc, #328]	@ (8003484 <HAL_UART_MspInit+0x198>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6193      	str	r3, [r2, #24]
 8003342:	4b50      	ldr	r3, [pc, #320]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	623b      	str	r3, [r7, #32]
 800334c:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800334e:	4b4d      	ldr	r3, [pc, #308]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	4a4c      	ldr	r2, [pc, #304]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003354:	f043 0308 	orr.w	r3, r3, #8
 8003358:	6193      	str	r3, [r2, #24]
 800335a:	4b4a      	ldr	r3, [pc, #296]	@ (8003484 <HAL_UART_MspInit+0x198>)
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	f003 0308 	and.w	r3, r3, #8
 8003362:	61fb      	str	r3, [r7, #28]
 8003364:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8003366:	2303      	movs	r3, #3
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	2301      	movs	r3, #1
 800336c:	2202      	movs	r2, #2
 800336e:	2140      	movs	r1, #64	@ 0x40
 8003370:	4845      	ldr	r0, [pc, #276]	@ (8003488 <HAL_UART_MspInit+0x19c>)
 8003372:	f7fe fb73 	bl	8001a5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003376:	2303      	movs	r3, #3
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	2301      	movs	r3, #1
 800337c:	2200      	movs	r2, #0
 800337e:	2180      	movs	r1, #128	@ 0x80
 8003380:	4841      	ldr	r0, [pc, #260]	@ (8003488 <HAL_UART_MspInit+0x19c>)
 8003382:	f7fe fb6b 	bl	8001a5c <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8003386:	4b41      	ldr	r3, [pc, #260]	@ (800348c <HAL_UART_MspInit+0x1a0>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	627b      	str	r3, [r7, #36]	@ 0x24
 800338c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003392:	627b      	str	r3, [r7, #36]	@ 0x24
 8003394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003396:	f043 0304 	orr.w	r3, r3, #4
 800339a:	627b      	str	r3, [r7, #36]	@ 0x24
 800339c:	4a3b      	ldr	r2, [pc, #236]	@ (800348c <HAL_UART_MspInit+0x1a0>)
 800339e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a0:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80033a2:	4b38      	ldr	r3, [pc, #224]	@ (8003484 <HAL_UART_MspInit+0x198>)
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	4a37      	ldr	r2, [pc, #220]	@ (8003484 <HAL_UART_MspInit+0x198>)
 80033a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033ac:	6193      	str	r3, [r2, #24]
 80033ae:	4b35      	ldr	r3, [pc, #212]	@ (8003484 <HAL_UART_MspInit+0x198>)
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033b6:	61bb      	str	r3, [r7, #24]
 80033b8:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80033ba:	e05c      	b.n	8003476 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a33      	ldr	r2, [pc, #204]	@ (8003490 <HAL_UART_MspInit+0x1a4>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d128      	bne.n	8003418 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80033c6:	4b2f      	ldr	r3, [pc, #188]	@ (8003484 <HAL_UART_MspInit+0x198>)
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	4a2e      	ldr	r2, [pc, #184]	@ (8003484 <HAL_UART_MspInit+0x198>)
 80033cc:	f043 0304 	orr.w	r3, r3, #4
 80033d0:	6193      	str	r3, [r2, #24]
 80033d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003484 <HAL_UART_MspInit+0x198>)
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80033de:	2303      	movs	r3, #3
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	2301      	movs	r3, #1
 80033e4:	2202      	movs	r2, #2
 80033e6:	2104      	movs	r1, #4
 80033e8:	482a      	ldr	r0, [pc, #168]	@ (8003494 <HAL_UART_MspInit+0x1a8>)
 80033ea:	f7fe fb37 	bl	8001a5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80033ee:	2303      	movs	r3, #3
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	2301      	movs	r3, #1
 80033f4:	2200      	movs	r2, #0
 80033f6:	2108      	movs	r1, #8
 80033f8:	4826      	ldr	r0, [pc, #152]	@ (8003494 <HAL_UART_MspInit+0x1a8>)
 80033fa:	f7fe fb2f 	bl	8001a5c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80033fe:	4b21      	ldr	r3, [pc, #132]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	4a20      	ldr	r2, [pc, #128]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003408:	61d3      	str	r3, [r2, #28]
 800340a:	4b1e      	ldr	r3, [pc, #120]	@ (8003484 <HAL_UART_MspInit+0x198>)
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003412:	613b      	str	r3, [r7, #16]
 8003414:	693b      	ldr	r3, [r7, #16]
}
 8003416:	e02e      	b.n	8003476 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a1e      	ldr	r2, [pc, #120]	@ (8003498 <HAL_UART_MspInit+0x1ac>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d129      	bne.n	8003476 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003422:	4b18      	ldr	r3, [pc, #96]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	4a17      	ldr	r2, [pc, #92]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003428:	f043 0308 	orr.w	r3, r3, #8
 800342c:	6193      	str	r3, [r2, #24]
 800342e:	4b15      	ldr	r3, [pc, #84]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	60fb      	str	r3, [r7, #12]
 8003438:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800343a:	2303      	movs	r3, #3
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	2301      	movs	r3, #1
 8003440:	2202      	movs	r2, #2
 8003442:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003446:	4810      	ldr	r0, [pc, #64]	@ (8003488 <HAL_UART_MspInit+0x19c>)
 8003448:	f7fe fb08 	bl	8001a5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800344c:	2303      	movs	r3, #3
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	2301      	movs	r3, #1
 8003452:	2200      	movs	r2, #0
 8003454:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003458:	480b      	ldr	r0, [pc, #44]	@ (8003488 <HAL_UART_MspInit+0x19c>)
 800345a:	f7fe faff 	bl	8001a5c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800345e:	4b09      	ldr	r3, [pc, #36]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	4a08      	ldr	r2, [pc, #32]	@ (8003484 <HAL_UART_MspInit+0x198>)
 8003464:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003468:	61d3      	str	r3, [r2, #28]
 800346a:	4b06      	ldr	r3, [pc, #24]	@ (8003484 <HAL_UART_MspInit+0x198>)
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003472:	60bb      	str	r3, [r7, #8]
 8003474:	68bb      	ldr	r3, [r7, #8]
}
 8003476:	bf00      	nop
 8003478:	3728      	adds	r7, #40	@ 0x28
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40013800 	.word	0x40013800
 8003484:	40021000 	.word	0x40021000
 8003488:	40010c00 	.word	0x40010c00
 800348c:	40010000 	.word	0x40010000
 8003490:	40004400 	.word	0x40004400
 8003494:	40010800 	.word	0x40010800
 8003498:	40004800 	.word	0x40004800

0800349c <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d106      	bne.n	80034ba <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	63da      	str	r2, [r3, #60]	@ 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2222      	movs	r2, #34	@ 0x22
 80034b6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }

}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	bc80      	pop	{r7}
 80034c2:	4770      	bx	lr

080034c4 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80034c8:	4b03      	ldr	r3, [pc, #12]	@ (80034d8 <WWDG_IRQHandler+0x14>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4903      	ldr	r1, [pc, #12]	@ (80034dc <WWDG_IRQHandler+0x18>)
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe fe06 	bl	80020e0 <dump_printf>
	while(1);
 80034d4:	bf00      	nop
 80034d6:	e7fd      	b.n	80034d4 <WWDG_IRQHandler+0x10>
 80034d8:	2000001c 	.word	0x2000001c
 80034dc:	0800dec8 	.word	0x0800dec8

080034e0 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80034e4:	4b03      	ldr	r3, [pc, #12]	@ (80034f4 <PVD_IRQHandler+0x14>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4903      	ldr	r1, [pc, #12]	@ (80034f8 <PVD_IRQHandler+0x18>)
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fe fdf8 	bl	80020e0 <dump_printf>
	while(1);
 80034f0:	bf00      	nop
 80034f2:	e7fd      	b.n	80034f0 <PVD_IRQHandler+0x10>
 80034f4:	2000001c 	.word	0x2000001c
 80034f8:	0800ded0 	.word	0x0800ded0

080034fc <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003500:	4b03      	ldr	r3, [pc, #12]	@ (8003510 <TAMPER_IRQHandler+0x14>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4903      	ldr	r1, [pc, #12]	@ (8003514 <TAMPER_IRQHandler+0x18>)
 8003506:	4618      	mov	r0, r3
 8003508:	f7fe fdea 	bl	80020e0 <dump_printf>
	while(1);
 800350c:	bf00      	nop
 800350e:	e7fd      	b.n	800350c <TAMPER_IRQHandler+0x10>
 8003510:	2000001c 	.word	0x2000001c
 8003514:	0800ded4 	.word	0x0800ded4

08003518 <FLASH_IRQHandler>:
	dump_printf(msg, "RTC");
	while(1);
}

__weak void FLASH_IRQHandler(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 800351c:	4b03      	ldr	r3, [pc, #12]	@ (800352c <FLASH_IRQHandler+0x14>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4903      	ldr	r1, [pc, #12]	@ (8003530 <FLASH_IRQHandler+0x18>)
 8003522:	4618      	mov	r0, r3
 8003524:	f7fe fddc 	bl	80020e0 <dump_printf>
	while(1);
 8003528:	bf00      	nop
 800352a:	e7fd      	b.n	8003528 <FLASH_IRQHandler+0x10>
 800352c:	2000001c 	.word	0x2000001c
 8003530:	0800dee0 	.word	0x0800dee0

08003534 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003538:	4b03      	ldr	r3, [pc, #12]	@ (8003548 <RCC_IRQHandler+0x14>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4903      	ldr	r1, [pc, #12]	@ (800354c <RCC_IRQHandler+0x18>)
 800353e:	4618      	mov	r0, r3
 8003540:	f7fe fdce 	bl	80020e0 <dump_printf>
	while(1);
 8003544:	bf00      	nop
 8003546:	e7fd      	b.n	8003544 <RCC_IRQHandler+0x10>
 8003548:	2000001c 	.word	0x2000001c
 800354c:	0800dee8 	.word	0x0800dee8

08003550 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003554:	4b03      	ldr	r3, [pc, #12]	@ (8003564 <DMA1_Channel2_IRQHandler+0x14>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4903      	ldr	r1, [pc, #12]	@ (8003568 <DMA1_Channel2_IRQHandler+0x18>)
 800355a:	4618      	mov	r0, r3
 800355c:	f7fe fdc0 	bl	80020e0 <dump_printf>
	while(1);
 8003560:	bf00      	nop
 8003562:	e7fd      	b.n	8003560 <DMA1_Channel2_IRQHandler+0x10>
 8003564:	2000001c 	.word	0x2000001c
 8003568:	0800df24 	.word	0x0800df24

0800356c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003570:	4b03      	ldr	r3, [pc, #12]	@ (8003580 <DMA1_Channel3_IRQHandler+0x14>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4903      	ldr	r1, [pc, #12]	@ (8003584 <DMA1_Channel3_IRQHandler+0x18>)
 8003576:	4618      	mov	r0, r3
 8003578:	f7fe fdb2 	bl	80020e0 <dump_printf>
	while(1);
 800357c:	bf00      	nop
 800357e:	e7fd      	b.n	800357c <DMA1_Channel3_IRQHandler+0x10>
 8003580:	2000001c 	.word	0x2000001c
 8003584:	0800df34 	.word	0x0800df34

08003588 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800358c:	4b03      	ldr	r3, [pc, #12]	@ (800359c <DMA1_Channel4_IRQHandler+0x14>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4903      	ldr	r1, [pc, #12]	@ (80035a0 <DMA1_Channel4_IRQHandler+0x18>)
 8003592:	4618      	mov	r0, r3
 8003594:	f7fe fda4 	bl	80020e0 <dump_printf>
	while(1);
 8003598:	bf00      	nop
 800359a:	e7fd      	b.n	8003598 <DMA1_Channel4_IRQHandler+0x10>
 800359c:	2000001c 	.word	0x2000001c
 80035a0:	0800df44 	.word	0x0800df44

080035a4 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80035a8:	4b03      	ldr	r3, [pc, #12]	@ (80035b8 <DMA1_Channel5_IRQHandler+0x14>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4903      	ldr	r1, [pc, #12]	@ (80035bc <DMA1_Channel5_IRQHandler+0x18>)
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7fe fd96 	bl	80020e0 <dump_printf>
	while(1);
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <DMA1_Channel5_IRQHandler+0x10>
 80035b8:	2000001c 	.word	0x2000001c
 80035bc:	0800df54 	.word	0x0800df54

080035c0 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80035c4:	4b03      	ldr	r3, [pc, #12]	@ (80035d4 <DMA1_Channel6_IRQHandler+0x14>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4903      	ldr	r1, [pc, #12]	@ (80035d8 <DMA1_Channel6_IRQHandler+0x18>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fe fd88 	bl	80020e0 <dump_printf>
	while(1);
 80035d0:	bf00      	nop
 80035d2:	e7fd      	b.n	80035d0 <DMA1_Channel6_IRQHandler+0x10>
 80035d4:	2000001c 	.word	0x2000001c
 80035d8:	0800df64 	.word	0x0800df64

080035dc <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80035e0:	4b03      	ldr	r3, [pc, #12]	@ (80035f0 <DMA1_Channel7_IRQHandler+0x14>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4903      	ldr	r1, [pc, #12]	@ (80035f4 <DMA1_Channel7_IRQHandler+0x18>)
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7fe fd7a 	bl	80020e0 <dump_printf>
	while(1);
 80035ec:	bf00      	nop
 80035ee:	e7fd      	b.n	80035ec <DMA1_Channel7_IRQHandler+0x10>
 80035f0:	2000001c 	.word	0x2000001c
 80035f4:	0800df74 	.word	0x0800df74

080035f8 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80035fc:	4b03      	ldr	r3, [pc, #12]	@ (800360c <ADC1_2_IRQHandler+0x14>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4903      	ldr	r1, [pc, #12]	@ (8003610 <ADC1_2_IRQHandler+0x18>)
 8003602:	4618      	mov	r0, r3
 8003604:	f7fe fd6c 	bl	80020e0 <dump_printf>
	while(1);
 8003608:	bf00      	nop
 800360a:	e7fd      	b.n	8003608 <ADC1_2_IRQHandler+0x10>
 800360c:	2000001c 	.word	0x2000001c
 8003610:	0800df84 	.word	0x0800df84

08003614 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8003618:	4b03      	ldr	r3, [pc, #12]	@ (8003628 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4903      	ldr	r1, [pc, #12]	@ (800362c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800361e:	4618      	mov	r0, r3
 8003620:	f7fe fd5e 	bl	80020e0 <dump_printf>
	while(1);
 8003624:	bf00      	nop
 8003626:	e7fd      	b.n	8003624 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003628:	2000001c 	.word	0x2000001c
 800362c:	0800df8c 	.word	0x0800df8c

08003630 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003634:	4b03      	ldr	r3, [pc, #12]	@ (8003644 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4903      	ldr	r1, [pc, #12]	@ (8003648 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800363a:	4618      	mov	r0, r3
 800363c:	f7fe fd50 	bl	80020e0 <dump_printf>
	while(1);
 8003640:	bf00      	nop
 8003642:	e7fd      	b.n	8003640 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8003644:	2000001c 	.word	0x2000001c
 8003648:	0800df9c 	.word	0x0800df9c

0800364c <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003650:	4b03      	ldr	r3, [pc, #12]	@ (8003660 <CAN1_RX1_IRQHandler+0x14>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4903      	ldr	r1, [pc, #12]	@ (8003664 <CAN1_RX1_IRQHandler+0x18>)
 8003656:	4618      	mov	r0, r3
 8003658:	f7fe fd42 	bl	80020e0 <dump_printf>
	while(1);
 800365c:	bf00      	nop
 800365e:	e7fd      	b.n	800365c <CAN1_RX1_IRQHandler+0x10>
 8003660:	2000001c 	.word	0x2000001c
 8003664:	0800dfac 	.word	0x0800dfac

08003668 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 800366c:	4b03      	ldr	r3, [pc, #12]	@ (800367c <CAN1_SCE_IRQHandler+0x14>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4903      	ldr	r1, [pc, #12]	@ (8003680 <CAN1_SCE_IRQHandler+0x18>)
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe fd34 	bl	80020e0 <dump_printf>
	while(1);
 8003678:	bf00      	nop
 800367a:	e7fd      	b.n	8003678 <CAN1_SCE_IRQHandler+0x10>
 800367c:	2000001c 	.word	0x2000001c
 8003680:	0800dfb8 	.word	0x0800dfb8

08003684 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003688:	4b03      	ldr	r3, [pc, #12]	@ (8003698 <TIM1_BRK_IRQHandler+0x14>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4903      	ldr	r1, [pc, #12]	@ (800369c <TIM1_BRK_IRQHandler+0x18>)
 800368e:	4618      	mov	r0, r3
 8003690:	f7fe fd26 	bl	80020e0 <dump_printf>
	while(1);
 8003694:	bf00      	nop
 8003696:	e7fd      	b.n	8003694 <TIM1_BRK_IRQHandler+0x10>
 8003698:	2000001c 	.word	0x2000001c
 800369c:	0800dfcc 	.word	0x0800dfcc

080036a0 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80036a4:	4b03      	ldr	r3, [pc, #12]	@ (80036b4 <TIM1_TRG_COM_IRQHandler+0x14>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4903      	ldr	r1, [pc, #12]	@ (80036b8 <TIM1_TRG_COM_IRQHandler+0x18>)
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fe fd18 	bl	80020e0 <dump_printf>
	while(1);
 80036b0:	bf00      	nop
 80036b2:	e7fd      	b.n	80036b0 <TIM1_TRG_COM_IRQHandler+0x10>
 80036b4:	2000001c 	.word	0x2000001c
 80036b8:	0800dfe0 	.word	0x0800dfe0

080036bc <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80036c0:	4b03      	ldr	r3, [pc, #12]	@ (80036d0 <TIM1_CC_IRQHandler+0x14>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4903      	ldr	r1, [pc, #12]	@ (80036d4 <TIM1_CC_IRQHandler+0x18>)
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7fe fd0a 	bl	80020e0 <dump_printf>
	while(1);
 80036cc:	bf00      	nop
 80036ce:	e7fd      	b.n	80036cc <TIM1_CC_IRQHandler+0x10>
 80036d0:	2000001c 	.word	0x2000001c
 80036d4:	0800dff0 	.word	0x0800dff0

080036d8 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80036dc:	4b03      	ldr	r3, [pc, #12]	@ (80036ec <I2C1_EV_IRQHandler+0x14>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4903      	ldr	r1, [pc, #12]	@ (80036f0 <I2C1_EV_IRQHandler+0x18>)
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe fcfc 	bl	80020e0 <dump_printf>
	while(1);
 80036e8:	bf00      	nop
 80036ea:	e7fd      	b.n	80036e8 <I2C1_EV_IRQHandler+0x10>
 80036ec:	2000001c 	.word	0x2000001c
 80036f0:	0800e010 	.word	0x0800e010

080036f4 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80036f8:	4b03      	ldr	r3, [pc, #12]	@ (8003708 <I2C1_ER_IRQHandler+0x14>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4903      	ldr	r1, [pc, #12]	@ (800370c <I2C1_ER_IRQHandler+0x18>)
 80036fe:	4618      	mov	r0, r3
 8003700:	f7fe fcee 	bl	80020e0 <dump_printf>
	while(1);
 8003704:	bf00      	nop
 8003706:	e7fd      	b.n	8003704 <I2C1_ER_IRQHandler+0x10>
 8003708:	2000001c 	.word	0x2000001c
 800370c:	0800e018 	.word	0x0800e018

08003710 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8003714:	4b03      	ldr	r3, [pc, #12]	@ (8003724 <I2C2_EV_IRQHandler+0x14>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4903      	ldr	r1, [pc, #12]	@ (8003728 <I2C2_EV_IRQHandler+0x18>)
 800371a:	4618      	mov	r0, r3
 800371c:	f7fe fce0 	bl	80020e0 <dump_printf>
	while(1);
 8003720:	bf00      	nop
 8003722:	e7fd      	b.n	8003720 <I2C2_EV_IRQHandler+0x10>
 8003724:	2000001c 	.word	0x2000001c
 8003728:	0800e020 	.word	0x0800e020

0800372c <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003730:	4b03      	ldr	r3, [pc, #12]	@ (8003740 <I2C2_ER_IRQHandler+0x14>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4903      	ldr	r1, [pc, #12]	@ (8003744 <I2C2_ER_IRQHandler+0x18>)
 8003736:	4618      	mov	r0, r3
 8003738:	f7fe fcd2 	bl	80020e0 <dump_printf>
	while(1);
 800373c:	bf00      	nop
 800373e:	e7fd      	b.n	800373c <I2C2_ER_IRQHandler+0x10>
 8003740:	2000001c 	.word	0x2000001c
 8003744:	0800e028 	.word	0x0800e028

08003748 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 800374c:	4b03      	ldr	r3, [pc, #12]	@ (800375c <SPI1_IRQHandler+0x14>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4903      	ldr	r1, [pc, #12]	@ (8003760 <SPI1_IRQHandler+0x18>)
 8003752:	4618      	mov	r0, r3
 8003754:	f7fe fcc4 	bl	80020e0 <dump_printf>
	while(1);
 8003758:	bf00      	nop
 800375a:	e7fd      	b.n	8003758 <SPI1_IRQHandler+0x10>
 800375c:	2000001c 	.word	0x2000001c
 8003760:	0800e030 	.word	0x0800e030

08003764 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003768:	4b03      	ldr	r3, [pc, #12]	@ (8003778 <SPI2_IRQHandler+0x14>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4903      	ldr	r1, [pc, #12]	@ (800377c <SPI2_IRQHandler+0x18>)
 800376e:	4618      	mov	r0, r3
 8003770:	f7fe fcb6 	bl	80020e0 <dump_printf>
	while(1);
 8003774:	bf00      	nop
 8003776:	e7fd      	b.n	8003774 <SPI2_IRQHandler+0x10>
 8003778:	2000001c 	.word	0x2000001c
 800377c:	0800e038 	.word	0x0800e038

08003780 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003784:	4b03      	ldr	r3, [pc, #12]	@ (8003794 <RTC_Alarm_IRQHandler+0x14>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4903      	ldr	r1, [pc, #12]	@ (8003798 <RTC_Alarm_IRQHandler+0x18>)
 800378a:	4618      	mov	r0, r3
 800378c:	f7fe fca8 	bl	80020e0 <dump_printf>
	while(1);
 8003790:	bf00      	nop
 8003792:	e7fd      	b.n	8003790 <RTC_Alarm_IRQHandler+0x10>
 8003794:	2000001c 	.word	0x2000001c
 8003798:	0800e064 	.word	0x0800e064

0800379c <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80037a0:	4b03      	ldr	r3, [pc, #12]	@ (80037b0 <USBWakeUp_IRQHandler+0x14>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4903      	ldr	r1, [pc, #12]	@ (80037b4 <USBWakeUp_IRQHandler+0x18>)
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe fc9a 	bl	80020e0 <dump_printf>
}
 80037ac:	bf00      	nop
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	2000001c 	.word	0x2000001c
 80037b4:	0800e070 	.word	0x0800e070

080037b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80037bc:	4b15      	ldr	r3, [pc, #84]	@ (8003814 <SystemInit+0x5c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a14      	ldr	r2, [pc, #80]	@ (8003814 <SystemInit+0x5c>)
 80037c2:	f043 0301 	orr.w	r3, r3, #1
 80037c6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80037c8:	4b12      	ldr	r3, [pc, #72]	@ (8003814 <SystemInit+0x5c>)
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	4911      	ldr	r1, [pc, #68]	@ (8003814 <SystemInit+0x5c>)
 80037ce:	4b12      	ldr	r3, [pc, #72]	@ (8003818 <SystemInit+0x60>)
 80037d0:	4013      	ands	r3, r2
 80037d2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80037d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003814 <SystemInit+0x5c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a0e      	ldr	r2, [pc, #56]	@ (8003814 <SystemInit+0x5c>)
 80037da:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80037de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037e2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80037e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003814 <SystemInit+0x5c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003814 <SystemInit+0x5c>)
 80037ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037ee:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80037f0:	4b08      	ldr	r3, [pc, #32]	@ (8003814 <SystemInit+0x5c>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	4a07      	ldr	r2, [pc, #28]	@ (8003814 <SystemInit+0x5c>)
 80037f6:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 80037fa:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80037fc:	4b05      	ldr	r3, [pc, #20]	@ (8003814 <SystemInit+0x5c>)
 80037fe:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 8003802:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003804:	4b05      	ldr	r3, [pc, #20]	@ (800381c <SystemInit+0x64>)
 8003806:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800380a:	609a      	str	r2, [r3, #8]
#endif 
}
 800380c:	bf00      	nop
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr
 8003814:	40021000 	.word	0x40021000
 8003818:	f8ff0000 	.word	0xf8ff0000
 800381c:	e000ed00 	.word	0xe000ed00

08003820 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	60fb      	str	r3, [r7, #12]
 800382a:	2300      	movs	r3, #0
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	2300      	movs	r3, #0
 8003830:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003832:	4b2f      	ldr	r3, [pc, #188]	@ (80038f0 <SystemCoreClockUpdate+0xd0>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f003 030c 	and.w	r3, r3, #12
 800383a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2b08      	cmp	r3, #8
 8003840:	d011      	beq.n	8003866 <SystemCoreClockUpdate+0x46>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2b08      	cmp	r3, #8
 8003846:	d83a      	bhi.n	80038be <SystemCoreClockUpdate+0x9e>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d003      	beq.n	8003856 <SystemCoreClockUpdate+0x36>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d004      	beq.n	800385e <SystemCoreClockUpdate+0x3e>
 8003854:	e033      	b.n	80038be <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003856:	4b27      	ldr	r3, [pc, #156]	@ (80038f4 <SystemCoreClockUpdate+0xd4>)
 8003858:	4a27      	ldr	r2, [pc, #156]	@ (80038f8 <SystemCoreClockUpdate+0xd8>)
 800385a:	601a      	str	r2, [r3, #0]
      break;
 800385c:	e033      	b.n	80038c6 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800385e:	4b25      	ldr	r3, [pc, #148]	@ (80038f4 <SystemCoreClockUpdate+0xd4>)
 8003860:	4a25      	ldr	r2, [pc, #148]	@ (80038f8 <SystemCoreClockUpdate+0xd8>)
 8003862:	601a      	str	r2, [r3, #0]
      break;
 8003864:	e02f      	b.n	80038c6 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003866:	4b22      	ldr	r3, [pc, #136]	@ (80038f0 <SystemCoreClockUpdate+0xd0>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800386e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003870:	4b1f      	ldr	r3, [pc, #124]	@ (80038f0 <SystemCoreClockUpdate+0xd0>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003878:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	0c9b      	lsrs	r3, r3, #18
 800387e:	3302      	adds	r3, #2
 8003880:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d106      	bne.n	8003896 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	4a1c      	ldr	r2, [pc, #112]	@ (80038fc <SystemCoreClockUpdate+0xdc>)
 800388c:	fb02 f303 	mul.w	r3, r2, r3
 8003890:	4a18      	ldr	r2, [pc, #96]	@ (80038f4 <SystemCoreClockUpdate+0xd4>)
 8003892:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003894:	e017      	b.n	80038c6 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8003896:	4b16      	ldr	r3, [pc, #88]	@ (80038f0 <SystemCoreClockUpdate+0xd0>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d006      	beq.n	80038b0 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	4a15      	ldr	r2, [pc, #84]	@ (80038fc <SystemCoreClockUpdate+0xdc>)
 80038a6:	fb02 f303 	mul.w	r3, r2, r3
 80038aa:	4a12      	ldr	r2, [pc, #72]	@ (80038f4 <SystemCoreClockUpdate+0xd4>)
 80038ac:	6013      	str	r3, [r2, #0]
      break;
 80038ae:	e00a      	b.n	80038c6 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	4a11      	ldr	r2, [pc, #68]	@ (80038f8 <SystemCoreClockUpdate+0xd8>)
 80038b4:	fb02 f303 	mul.w	r3, r2, r3
 80038b8:	4a0e      	ldr	r2, [pc, #56]	@ (80038f4 <SystemCoreClockUpdate+0xd4>)
 80038ba:	6013      	str	r3, [r2, #0]
      break;
 80038bc:	e003      	b.n	80038c6 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80038be:	4b0d      	ldr	r3, [pc, #52]	@ (80038f4 <SystemCoreClockUpdate+0xd4>)
 80038c0:	4a0d      	ldr	r2, [pc, #52]	@ (80038f8 <SystemCoreClockUpdate+0xd8>)
 80038c2:	601a      	str	r2, [r3, #0]
      break;
 80038c4:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80038c6:	4b0a      	ldr	r3, [pc, #40]	@ (80038f0 <SystemCoreClockUpdate+0xd0>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	091b      	lsrs	r3, r3, #4
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	4a0b      	ldr	r2, [pc, #44]	@ (8003900 <SystemCoreClockUpdate+0xe0>)
 80038d2:	5cd3      	ldrb	r3, [r2, r3]
 80038d4:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80038d6:	4b07      	ldr	r3, [pc, #28]	@ (80038f4 <SystemCoreClockUpdate+0xd4>)
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
 80038e0:	4a04      	ldr	r2, [pc, #16]	@ (80038f4 <SystemCoreClockUpdate+0xd4>)
 80038e2:	6013      	str	r3, [r2, #0]
}
 80038e4:	bf00      	nop
 80038e6:	3714      	adds	r7, #20
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bc80      	pop	{r7}
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40021000 	.word	0x40021000
 80038f4:	20000020 	.word	0x20000020
 80038f8:	007a1200 	.word	0x007a1200
 80038fc:	003d0900 	.word	0x003d0900
 8003900:	0800e128 	.word	0x0800e128

08003904 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800390a:	2300      	movs	r3, #0
 800390c:	71fb      	strb	r3, [r7, #7]
 800390e:	e007      	b.n	8003920 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8003910:	79fb      	ldrb	r3, [r7, #7]
 8003912:	4a0b      	ldr	r2, [pc, #44]	@ (8003940 <Systick_init+0x3c>)
 8003914:	2100      	movs	r1, #0
 8003916:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800391a:	79fb      	ldrb	r3, [r7, #7]
 800391c:	3301      	adds	r3, #1
 800391e:	71fb      	strb	r3, [r7, #7]
 8003920:	79fb      	ldrb	r3, [r7, #7]
 8003922:	2b0f      	cmp	r3, #15
 8003924:	d9f4      	bls.n	8003910 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8003926:	2200      	movs	r2, #0
 8003928:	2100      	movs	r1, #0
 800392a:	f04f 30ff 	mov.w	r0, #4294967295
 800392e:	f000 fd82 	bl	8004436 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8003932:	4b04      	ldr	r3, [pc, #16]	@ (8003944 <Systick_init+0x40>)
 8003934:	2201      	movs	r2, #1
 8003936:	601a      	str	r2, [r3, #0]
}
 8003938:	bf00      	nop
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	20000cb4 	.word	0x20000cb4
 8003944:	20000cf4 	.word	0x20000cf4

08003948 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800394e:	f000 f895 	bl	8003a7c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8003952:	f000 fda6 	bl	80044a2 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8003956:	4b0f      	ldr	r3, [pc, #60]	@ (8003994 <SysTick_Handler+0x4c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <SysTick_Handler+0x1a>
		Systick_init();
 800395e:	f7ff ffd1 	bl	8003904 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003962:	2300      	movs	r3, #0
 8003964:	71fb      	strb	r3, [r7, #7]
 8003966:	e00d      	b.n	8003984 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	4a0b      	ldr	r2, [pc, #44]	@ (8003998 <SysTick_Handler+0x50>)
 800396c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d004      	beq.n	800397e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003974:	79fb      	ldrb	r3, [r7, #7]
 8003976:	4a08      	ldr	r2, [pc, #32]	@ (8003998 <SysTick_Handler+0x50>)
 8003978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800397c:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	3301      	adds	r3, #1
 8003982:	71fb      	strb	r3, [r7, #7]
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	2b0f      	cmp	r3, #15
 8003988:	d9ee      	bls.n	8003968 <SysTick_Handler+0x20>
	}
}
 800398a:	bf00      	nop
 800398c:	bf00      	nop
 800398e:	3708      	adds	r7, #8
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	20000cf4 	.word	0x20000cf4
 8003998:	20000cb4 	.word	0x20000cb4

0800399c <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80039a4:	4b10      	ldr	r3, [pc, #64]	@ (80039e8 <Systick_add_callback_function+0x4c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <Systick_add_callback_function+0x14>
		Systick_init();
 80039ac:	f7ff ffaa 	bl	8003904 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80039b0:	2300      	movs	r3, #0
 80039b2:	73fb      	strb	r3, [r7, #15]
 80039b4:	e00f      	b.n	80039d6 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
 80039b8:	4a0c      	ldr	r2, [pc, #48]	@ (80039ec <Systick_add_callback_function+0x50>)
 80039ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d106      	bne.n	80039d0 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	4909      	ldr	r1, [pc, #36]	@ (80039ec <Systick_add_callback_function+0x50>)
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e006      	b.n	80039de <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80039d0:	7bfb      	ldrb	r3, [r7, #15]
 80039d2:	3301      	adds	r3, #1
 80039d4:	73fb      	strb	r3, [r7, #15]
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	2b0f      	cmp	r3, #15
 80039da:	d9ec      	bls.n	80039b6 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80039dc:	2300      	movs	r3, #0

}
 80039de:	4618      	mov	r0, r3
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	20000cf4 	.word	0x20000cf4
 80039ec:	20000cb4 	.word	0x20000cb4

080039f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039f4:	4b08      	ldr	r3, [pc, #32]	@ (8003a18 <HAL_Init+0x28>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a07      	ldr	r2, [pc, #28]	@ (8003a18 <HAL_Init+0x28>)
 80039fa:	f043 0310 	orr.w	r3, r3, #16
 80039fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a00:	2003      	movs	r0, #3
 8003a02:	f000 fd0d 	bl	8004420 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a06:	200f      	movs	r0, #15
 8003a08:	f000 f808 	bl	8003a1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a0c:	f7fe f9a4 	bl	8001d58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	40022000 	.word	0x40022000

08003a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003a24:	4b12      	ldr	r3, [pc, #72]	@ (8003a70 <HAL_InitTick+0x54>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	4b12      	ldr	r3, [pc, #72]	@ (8003a74 <HAL_InitTick+0x58>)
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a32:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 fd25 	bl	800448a <HAL_SYSTICK_Config>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e00e      	b.n	8003a68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b0f      	cmp	r3, #15
 8003a4e:	d80a      	bhi.n	8003a66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a50:	2200      	movs	r2, #0
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	f04f 30ff 	mov.w	r0, #4294967295
 8003a58:	f000 fced 	bl	8004436 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a5c:	4a06      	ldr	r2, [pc, #24]	@ (8003a78 <HAL_InitTick+0x5c>)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e000      	b.n	8003a68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3708      	adds	r7, #8
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	20000020 	.word	0x20000020
 8003a74:	20000028 	.word	0x20000028
 8003a78:	20000024 	.word	0x20000024

08003a7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a80:	4b05      	ldr	r3, [pc, #20]	@ (8003a98 <HAL_IncTick+0x1c>)
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	461a      	mov	r2, r3
 8003a86:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <HAL_IncTick+0x20>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	4a03      	ldr	r2, [pc, #12]	@ (8003a9c <HAL_IncTick+0x20>)
 8003a8e:	6013      	str	r3, [r2, #0]
}
 8003a90:	bf00      	nop
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bc80      	pop	{r7}
 8003a96:	4770      	bx	lr
 8003a98:	20000028 	.word	0x20000028
 8003a9c:	20000cf8 	.word	0x20000cf8

08003aa0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8003aa4:	4b02      	ldr	r3, [pc, #8]	@ (8003ab0 <HAL_GetTick+0x10>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bc80      	pop	{r7}
 8003aae:	4770      	bx	lr
 8003ab0:	20000cf8 	.word	0x20000cf8

08003ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003abc:	f7ff fff0 	bl	8003aa0 <HAL_GetTick>
 8003ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003acc:	d005      	beq.n	8003ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ace:	4b0a      	ldr	r3, [pc, #40]	@ (8003af8 <HAL_Delay+0x44>)
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ada:	bf00      	nop
 8003adc:	f7ff ffe0 	bl	8003aa0 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d8f7      	bhi.n	8003adc <HAL_Delay+0x28>
  {
  }
}
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	20000028 	.word	0x20000028

08003afc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b04:	2300      	movs	r3, #0
 8003b06:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e0be      	b.n	8003c9c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d109      	bne.n	8003b40 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f8b6 	bl	8003cac <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 fb01 	bl	8004148 <ADC_ConversionStop_Disable>
 8003b46:	4603      	mov	r3, r0
 8003b48:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b4e:	f003 0310 	and.w	r3, r3, #16
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	f040 8099 	bne.w	8003c8a <HAL_ADC_Init+0x18e>
 8003b58:	7dfb      	ldrb	r3, [r7, #23]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f040 8095 	bne.w	8003c8a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b64:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003b68:	f023 0302 	bic.w	r3, r3, #2
 8003b6c:	f043 0202 	orr.w	r2, r3, #2
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003b7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003b84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b94:	d003      	beq.n	8003b9e <HAL_ADC_Init+0xa2>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d102      	bne.n	8003ba4 <HAL_ADC_Init+0xa8>
 8003b9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ba2:	e000      	b.n	8003ba6 <HAL_ADC_Init+0xaa>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d119      	bne.n	8003be8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d109      	bne.n	8003bd0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	035a      	lsls	r2, r3, #13
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003bcc:	613b      	str	r3, [r7, #16]
 8003bce:	e00b      	b.n	8003be8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be0:	f043 0201 	orr.w	r2, r3, #1
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689a      	ldr	r2, [r3, #8]
 8003c02:	4b28      	ldr	r3, [pc, #160]	@ (8003ca4 <HAL_ADC_Init+0x1a8>)
 8003c04:	4013      	ands	r3, r2
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6812      	ldr	r2, [r2, #0]
 8003c0a:	68b9      	ldr	r1, [r7, #8]
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c18:	d003      	beq.n	8003c22 <HAL_ADC_Init+0x126>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d104      	bne.n	8003c2c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	051b      	lsls	r3, r3, #20
 8003c2a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c32:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	4b18      	ldr	r3, [pc, #96]	@ (8003ca8 <HAL_ADC_Init+0x1ac>)
 8003c48:	4013      	ands	r3, r2
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d10b      	bne.n	8003c68 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5a:	f023 0303 	bic.w	r3, r3, #3
 8003c5e:	f043 0201 	orr.w	r2, r3, #1
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c66:	e018      	b.n	8003c9a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6c:	f023 0312 	bic.w	r3, r3, #18
 8003c70:	f043 0210 	orr.w	r2, r3, #16
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7c:	f043 0201 	orr.w	r2, r3, #1
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c88:	e007      	b.n	8003c9a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8e:	f043 0210 	orr.w	r2, r3, #16
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	ffe1f7fd 	.word	0xffe1f7fd
 8003ca8:	ff1f0efe 	.word	0xff1f0efe

08003cac <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bc80      	pop	{r7}
 8003cbc:	4770      	bx	lr
	...

08003cc0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a64      	ldr	r2, [pc, #400]	@ (8003e68 <HAL_ADC_Start_DMA+0x1a8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d004      	beq.n	8003ce4 <HAL_ADC_Start_DMA+0x24>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a63      	ldr	r2, [pc, #396]	@ (8003e6c <HAL_ADC_Start_DMA+0x1ac>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d106      	bne.n	8003cf2 <HAL_ADC_Start_DMA+0x32>
 8003ce4:	4b60      	ldr	r3, [pc, #384]	@ (8003e68 <HAL_ADC_Start_DMA+0x1a8>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f040 80b3 	bne.w	8003e58 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d101      	bne.n	8003d00 <HAL_ADC_Start_DMA+0x40>
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	e0ae      	b.n	8003e5e <HAL_ADC_Start_DMA+0x19e>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 f9cb 	bl	80040a4 <ADC_Enable>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003d12:	7dfb      	ldrb	r3, [r7, #23]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f040 809a 	bne.w	8003e4e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003d22:	f023 0301 	bic.w	r3, r3, #1
 8003d26:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a4e      	ldr	r2, [pc, #312]	@ (8003e6c <HAL_ADC_Start_DMA+0x1ac>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d105      	bne.n	8003d44 <HAL_ADC_Start_DMA+0x84>
 8003d38:	4b4b      	ldr	r3, [pc, #300]	@ (8003e68 <HAL_ADC_Start_DMA+0x1a8>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d115      	bne.n	8003d70 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d026      	beq.n	8003dac <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d62:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003d66:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d6e:	e01d      	b.n	8003dac <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a39      	ldr	r2, [pc, #228]	@ (8003e68 <HAL_ADC_Start_DMA+0x1a8>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d004      	beq.n	8003d90 <HAL_ADC_Start_DMA+0xd0>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a38      	ldr	r2, [pc, #224]	@ (8003e6c <HAL_ADC_Start_DMA+0x1ac>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d10d      	bne.n	8003dac <HAL_ADC_Start_DMA+0xec>
 8003d90:	4b35      	ldr	r3, [pc, #212]	@ (8003e68 <HAL_ADC_Start_DMA+0x1a8>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d007      	beq.n	8003dac <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003da4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d006      	beq.n	8003dc6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbc:	f023 0206 	bic.w	r2, r3, #6
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003dc4:	e002      	b.n	8003dcc <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	4a25      	ldr	r2, [pc, #148]	@ (8003e70 <HAL_ADC_Start_DMA+0x1b0>)
 8003dda:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	4a24      	ldr	r2, [pc, #144]	@ (8003e74 <HAL_ADC_Start_DMA+0x1b4>)
 8003de2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	4a23      	ldr	r2, [pc, #140]	@ (8003e78 <HAL_ADC_Start_DMA+0x1b8>)
 8003dea:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f06f 0202 	mvn.w	r2, #2
 8003df4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e04:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6a18      	ldr	r0, [r3, #32]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	334c      	adds	r3, #76	@ 0x4c
 8003e10:	4619      	mov	r1, r3
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f000 fbab 	bl	8004570 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003e24:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003e28:	d108      	bne.n	8003e3c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003e38:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003e3a:	e00f      	b.n	8003e5c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689a      	ldr	r2, [r3, #8]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003e4a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003e4c:	e006      	b.n	8003e5c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8003e56:	e001      	b.n	8003e5c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003e5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40012400 	.word	0x40012400
 8003e6c:	40012800 	.word	0x40012800
 8003e70:	080041bd 	.word	0x080041bd
 8003e74:	08004239 	.word	0x08004239
 8003e78:	08004255 	.word	0x08004255

08003e7c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bc80      	pop	{r7}
 8003e8c:	4770      	bx	lr

08003e8e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003e96:	bf00      	nop
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bc80      	pop	{r7}
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bc80      	pop	{r7}
 8003eb0:	4770      	bx	lr
	...

08003eb4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d101      	bne.n	8003ed4 <HAL_ADC_ConfigChannel+0x20>
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	e0dc      	b.n	800408e <HAL_ADC_ConfigChannel+0x1da>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	2b06      	cmp	r3, #6
 8003ee2:	d81c      	bhi.n	8003f1e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685a      	ldr	r2, [r3, #4]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	4413      	add	r3, r2
 8003ef4:	3b05      	subs	r3, #5
 8003ef6:	221f      	movs	r2, #31
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	43db      	mvns	r3, r3
 8003efe:	4019      	ands	r1, r3
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	6818      	ldr	r0, [r3, #0]
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	3b05      	subs	r3, #5
 8003f10:	fa00 f203 	lsl.w	r2, r0, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f1c:	e03c      	b.n	8003f98 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b0c      	cmp	r3, #12
 8003f24:	d81c      	bhi.n	8003f60 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4413      	add	r3, r2
 8003f36:	3b23      	subs	r3, #35	@ 0x23
 8003f38:	221f      	movs	r2, #31
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	4019      	ands	r1, r3
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	6818      	ldr	r0, [r3, #0]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	4413      	add	r3, r2
 8003f50:	3b23      	subs	r3, #35	@ 0x23
 8003f52:	fa00 f203 	lsl.w	r2, r0, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f5e:	e01b      	b.n	8003f98 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	4413      	add	r3, r2
 8003f70:	3b41      	subs	r3, #65	@ 0x41
 8003f72:	221f      	movs	r2, #31
 8003f74:	fa02 f303 	lsl.w	r3, r2, r3
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	4019      	ands	r1, r3
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	6818      	ldr	r0, [r3, #0]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685a      	ldr	r2, [r3, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	4413      	add	r3, r2
 8003f8a:	3b41      	subs	r3, #65	@ 0x41
 8003f8c:	fa00 f203 	lsl.w	r2, r0, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2b09      	cmp	r3, #9
 8003f9e:	d91c      	bls.n	8003fda <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68d9      	ldr	r1, [r3, #12]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	4613      	mov	r3, r2
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	4413      	add	r3, r2
 8003fb0:	3b1e      	subs	r3, #30
 8003fb2:	2207      	movs	r2, #7
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	4019      	ands	r1, r3
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	6898      	ldr	r0, [r3, #8]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	005b      	lsls	r3, r3, #1
 8003fc8:	4413      	add	r3, r2
 8003fca:	3b1e      	subs	r3, #30
 8003fcc:	fa00 f203 	lsl.w	r2, r0, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	60da      	str	r2, [r3, #12]
 8003fd8:	e019      	b.n	800400e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6919      	ldr	r1, [r3, #16]
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	4413      	add	r3, r2
 8003fea:	2207      	movs	r2, #7
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	4019      	ands	r1, r3
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	6898      	ldr	r0, [r3, #8]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	4413      	add	r3, r2
 8004002:	fa00 f203 	lsl.w	r2, r0, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b10      	cmp	r3, #16
 8004014:	d003      	beq.n	800401e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800401a:	2b11      	cmp	r3, #17
 800401c:	d132      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a1d      	ldr	r2, [pc, #116]	@ (8004098 <HAL_ADC_ConfigChannel+0x1e4>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d125      	bne.n	8004074 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d126      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689a      	ldr	r2, [r3, #8]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8004044:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2b10      	cmp	r3, #16
 800404c:	d11a      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800404e:	4b13      	ldr	r3, [pc, #76]	@ (800409c <HAL_ADC_ConfigChannel+0x1e8>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a13      	ldr	r2, [pc, #76]	@ (80040a0 <HAL_ADC_ConfigChannel+0x1ec>)
 8004054:	fba2 2303 	umull	r2, r3, r2, r3
 8004058:	0c9a      	lsrs	r2, r3, #18
 800405a:	4613      	mov	r3, r2
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	4413      	add	r3, r2
 8004060:	005b      	lsls	r3, r3, #1
 8004062:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004064:	e002      	b.n	800406c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	3b01      	subs	r3, #1
 800406a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1f9      	bne.n	8004066 <HAL_ADC_ConfigChannel+0x1b2>
 8004072:	e007      	b.n	8004084 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004078:	f043 0220 	orr.w	r2, r3, #32
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800408c:	7bfb      	ldrb	r3, [r7, #15]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3714      	adds	r7, #20
 8004092:	46bd      	mov	sp, r7
 8004094:	bc80      	pop	{r7}
 8004096:	4770      	bx	lr
 8004098:	40012400 	.word	0x40012400
 800409c:	20000020 	.word	0x20000020
 80040a0:	431bde83 	.word	0x431bde83

080040a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040ac:	2300      	movs	r3, #0
 80040ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d039      	beq.n	8004136 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689a      	ldr	r2, [r3, #8]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 0201 	orr.w	r2, r2, #1
 80040d0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80040d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004140 <ADC_Enable+0x9c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004144 <ADC_Enable+0xa0>)
 80040d8:	fba2 2303 	umull	r2, r3, r2, r3
 80040dc:	0c9b      	lsrs	r3, r3, #18
 80040de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80040e0:	e002      	b.n	80040e8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	3b01      	subs	r3, #1
 80040e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1f9      	bne.n	80040e2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040ee:	f7ff fcd7 	bl	8003aa0 <HAL_GetTick>
 80040f2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80040f4:	e018      	b.n	8004128 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80040f6:	f7ff fcd3 	bl	8003aa0 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d911      	bls.n	8004128 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004108:	f043 0210 	orr.w	r2, r3, #16
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	629a      	str	r2, [r3, #40]	@ 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004114:	f043 0201 	orr.w	r2, r3, #1
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
        return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e007      	b.n	8004138 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b01      	cmp	r3, #1
 8004134:	d1df      	bne.n	80040f6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	20000020 	.word	0x20000020
 8004144:	431bde83 	.word	0x431bde83

08004148 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b01      	cmp	r3, #1
 8004160:	d127      	bne.n	80041b2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	689a      	ldr	r2, [r3, #8]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0201 	bic.w	r2, r2, #1
 8004170:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004172:	f7ff fc95 	bl	8003aa0 <HAL_GetTick>
 8004176:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004178:	e014      	b.n	80041a4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800417a:	f7ff fc91 	bl	8003aa0 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d90d      	bls.n	80041a4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800418c:	f043 0210 	orr.w	r2, r3, #16
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004198:	f043 0201 	orr.w	r2, r3, #1
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e007      	b.n	80041b4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d0e3      	beq.n	800417a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d127      	bne.n	8004226 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80041ec:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80041f0:	d115      	bne.n	800421e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d111      	bne.n	800421e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041fe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d105      	bne.n	800421e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004216:	f043 0201 	orr.w	r2, r3, #1
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f7ff fe2c 	bl	8003e7c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004224:	e004      	b.n	8004230 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	4798      	blx	r3
}
 8004230:	bf00      	nop
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004244:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f7ff fe21 	bl	8003e8e <HAL_ADC_ConvHalfCpltCallback>
}
 800424c:	bf00      	nop
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004260:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004266:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004272:	f043 0204 	orr.w	r2, r3, #4
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f7ff fe10 	bl	8003ea0 <HAL_ADC_ErrorCallback>
}
 8004280:	bf00      	nop
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <__NVIC_SetPriorityGrouping>:
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f003 0307 	and.w	r3, r3, #7
 8004296:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004298:	4b0c      	ldr	r3, [pc, #48]	@ (80042cc <__NVIC_SetPriorityGrouping+0x44>)
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042a4:	4013      	ands	r3, r2
 80042a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80042b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042ba:	4a04      	ldr	r2, [pc, #16]	@ (80042cc <__NVIC_SetPriorityGrouping+0x44>)
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	60d3      	str	r3, [r2, #12]
}
 80042c0:	bf00      	nop
 80042c2:	3714      	adds	r7, #20
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	e000ed00 	.word	0xe000ed00

080042d0 <__NVIC_GetPriorityGrouping>:
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042d4:	4b04      	ldr	r3, [pc, #16]	@ (80042e8 <__NVIC_GetPriorityGrouping+0x18>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	0a1b      	lsrs	r3, r3, #8
 80042da:	f003 0307 	and.w	r3, r3, #7
}
 80042de:	4618      	mov	r0, r3
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc80      	pop	{r7}
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	e000ed00 	.word	0xe000ed00

080042ec <__NVIC_EnableIRQ>:
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	4603      	mov	r3, r0
 80042f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	db0b      	blt.n	8004316 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042fe:	79fb      	ldrb	r3, [r7, #7]
 8004300:	f003 021f 	and.w	r2, r3, #31
 8004304:	4906      	ldr	r1, [pc, #24]	@ (8004320 <__NVIC_EnableIRQ+0x34>)
 8004306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430a:	095b      	lsrs	r3, r3, #5
 800430c:	2001      	movs	r0, #1
 800430e:	fa00 f202 	lsl.w	r2, r0, r2
 8004312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004316:	bf00      	nop
 8004318:	370c      	adds	r7, #12
 800431a:	46bd      	mov	sp, r7
 800431c:	bc80      	pop	{r7}
 800431e:	4770      	bx	lr
 8004320:	e000e100 	.word	0xe000e100

08004324 <__NVIC_SetPriority>:
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	4603      	mov	r3, r0
 800432c:	6039      	str	r1, [r7, #0]
 800432e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004334:	2b00      	cmp	r3, #0
 8004336:	db0a      	blt.n	800434e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	b2da      	uxtb	r2, r3
 800433c:	490c      	ldr	r1, [pc, #48]	@ (8004370 <__NVIC_SetPriority+0x4c>)
 800433e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004342:	0112      	lsls	r2, r2, #4
 8004344:	b2d2      	uxtb	r2, r2
 8004346:	440b      	add	r3, r1
 8004348:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800434c:	e00a      	b.n	8004364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	4908      	ldr	r1, [pc, #32]	@ (8004374 <__NVIC_SetPriority+0x50>)
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	3b04      	subs	r3, #4
 800435c:	0112      	lsls	r2, r2, #4
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	440b      	add	r3, r1
 8004362:	761a      	strb	r2, [r3, #24]
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	bc80      	pop	{r7}
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	e000e100 	.word	0xe000e100
 8004374:	e000ed00 	.word	0xe000ed00

08004378 <NVIC_EncodePriority>:
{
 8004378:	b480      	push	{r7}
 800437a:	b089      	sub	sp, #36	@ 0x24
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f1c3 0307 	rsb	r3, r3, #7
 8004392:	2b04      	cmp	r3, #4
 8004394:	bf28      	it	cs
 8004396:	2304      	movcs	r3, #4
 8004398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	3304      	adds	r3, #4
 800439e:	2b06      	cmp	r3, #6
 80043a0:	d902      	bls.n	80043a8 <NVIC_EncodePriority+0x30>
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	3b03      	subs	r3, #3
 80043a6:	e000      	b.n	80043aa <NVIC_EncodePriority+0x32>
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043ac:	f04f 32ff 	mov.w	r2, #4294967295
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	fa02 f303 	lsl.w	r3, r2, r3
 80043b6:	43da      	mvns	r2, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	401a      	ands	r2, r3
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043c0:	f04f 31ff 	mov.w	r1, #4294967295
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	fa01 f303 	lsl.w	r3, r1, r3
 80043ca:	43d9      	mvns	r1, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d0:	4313      	orrs	r3, r2
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3724      	adds	r7, #36	@ 0x24
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bc80      	pop	{r7}
 80043da:	4770      	bx	lr

080043dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	3b01      	subs	r3, #1
 80043e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043ec:	d301      	bcc.n	80043f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043ee:	2301      	movs	r3, #1
 80043f0:	e00f      	b.n	8004412 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043f2:	4a0a      	ldr	r2, [pc, #40]	@ (800441c <SysTick_Config+0x40>)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043fa:	210f      	movs	r1, #15
 80043fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004400:	f7ff ff90 	bl	8004324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004404:	4b05      	ldr	r3, [pc, #20]	@ (800441c <SysTick_Config+0x40>)
 8004406:	2200      	movs	r2, #0
 8004408:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800440a:	4b04      	ldr	r3, [pc, #16]	@ (800441c <SysTick_Config+0x40>)
 800440c:	2207      	movs	r2, #7
 800440e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3708      	adds	r7, #8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	e000e010 	.word	0xe000e010

08004420 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f7ff ff2d 	bl	8004288 <__NVIC_SetPriorityGrouping>
}
 800442e:	bf00      	nop
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004436:	b580      	push	{r7, lr}
 8004438:	b086      	sub	sp, #24
 800443a:	af00      	add	r7, sp, #0
 800443c:	4603      	mov	r3, r0
 800443e:	60b9      	str	r1, [r7, #8]
 8004440:	607a      	str	r2, [r7, #4]
 8004442:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004444:	2300      	movs	r3, #0
 8004446:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004448:	f7ff ff42 	bl	80042d0 <__NVIC_GetPriorityGrouping>
 800444c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	68b9      	ldr	r1, [r7, #8]
 8004452:	6978      	ldr	r0, [r7, #20]
 8004454:	f7ff ff90 	bl	8004378 <NVIC_EncodePriority>
 8004458:	4602      	mov	r2, r0
 800445a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800445e:	4611      	mov	r1, r2
 8004460:	4618      	mov	r0, r3
 8004462:	f7ff ff5f 	bl	8004324 <__NVIC_SetPriority>
}
 8004466:	bf00      	nop
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	b082      	sub	sp, #8
 8004472:	af00      	add	r7, sp, #0
 8004474:	4603      	mov	r3, r0
 8004476:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800447c:	4618      	mov	r0, r3
 800447e:	f7ff ff35 	bl	80042ec <__NVIC_EnableIRQ>
}
 8004482:	bf00      	nop
 8004484:	3708      	adds	r7, #8
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b082      	sub	sp, #8
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7ff ffa2 	bl	80043dc <SysTick_Config>
 8004498:	4603      	mov	r3, r0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80044a6:	f000 f802 	bl	80044ae <HAL_SYSTICK_Callback>
}
 80044aa:	bf00      	nop
 80044ac:	bd80      	pop	{r7, pc}

080044ae <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80044ae:	b480      	push	{r7}
 80044b0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80044b2:	bf00      	nop
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bc80      	pop	{r7}
 80044b8:	4770      	bx	lr
	...

080044bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044c4:	2300      	movs	r3, #0
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e043      	b.n	800455a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	461a      	mov	r2, r3
 80044d8:	4b22      	ldr	r3, [pc, #136]	@ (8004564 <HAL_DMA_Init+0xa8>)
 80044da:	4413      	add	r3, r2
 80044dc:	4a22      	ldr	r2, [pc, #136]	@ (8004568 <HAL_DMA_Init+0xac>)
 80044de:	fba2 2303 	umull	r2, r3, r2, r3
 80044e2:	091b      	lsrs	r3, r3, #4
 80044e4:	009a      	lsls	r2, r3, #2
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a1f      	ldr	r2, [pc, #124]	@ (800456c <HAL_DMA_Init+0xb0>)
 80044ee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004506:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800450a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004514:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004520:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800452c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	69db      	ldr	r3, [r3, #28]
 8004532:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	4313      	orrs	r3, r2
 8004538:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	bc80      	pop	{r7}
 8004562:	4770      	bx	lr
 8004564:	bffdfff8 	.word	0xbffdfff8
 8004568:	cccccccd 	.word	0xcccccccd
 800456c:	40020000 	.word	0x40020000

08004570 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
 800457c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800457e:	2300      	movs	r3, #0
 8004580:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d101      	bne.n	8004590 <HAL_DMA_Start_IT+0x20>
 800458c:	2302      	movs	r3, #2
 800458e:	e04a      	b.n	8004626 <HAL_DMA_Start_IT+0xb6>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d13a      	bne.n	8004618 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2202      	movs	r2, #2
 80045a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0201 	bic.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	68b9      	ldr	r1, [r7, #8]
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f000 f9ae 	bl	8004928 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d008      	beq.n	80045e6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 020e 	orr.w	r2, r2, #14
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	e00f      	b.n	8004606 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0204 	bic.w	r2, r2, #4
 80045f4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f042 020a 	orr.w	r2, r2, #10
 8004604:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f042 0201 	orr.w	r2, r2, #1
 8004614:	601a      	str	r2, [r3, #0]
 8004616:	e005      	b.n	8004624 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004620:	2302      	movs	r3, #2
 8004622:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004624:	7dfb      	ldrb	r3, [r7, #23]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
	...

08004630 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004642:	2b02      	cmp	r3, #2
 8004644:	d005      	beq.n	8004652 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2204      	movs	r2, #4
 800464a:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	73fb      	strb	r3, [r7, #15]
 8004650:	e051      	b.n	80046f6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 020e 	bic.w	r2, r2, #14
 8004660:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0201 	bic.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a22      	ldr	r2, [pc, #136]	@ (8004700 <HAL_DMA_Abort_IT+0xd0>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d029      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xa0>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a20      	ldr	r2, [pc, #128]	@ (8004704 <HAL_DMA_Abort_IT+0xd4>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d022      	beq.n	80046cc <HAL_DMA_Abort_IT+0x9c>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a1f      	ldr	r2, [pc, #124]	@ (8004708 <HAL_DMA_Abort_IT+0xd8>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d01a      	beq.n	80046c6 <HAL_DMA_Abort_IT+0x96>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a1d      	ldr	r2, [pc, #116]	@ (800470c <HAL_DMA_Abort_IT+0xdc>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d012      	beq.n	80046c0 <HAL_DMA_Abort_IT+0x90>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a1c      	ldr	r2, [pc, #112]	@ (8004710 <HAL_DMA_Abort_IT+0xe0>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d00a      	beq.n	80046ba <HAL_DMA_Abort_IT+0x8a>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a1a      	ldr	r2, [pc, #104]	@ (8004714 <HAL_DMA_Abort_IT+0xe4>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d102      	bne.n	80046b4 <HAL_DMA_Abort_IT+0x84>
 80046ae:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80046b2:	e00e      	b.n	80046d2 <HAL_DMA_Abort_IT+0xa2>
 80046b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80046b8:	e00b      	b.n	80046d2 <HAL_DMA_Abort_IT+0xa2>
 80046ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80046be:	e008      	b.n	80046d2 <HAL_DMA_Abort_IT+0xa2>
 80046c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046c4:	e005      	b.n	80046d2 <HAL_DMA_Abort_IT+0xa2>
 80046c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80046ca:	e002      	b.n	80046d2 <HAL_DMA_Abort_IT+0xa2>
 80046cc:	2310      	movs	r3, #16
 80046ce:	e000      	b.n	80046d2 <HAL_DMA_Abort_IT+0xa2>
 80046d0:	2301      	movs	r3, #1
 80046d2:	4a11      	ldr	r2, [pc, #68]	@ (8004718 <HAL_DMA_Abort_IT+0xe8>)
 80046d4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d003      	beq.n	80046f6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	4798      	blx	r3
    } 
  }
  return status;
 80046f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	40020008 	.word	0x40020008
 8004704:	4002001c 	.word	0x4002001c
 8004708:	40020030 	.word	0x40020030
 800470c:	40020044 	.word	0x40020044
 8004710:	40020058 	.word	0x40020058
 8004714:	4002006c 	.word	0x4002006c
 8004718:	40020000 	.word	0x40020000

0800471c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004738:	2204      	movs	r2, #4
 800473a:	409a      	lsls	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	4013      	ands	r3, r2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d04f      	beq.n	80047e4 <HAL_DMA_IRQHandler+0xc8>
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	2b00      	cmp	r3, #0
 800474c:	d04a      	beq.n	80047e4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0320 	and.w	r3, r3, #32
 8004758:	2b00      	cmp	r3, #0
 800475a:	d107      	bne.n	800476c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0204 	bic.w	r2, r2, #4
 800476a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a66      	ldr	r2, [pc, #408]	@ (800490c <HAL_DMA_IRQHandler+0x1f0>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d029      	beq.n	80047ca <HAL_DMA_IRQHandler+0xae>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a65      	ldr	r2, [pc, #404]	@ (8004910 <HAL_DMA_IRQHandler+0x1f4>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d022      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xaa>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a63      	ldr	r2, [pc, #396]	@ (8004914 <HAL_DMA_IRQHandler+0x1f8>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d01a      	beq.n	80047c0 <HAL_DMA_IRQHandler+0xa4>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a62      	ldr	r2, [pc, #392]	@ (8004918 <HAL_DMA_IRQHandler+0x1fc>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d012      	beq.n	80047ba <HAL_DMA_IRQHandler+0x9e>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a60      	ldr	r2, [pc, #384]	@ (800491c <HAL_DMA_IRQHandler+0x200>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d00a      	beq.n	80047b4 <HAL_DMA_IRQHandler+0x98>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a5f      	ldr	r2, [pc, #380]	@ (8004920 <HAL_DMA_IRQHandler+0x204>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d102      	bne.n	80047ae <HAL_DMA_IRQHandler+0x92>
 80047a8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80047ac:	e00e      	b.n	80047cc <HAL_DMA_IRQHandler+0xb0>
 80047ae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80047b2:	e00b      	b.n	80047cc <HAL_DMA_IRQHandler+0xb0>
 80047b4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80047b8:	e008      	b.n	80047cc <HAL_DMA_IRQHandler+0xb0>
 80047ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80047be:	e005      	b.n	80047cc <HAL_DMA_IRQHandler+0xb0>
 80047c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047c4:	e002      	b.n	80047cc <HAL_DMA_IRQHandler+0xb0>
 80047c6:	2340      	movs	r3, #64	@ 0x40
 80047c8:	e000      	b.n	80047cc <HAL_DMA_IRQHandler+0xb0>
 80047ca:	2304      	movs	r3, #4
 80047cc:	4a55      	ldr	r2, [pc, #340]	@ (8004924 <HAL_DMA_IRQHandler+0x208>)
 80047ce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 8094 	beq.w	8004902 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80047e2:	e08e      	b.n	8004902 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	2202      	movs	r2, #2
 80047ea:	409a      	lsls	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4013      	ands	r3, r2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d056      	beq.n	80048a2 <HAL_DMA_IRQHandler+0x186>
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d051      	beq.n	80048a2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0320 	and.w	r3, r3, #32
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10b      	bne.n	8004824 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 020a 	bic.w	r2, r2, #10
 800481a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a38      	ldr	r2, [pc, #224]	@ (800490c <HAL_DMA_IRQHandler+0x1f0>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d029      	beq.n	8004882 <HAL_DMA_IRQHandler+0x166>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a37      	ldr	r2, [pc, #220]	@ (8004910 <HAL_DMA_IRQHandler+0x1f4>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d022      	beq.n	800487e <HAL_DMA_IRQHandler+0x162>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a35      	ldr	r2, [pc, #212]	@ (8004914 <HAL_DMA_IRQHandler+0x1f8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d01a      	beq.n	8004878 <HAL_DMA_IRQHandler+0x15c>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a34      	ldr	r2, [pc, #208]	@ (8004918 <HAL_DMA_IRQHandler+0x1fc>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d012      	beq.n	8004872 <HAL_DMA_IRQHandler+0x156>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a32      	ldr	r2, [pc, #200]	@ (800491c <HAL_DMA_IRQHandler+0x200>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00a      	beq.n	800486c <HAL_DMA_IRQHandler+0x150>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a31      	ldr	r2, [pc, #196]	@ (8004920 <HAL_DMA_IRQHandler+0x204>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d102      	bne.n	8004866 <HAL_DMA_IRQHandler+0x14a>
 8004860:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004864:	e00e      	b.n	8004884 <HAL_DMA_IRQHandler+0x168>
 8004866:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800486a:	e00b      	b.n	8004884 <HAL_DMA_IRQHandler+0x168>
 800486c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004870:	e008      	b.n	8004884 <HAL_DMA_IRQHandler+0x168>
 8004872:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004876:	e005      	b.n	8004884 <HAL_DMA_IRQHandler+0x168>
 8004878:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800487c:	e002      	b.n	8004884 <HAL_DMA_IRQHandler+0x168>
 800487e:	2320      	movs	r3, #32
 8004880:	e000      	b.n	8004884 <HAL_DMA_IRQHandler+0x168>
 8004882:	2302      	movs	r3, #2
 8004884:	4a27      	ldr	r2, [pc, #156]	@ (8004924 <HAL_DMA_IRQHandler+0x208>)
 8004886:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004894:	2b00      	cmp	r3, #0
 8004896:	d034      	beq.n	8004902 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80048a0:	e02f      	b.n	8004902 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a6:	2208      	movs	r2, #8
 80048a8:	409a      	lsls	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	4013      	ands	r3, r2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d028      	beq.n	8004904 <HAL_DMA_IRQHandler+0x1e8>
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f003 0308 	and.w	r3, r3, #8
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d023      	beq.n	8004904 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 020e 	bic.w	r2, r2, #14
 80048ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d4:	2101      	movs	r1, #1
 80048d6:	fa01 f202 	lsl.w	r2, r1, r2
 80048da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d004      	beq.n	8004904 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	4798      	blx	r3
    }
  }
  return;
 8004902:	bf00      	nop
 8004904:	bf00      	nop
}
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	40020008 	.word	0x40020008
 8004910:	4002001c 	.word	0x4002001c
 8004914:	40020030 	.word	0x40020030
 8004918:	40020044 	.word	0x40020044
 800491c:	40020058 	.word	0x40020058
 8004920:	4002006c 	.word	0x4002006c
 8004924:	40020000 	.word	0x40020000

08004928 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
 8004934:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493e:	2101      	movs	r1, #1
 8004940:	fa01 f202 	lsl.w	r2, r1, r2
 8004944:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	683a      	ldr	r2, [r7, #0]
 800494c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b10      	cmp	r3, #16
 8004954:	d108      	bne.n	8004968 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004966:	e007      	b.n	8004978 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	60da      	str	r2, [r3, #12]
}
 8004978:	bf00      	nop
 800497a:	3714      	adds	r7, #20
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr
	...

08004984 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004984:	b480      	push	{r7}
 8004986:	b08b      	sub	sp, #44	@ 0x2c
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800498e:	2300      	movs	r3, #0
 8004990:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004992:	2300      	movs	r3, #0
 8004994:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004996:	e169      	b.n	8004c6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004998:	2201      	movs	r2, #1
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	69fa      	ldr	r2, [r7, #28]
 80049a8:	4013      	ands	r3, r2
 80049aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	f040 8158 	bne.w	8004c66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	4a9a      	ldr	r2, [pc, #616]	@ (8004c24 <HAL_GPIO_Init+0x2a0>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d05e      	beq.n	8004a7e <HAL_GPIO_Init+0xfa>
 80049c0:	4a98      	ldr	r2, [pc, #608]	@ (8004c24 <HAL_GPIO_Init+0x2a0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d875      	bhi.n	8004ab2 <HAL_GPIO_Init+0x12e>
 80049c6:	4a98      	ldr	r2, [pc, #608]	@ (8004c28 <HAL_GPIO_Init+0x2a4>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d058      	beq.n	8004a7e <HAL_GPIO_Init+0xfa>
 80049cc:	4a96      	ldr	r2, [pc, #600]	@ (8004c28 <HAL_GPIO_Init+0x2a4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d86f      	bhi.n	8004ab2 <HAL_GPIO_Init+0x12e>
 80049d2:	4a96      	ldr	r2, [pc, #600]	@ (8004c2c <HAL_GPIO_Init+0x2a8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d052      	beq.n	8004a7e <HAL_GPIO_Init+0xfa>
 80049d8:	4a94      	ldr	r2, [pc, #592]	@ (8004c2c <HAL_GPIO_Init+0x2a8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d869      	bhi.n	8004ab2 <HAL_GPIO_Init+0x12e>
 80049de:	4a94      	ldr	r2, [pc, #592]	@ (8004c30 <HAL_GPIO_Init+0x2ac>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d04c      	beq.n	8004a7e <HAL_GPIO_Init+0xfa>
 80049e4:	4a92      	ldr	r2, [pc, #584]	@ (8004c30 <HAL_GPIO_Init+0x2ac>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d863      	bhi.n	8004ab2 <HAL_GPIO_Init+0x12e>
 80049ea:	4a92      	ldr	r2, [pc, #584]	@ (8004c34 <HAL_GPIO_Init+0x2b0>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d046      	beq.n	8004a7e <HAL_GPIO_Init+0xfa>
 80049f0:	4a90      	ldr	r2, [pc, #576]	@ (8004c34 <HAL_GPIO_Init+0x2b0>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d85d      	bhi.n	8004ab2 <HAL_GPIO_Init+0x12e>
 80049f6:	2b12      	cmp	r3, #18
 80049f8:	d82a      	bhi.n	8004a50 <HAL_GPIO_Init+0xcc>
 80049fa:	2b12      	cmp	r3, #18
 80049fc:	d859      	bhi.n	8004ab2 <HAL_GPIO_Init+0x12e>
 80049fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004a04 <HAL_GPIO_Init+0x80>)
 8004a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a04:	08004a7f 	.word	0x08004a7f
 8004a08:	08004a59 	.word	0x08004a59
 8004a0c:	08004a6b 	.word	0x08004a6b
 8004a10:	08004aad 	.word	0x08004aad
 8004a14:	08004ab3 	.word	0x08004ab3
 8004a18:	08004ab3 	.word	0x08004ab3
 8004a1c:	08004ab3 	.word	0x08004ab3
 8004a20:	08004ab3 	.word	0x08004ab3
 8004a24:	08004ab3 	.word	0x08004ab3
 8004a28:	08004ab3 	.word	0x08004ab3
 8004a2c:	08004ab3 	.word	0x08004ab3
 8004a30:	08004ab3 	.word	0x08004ab3
 8004a34:	08004ab3 	.word	0x08004ab3
 8004a38:	08004ab3 	.word	0x08004ab3
 8004a3c:	08004ab3 	.word	0x08004ab3
 8004a40:	08004ab3 	.word	0x08004ab3
 8004a44:	08004ab3 	.word	0x08004ab3
 8004a48:	08004a61 	.word	0x08004a61
 8004a4c:	08004a75 	.word	0x08004a75
 8004a50:	4a79      	ldr	r2, [pc, #484]	@ (8004c38 <HAL_GPIO_Init+0x2b4>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d013      	beq.n	8004a7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004a56:	e02c      	b.n	8004ab2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	623b      	str	r3, [r7, #32]
          break;
 8004a5e:	e029      	b.n	8004ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	3304      	adds	r3, #4
 8004a66:	623b      	str	r3, [r7, #32]
          break;
 8004a68:	e024      	b.n	8004ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	3308      	adds	r3, #8
 8004a70:	623b      	str	r3, [r7, #32]
          break;
 8004a72:	e01f      	b.n	8004ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	330c      	adds	r3, #12
 8004a7a:	623b      	str	r3, [r7, #32]
          break;
 8004a7c:	e01a      	b.n	8004ab4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d102      	bne.n	8004a8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004a86:	2304      	movs	r3, #4
 8004a88:	623b      	str	r3, [r7, #32]
          break;
 8004a8a:	e013      	b.n	8004ab4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d105      	bne.n	8004aa0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a94:	2308      	movs	r3, #8
 8004a96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	69fa      	ldr	r2, [r7, #28]
 8004a9c:	611a      	str	r2, [r3, #16]
          break;
 8004a9e:	e009      	b.n	8004ab4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004aa0:	2308      	movs	r3, #8
 8004aa2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	69fa      	ldr	r2, [r7, #28]
 8004aa8:	615a      	str	r2, [r3, #20]
          break;
 8004aaa:	e003      	b.n	8004ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004aac:	2300      	movs	r3, #0
 8004aae:	623b      	str	r3, [r7, #32]
          break;
 8004ab0:	e000      	b.n	8004ab4 <HAL_GPIO_Init+0x130>
          break;
 8004ab2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	2bff      	cmp	r3, #255	@ 0xff
 8004ab8:	d801      	bhi.n	8004abe <HAL_GPIO_Init+0x13a>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	e001      	b.n	8004ac2 <HAL_GPIO_Init+0x13e>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	3304      	adds	r3, #4
 8004ac2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	2bff      	cmp	r3, #255	@ 0xff
 8004ac8:	d802      	bhi.n	8004ad0 <HAL_GPIO_Init+0x14c>
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	e002      	b.n	8004ad6 <HAL_GPIO_Init+0x152>
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad2:	3b08      	subs	r3, #8
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	210f      	movs	r1, #15
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	401a      	ands	r2, r3
 8004ae8:	6a39      	ldr	r1, [r7, #32]
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	fa01 f303 	lsl.w	r3, r1, r3
 8004af0:	431a      	orrs	r2, r3
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f000 80b1 	beq.w	8004c66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004b04:	4b4d      	ldr	r3, [pc, #308]	@ (8004c3c <HAL_GPIO_Init+0x2b8>)
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	4a4c      	ldr	r2, [pc, #304]	@ (8004c3c <HAL_GPIO_Init+0x2b8>)
 8004b0a:	f043 0301 	orr.w	r3, r3, #1
 8004b0e:	6193      	str	r3, [r2, #24]
 8004b10:	4b4a      	ldr	r3, [pc, #296]	@ (8004c3c <HAL_GPIO_Init+0x2b8>)
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	f003 0301 	and.w	r3, r3, #1
 8004b18:	60bb      	str	r3, [r7, #8]
 8004b1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004b1c:	4a48      	ldr	r2, [pc, #288]	@ (8004c40 <HAL_GPIO_Init+0x2bc>)
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b20:	089b      	lsrs	r3, r3, #2
 8004b22:	3302      	adds	r3, #2
 8004b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2c:	f003 0303 	and.w	r3, r3, #3
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	220f      	movs	r2, #15
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	43db      	mvns	r3, r3
 8004b3a:	68fa      	ldr	r2, [r7, #12]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a40      	ldr	r2, [pc, #256]	@ (8004c44 <HAL_GPIO_Init+0x2c0>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d013      	beq.n	8004b70 <HAL_GPIO_Init+0x1ec>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a3f      	ldr	r2, [pc, #252]	@ (8004c48 <HAL_GPIO_Init+0x2c4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00d      	beq.n	8004b6c <HAL_GPIO_Init+0x1e8>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a3e      	ldr	r2, [pc, #248]	@ (8004c4c <HAL_GPIO_Init+0x2c8>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d007      	beq.n	8004b68 <HAL_GPIO_Init+0x1e4>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a3d      	ldr	r2, [pc, #244]	@ (8004c50 <HAL_GPIO_Init+0x2cc>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d101      	bne.n	8004b64 <HAL_GPIO_Init+0x1e0>
 8004b60:	2303      	movs	r3, #3
 8004b62:	e006      	b.n	8004b72 <HAL_GPIO_Init+0x1ee>
 8004b64:	2304      	movs	r3, #4
 8004b66:	e004      	b.n	8004b72 <HAL_GPIO_Init+0x1ee>
 8004b68:	2302      	movs	r3, #2
 8004b6a:	e002      	b.n	8004b72 <HAL_GPIO_Init+0x1ee>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e000      	b.n	8004b72 <HAL_GPIO_Init+0x1ee>
 8004b70:	2300      	movs	r3, #0
 8004b72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b74:	f002 0203 	and.w	r2, r2, #3
 8004b78:	0092      	lsls	r2, r2, #2
 8004b7a:	4093      	lsls	r3, r2
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004b82:	492f      	ldr	r1, [pc, #188]	@ (8004c40 <HAL_GPIO_Init+0x2bc>)
 8004b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b86:	089b      	lsrs	r3, r3, #2
 8004b88:	3302      	adds	r3, #2
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d006      	beq.n	8004baa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004b9c:	4b2d      	ldr	r3, [pc, #180]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	492c      	ldr	r1, [pc, #176]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	600b      	str	r3, [r1, #0]
 8004ba8:	e006      	b.n	8004bb8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004baa:	4b2a      	ldr	r3, [pc, #168]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	4928      	ldr	r1, [pc, #160]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d006      	beq.n	8004bd2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004bc4:	4b23      	ldr	r3, [pc, #140]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	4922      	ldr	r1, [pc, #136]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	604b      	str	r3, [r1, #4]
 8004bd0:	e006      	b.n	8004be0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004bd2:	4b20      	ldr	r3, [pc, #128]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	43db      	mvns	r3, r3
 8004bda:	491e      	ldr	r1, [pc, #120]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d006      	beq.n	8004bfa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004bec:	4b19      	ldr	r3, [pc, #100]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	4918      	ldr	r1, [pc, #96]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	608b      	str	r3, [r1, #8]
 8004bf8:	e006      	b.n	8004c08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004bfa:	4b16      	ldr	r3, [pc, #88]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004bfc:	689a      	ldr	r2, [r3, #8]
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	43db      	mvns	r3, r3
 8004c02:	4914      	ldr	r1, [pc, #80]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004c04:	4013      	ands	r3, r2
 8004c06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d021      	beq.n	8004c58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004c14:	4b0f      	ldr	r3, [pc, #60]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004c16:	68da      	ldr	r2, [r3, #12]
 8004c18:	490e      	ldr	r1, [pc, #56]	@ (8004c54 <HAL_GPIO_Init+0x2d0>)
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	60cb      	str	r3, [r1, #12]
 8004c20:	e021      	b.n	8004c66 <HAL_GPIO_Init+0x2e2>
 8004c22:	bf00      	nop
 8004c24:	10320000 	.word	0x10320000
 8004c28:	10310000 	.word	0x10310000
 8004c2c:	10220000 	.word	0x10220000
 8004c30:	10210000 	.word	0x10210000
 8004c34:	10120000 	.word	0x10120000
 8004c38:	10110000 	.word	0x10110000
 8004c3c:	40021000 	.word	0x40021000
 8004c40:	40010000 	.word	0x40010000
 8004c44:	40010800 	.word	0x40010800
 8004c48:	40010c00 	.word	0x40010c00
 8004c4c:	40011000 	.word	0x40011000
 8004c50:	40011400 	.word	0x40011400
 8004c54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004c58:	4b0b      	ldr	r3, [pc, #44]	@ (8004c88 <HAL_GPIO_Init+0x304>)
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	43db      	mvns	r3, r3
 8004c60:	4909      	ldr	r1, [pc, #36]	@ (8004c88 <HAL_GPIO_Init+0x304>)
 8004c62:	4013      	ands	r3, r2
 8004c64:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c68:	3301      	adds	r3, #1
 8004c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c72:	fa22 f303 	lsr.w	r3, r2, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f47f ae8e 	bne.w	8004998 <HAL_GPIO_Init+0x14>
  }
}
 8004c7c:	bf00      	nop
 8004c7e:	bf00      	nop
 8004c80:	372c      	adds	r7, #44	@ 0x2c
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bc80      	pop	{r7}
 8004c86:	4770      	bx	lr
 8004c88:	40010400 	.word	0x40010400

08004c8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b085      	sub	sp, #20
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	460b      	mov	r3, r1
 8004c96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689a      	ldr	r2, [r3, #8]
 8004c9c:	887b      	ldrh	r3, [r7, #2]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d002      	beq.n	8004caa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	73fb      	strb	r3, [r7, #15]
 8004ca8:	e001      	b.n	8004cae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004caa:	2300      	movs	r3, #0
 8004cac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3714      	adds	r7, #20
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bc80      	pop	{r7}
 8004cb8:	4770      	bx	lr

08004cba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b083      	sub	sp, #12
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	807b      	strh	r3, [r7, #2]
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004cca:	787b      	ldrb	r3, [r7, #1]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cd0:	887a      	ldrh	r2, [r7, #2]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004cd6:	e003      	b.n	8004ce0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004cd8:	887b      	ldrh	r3, [r7, #2]
 8004cda:	041a      	lsls	r2, r3, #16
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	611a      	str	r2, [r3, #16]
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bc80      	pop	{r7}
 8004ce8:	4770      	bx	lr
	...

08004cec <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004cec:	b480      	push	{r7}
 8004cee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004cf0:	4b03      	ldr	r3, [pc, #12]	@ (8004d00 <HAL_PWR_EnableBkUpAccess+0x14>)
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	601a      	str	r2, [r3, #0]
}
 8004cf6:	bf00      	nop
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bc80      	pop	{r7}
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	420e0020 	.word	0x420e0020

08004d04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e272      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f000 8087 	beq.w	8004e32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d24:	4b92      	ldr	r3, [pc, #584]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f003 030c 	and.w	r3, r3, #12
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d00c      	beq.n	8004d4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d30:	4b8f      	ldr	r3, [pc, #572]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d112      	bne.n	8004d62 <HAL_RCC_OscConfig+0x5e>
 8004d3c:	4b8c      	ldr	r3, [pc, #560]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d48:	d10b      	bne.n	8004d62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d4a:	4b89      	ldr	r3, [pc, #548]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d06c      	beq.n	8004e30 <HAL_RCC_OscConfig+0x12c>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d168      	bne.n	8004e30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e24c      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d6a:	d106      	bne.n	8004d7a <HAL_RCC_OscConfig+0x76>
 8004d6c:	4b80      	ldr	r3, [pc, #512]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a7f      	ldr	r2, [pc, #508]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d76:	6013      	str	r3, [r2, #0]
 8004d78:	e02e      	b.n	8004dd8 <HAL_RCC_OscConfig+0xd4>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10c      	bne.n	8004d9c <HAL_RCC_OscConfig+0x98>
 8004d82:	4b7b      	ldr	r3, [pc, #492]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a7a      	ldr	r2, [pc, #488]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d8c:	6013      	str	r3, [r2, #0]
 8004d8e:	4b78      	ldr	r3, [pc, #480]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a77      	ldr	r2, [pc, #476]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d98:	6013      	str	r3, [r2, #0]
 8004d9a:	e01d      	b.n	8004dd8 <HAL_RCC_OscConfig+0xd4>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004da4:	d10c      	bne.n	8004dc0 <HAL_RCC_OscConfig+0xbc>
 8004da6:	4b72      	ldr	r3, [pc, #456]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a71      	ldr	r2, [pc, #452]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004db0:	6013      	str	r3, [r2, #0]
 8004db2:	4b6f      	ldr	r3, [pc, #444]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a6e      	ldr	r2, [pc, #440]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	e00b      	b.n	8004dd8 <HAL_RCC_OscConfig+0xd4>
 8004dc0:	4b6b      	ldr	r3, [pc, #428]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a6a      	ldr	r2, [pc, #424]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dca:	6013      	str	r3, [r2, #0]
 8004dcc:	4b68      	ldr	r3, [pc, #416]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a67      	ldr	r2, [pc, #412]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d013      	beq.n	8004e08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de0:	f7fe fe5e 	bl	8003aa0 <HAL_GetTick>
 8004de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004de8:	f7fe fe5a 	bl	8003aa0 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b64      	cmp	r3, #100	@ 0x64
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e200      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dfa:	4b5d      	ldr	r3, [pc, #372]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d0f0      	beq.n	8004de8 <HAL_RCC_OscConfig+0xe4>
 8004e06:	e014      	b.n	8004e32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e08:	f7fe fe4a 	bl	8003aa0 <HAL_GetTick>
 8004e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e0e:	e008      	b.n	8004e22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e10:	f7fe fe46 	bl	8003aa0 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	2b64      	cmp	r3, #100	@ 0x64
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e1ec      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e22:	4b53      	ldr	r3, [pc, #332]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1f0      	bne.n	8004e10 <HAL_RCC_OscConfig+0x10c>
 8004e2e:	e000      	b.n	8004e32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d063      	beq.n	8004f06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e3e:	4b4c      	ldr	r3, [pc, #304]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f003 030c 	and.w	r3, r3, #12
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00b      	beq.n	8004e62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e4a:	4b49      	ldr	r3, [pc, #292]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f003 030c 	and.w	r3, r3, #12
 8004e52:	2b08      	cmp	r3, #8
 8004e54:	d11c      	bne.n	8004e90 <HAL_RCC_OscConfig+0x18c>
 8004e56:	4b46      	ldr	r3, [pc, #280]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d116      	bne.n	8004e90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e62:	4b43      	ldr	r3, [pc, #268]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d005      	beq.n	8004e7a <HAL_RCC_OscConfig+0x176>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d001      	beq.n	8004e7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e1c0      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e7a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	00db      	lsls	r3, r3, #3
 8004e88:	4939      	ldr	r1, [pc, #228]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e8e:	e03a      	b.n	8004f06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d020      	beq.n	8004eda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e98:	4b36      	ldr	r3, [pc, #216]	@ (8004f74 <HAL_RCC_OscConfig+0x270>)
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9e:	f7fe fdff 	bl	8003aa0 <HAL_GetTick>
 8004ea2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ea4:	e008      	b.n	8004eb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ea6:	f7fe fdfb 	bl	8003aa0 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e1a1      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0f0      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ec4:	4b2a      	ldr	r3, [pc, #168]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	00db      	lsls	r3, r3, #3
 8004ed2:	4927      	ldr	r1, [pc, #156]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	600b      	str	r3, [r1, #0]
 8004ed8:	e015      	b.n	8004f06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eda:	4b26      	ldr	r3, [pc, #152]	@ (8004f74 <HAL_RCC_OscConfig+0x270>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee0:	f7fe fdde 	bl	8003aa0 <HAL_GetTick>
 8004ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ee8:	f7fe fdda 	bl	8003aa0 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e180      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004efa:	4b1d      	ldr	r3, [pc, #116]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1f0      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0308 	and.w	r3, r3, #8
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d03a      	beq.n	8004f88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d019      	beq.n	8004f4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f1a:	4b17      	ldr	r3, [pc, #92]	@ (8004f78 <HAL_RCC_OscConfig+0x274>)
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f20:	f7fe fdbe 	bl	8003aa0 <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f28:	f7fe fdba 	bl	8003aa0 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e160      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d0f0      	beq.n	8004f28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f46:	2001      	movs	r0, #1
 8004f48:	f000 fad8 	bl	80054fc <RCC_Delay>
 8004f4c:	e01c      	b.n	8004f88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f78 <HAL_RCC_OscConfig+0x274>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f54:	f7fe fda4 	bl	8003aa0 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f5a:	e00f      	b.n	8004f7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f5c:	f7fe fda0 	bl	8003aa0 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d908      	bls.n	8004f7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e146      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
 8004f6e:	bf00      	nop
 8004f70:	40021000 	.word	0x40021000
 8004f74:	42420000 	.word	0x42420000
 8004f78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f7c:	4b92      	ldr	r3, [pc, #584]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1e9      	bne.n	8004f5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0304 	and.w	r3, r3, #4
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 80a6 	beq.w	80050e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f96:	2300      	movs	r3, #0
 8004f98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f9a:	4b8b      	ldr	r3, [pc, #556]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10d      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fa6:	4b88      	ldr	r3, [pc, #544]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	4a87      	ldr	r2, [pc, #540]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fb0:	61d3      	str	r3, [r2, #28]
 8004fb2:	4b85      	ldr	r3, [pc, #532]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004fb4:	69db      	ldr	r3, [r3, #28]
 8004fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fba:	60bb      	str	r3, [r7, #8]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fc2:	4b82      	ldr	r3, [pc, #520]	@ (80051cc <HAL_RCC_OscConfig+0x4c8>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d118      	bne.n	8005000 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fce:	4b7f      	ldr	r3, [pc, #508]	@ (80051cc <HAL_RCC_OscConfig+0x4c8>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a7e      	ldr	r2, [pc, #504]	@ (80051cc <HAL_RCC_OscConfig+0x4c8>)
 8004fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fda:	f7fe fd61 	bl	8003aa0 <HAL_GetTick>
 8004fde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe0:	e008      	b.n	8004ff4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fe2:	f7fe fd5d 	bl	8003aa0 <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	2b64      	cmp	r3, #100	@ 0x64
 8004fee:	d901      	bls.n	8004ff4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e103      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ff4:	4b75      	ldr	r3, [pc, #468]	@ (80051cc <HAL_RCC_OscConfig+0x4c8>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d0f0      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d106      	bne.n	8005016 <HAL_RCC_OscConfig+0x312>
 8005008:	4b6f      	ldr	r3, [pc, #444]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	4a6e      	ldr	r2, [pc, #440]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800500e:	f043 0301 	orr.w	r3, r3, #1
 8005012:	6213      	str	r3, [r2, #32]
 8005014:	e02d      	b.n	8005072 <HAL_RCC_OscConfig+0x36e>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10c      	bne.n	8005038 <HAL_RCC_OscConfig+0x334>
 800501e:	4b6a      	ldr	r3, [pc, #424]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	4a69      	ldr	r2, [pc, #420]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005024:	f023 0301 	bic.w	r3, r3, #1
 8005028:	6213      	str	r3, [r2, #32]
 800502a:	4b67      	ldr	r3, [pc, #412]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	4a66      	ldr	r2, [pc, #408]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005030:	f023 0304 	bic.w	r3, r3, #4
 8005034:	6213      	str	r3, [r2, #32]
 8005036:	e01c      	b.n	8005072 <HAL_RCC_OscConfig+0x36e>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	2b05      	cmp	r3, #5
 800503e:	d10c      	bne.n	800505a <HAL_RCC_OscConfig+0x356>
 8005040:	4b61      	ldr	r3, [pc, #388]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005042:	6a1b      	ldr	r3, [r3, #32]
 8005044:	4a60      	ldr	r2, [pc, #384]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005046:	f043 0304 	orr.w	r3, r3, #4
 800504a:	6213      	str	r3, [r2, #32]
 800504c:	4b5e      	ldr	r3, [pc, #376]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	4a5d      	ldr	r2, [pc, #372]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005052:	f043 0301 	orr.w	r3, r3, #1
 8005056:	6213      	str	r3, [r2, #32]
 8005058:	e00b      	b.n	8005072 <HAL_RCC_OscConfig+0x36e>
 800505a:	4b5b      	ldr	r3, [pc, #364]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	4a5a      	ldr	r2, [pc, #360]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005060:	f023 0301 	bic.w	r3, r3, #1
 8005064:	6213      	str	r3, [r2, #32]
 8005066:	4b58      	ldr	r3, [pc, #352]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	4a57      	ldr	r2, [pc, #348]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800506c:	f023 0304 	bic.w	r3, r3, #4
 8005070:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d015      	beq.n	80050a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800507a:	f7fe fd11 	bl	8003aa0 <HAL_GetTick>
 800507e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005080:	e00a      	b.n	8005098 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005082:	f7fe fd0d 	bl	8003aa0 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005090:	4293      	cmp	r3, r2
 8005092:	d901      	bls.n	8005098 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e0b1      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005098:	4b4b      	ldr	r3, [pc, #300]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d0ee      	beq.n	8005082 <HAL_RCC_OscConfig+0x37e>
 80050a4:	e014      	b.n	80050d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050a6:	f7fe fcfb 	bl	8003aa0 <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ac:	e00a      	b.n	80050c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ae:	f7fe fcf7 	bl	8003aa0 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050bc:	4293      	cmp	r3, r2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e09b      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050c4:	4b40      	ldr	r3, [pc, #256]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80050c6:	6a1b      	ldr	r3, [r3, #32]
 80050c8:	f003 0302 	and.w	r3, r3, #2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1ee      	bne.n	80050ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050d0:	7dfb      	ldrb	r3, [r7, #23]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d105      	bne.n	80050e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d6:	4b3c      	ldr	r3, [pc, #240]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	4a3b      	ldr	r2, [pc, #236]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80050dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f000 8087 	beq.w	80051fa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050ec:	4b36      	ldr	r3, [pc, #216]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f003 030c 	and.w	r3, r3, #12
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d061      	beq.n	80051bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d146      	bne.n	800518e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005100:	4b33      	ldr	r3, [pc, #204]	@ (80051d0 <HAL_RCC_OscConfig+0x4cc>)
 8005102:	2200      	movs	r2, #0
 8005104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005106:	f7fe fccb 	bl	8003aa0 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800510c:	e008      	b.n	8005120 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800510e:	f7fe fcc7 	bl	8003aa0 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e06d      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005120:	4b29      	ldr	r3, [pc, #164]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d1f0      	bne.n	800510e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005134:	d108      	bne.n	8005148 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005136:	4b24      	ldr	r3, [pc, #144]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	4921      	ldr	r1, [pc, #132]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005144:	4313      	orrs	r3, r2
 8005146:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005148:	4b1f      	ldr	r3, [pc, #124]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a19      	ldr	r1, [r3, #32]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005158:	430b      	orrs	r3, r1
 800515a:	491b      	ldr	r1, [pc, #108]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800515c:	4313      	orrs	r3, r2
 800515e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005160:	4b1b      	ldr	r3, [pc, #108]	@ (80051d0 <HAL_RCC_OscConfig+0x4cc>)
 8005162:	2201      	movs	r2, #1
 8005164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005166:	f7fe fc9b 	bl	8003aa0 <HAL_GetTick>
 800516a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800516c:	e008      	b.n	8005180 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800516e:	f7fe fc97 	bl	8003aa0 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e03d      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005180:	4b11      	ldr	r3, [pc, #68]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d0f0      	beq.n	800516e <HAL_RCC_OscConfig+0x46a>
 800518c:	e035      	b.n	80051fa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800518e:	4b10      	ldr	r3, [pc, #64]	@ (80051d0 <HAL_RCC_OscConfig+0x4cc>)
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005194:	f7fe fc84 	bl	8003aa0 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800519c:	f7fe fc80 	bl	8003aa0 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e026      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051ae:	4b06      	ldr	r3, [pc, #24]	@ (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x498>
 80051ba:	e01e      	b.n	80051fa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	69db      	ldr	r3, [r3, #28]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d107      	bne.n	80051d4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e019      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
 80051c8:	40021000 	.word	0x40021000
 80051cc:	40007000 	.word	0x40007000
 80051d0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80051d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005204 <HAL_RCC_OscConfig+0x500>)
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d106      	bne.n	80051f6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d001      	beq.n	80051fa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e000      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3718      	adds	r7, #24
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	40021000 	.word	0x40021000

08005208 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e0d0      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800521c:	4b6a      	ldr	r3, [pc, #424]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0307 	and.w	r3, r3, #7
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	429a      	cmp	r2, r3
 8005228:	d910      	bls.n	800524c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800522a:	4b67      	ldr	r3, [pc, #412]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f023 0207 	bic.w	r2, r3, #7
 8005232:	4965      	ldr	r1, [pc, #404]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	4313      	orrs	r3, r2
 8005238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800523a:	4b63      	ldr	r3, [pc, #396]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0307 	and.w	r3, r3, #7
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	429a      	cmp	r2, r3
 8005246:	d001      	beq.n	800524c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0b8      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d020      	beq.n	800529a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	2b00      	cmp	r3, #0
 8005262:	d005      	beq.n	8005270 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005264:	4b59      	ldr	r3, [pc, #356]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	4a58      	ldr	r2, [pc, #352]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 800526a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800526e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d005      	beq.n	8005288 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800527c:	4b53      	ldr	r3, [pc, #332]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	4a52      	ldr	r2, [pc, #328]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005282:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005286:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005288:	4b50      	ldr	r3, [pc, #320]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	494d      	ldr	r1, [pc, #308]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005296:	4313      	orrs	r3, r2
 8005298:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d040      	beq.n	8005328 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d107      	bne.n	80052be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ae:	4b47      	ldr	r3, [pc, #284]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d115      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e07f      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d107      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052c6:	4b41      	ldr	r3, [pc, #260]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d109      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e073      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052d6:	4b3d      	ldr	r3, [pc, #244]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e06b      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052e6:	4b39      	ldr	r3, [pc, #228]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f023 0203 	bic.w	r2, r3, #3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	4936      	ldr	r1, [pc, #216]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052f8:	f7fe fbd2 	bl	8003aa0 <HAL_GetTick>
 80052fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052fe:	e00a      	b.n	8005316 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005300:	f7fe fbce 	bl	8003aa0 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800530e:	4293      	cmp	r3, r2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e053      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005316:	4b2d      	ldr	r3, [pc, #180]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f003 020c 	and.w	r2, r3, #12
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	429a      	cmp	r2, r3
 8005326:	d1eb      	bne.n	8005300 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005328:	4b27      	ldr	r3, [pc, #156]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0307 	and.w	r3, r3, #7
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d210      	bcs.n	8005358 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005336:	4b24      	ldr	r3, [pc, #144]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f023 0207 	bic.w	r2, r3, #7
 800533e:	4922      	ldr	r1, [pc, #136]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	4313      	orrs	r3, r2
 8005344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005346:	4b20      	ldr	r3, [pc, #128]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	429a      	cmp	r2, r3
 8005352:	d001      	beq.n	8005358 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e032      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d008      	beq.n	8005376 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005364:	4b19      	ldr	r3, [pc, #100]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	4916      	ldr	r1, [pc, #88]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005372:	4313      	orrs	r3, r2
 8005374:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0308 	and.w	r3, r3, #8
 800537e:	2b00      	cmp	r3, #0
 8005380:	d009      	beq.n	8005396 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005382:	4b12      	ldr	r3, [pc, #72]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	490e      	ldr	r1, [pc, #56]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005392:	4313      	orrs	r3, r2
 8005394:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005396:	f000 f821 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800539a:	4602      	mov	r2, r0
 800539c:	4b0b      	ldr	r3, [pc, #44]	@ (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	091b      	lsrs	r3, r3, #4
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	490a      	ldr	r1, [pc, #40]	@ (80053d0 <HAL_RCC_ClockConfig+0x1c8>)
 80053a8:	5ccb      	ldrb	r3, [r1, r3]
 80053aa:	fa22 f303 	lsr.w	r3, r2, r3
 80053ae:	4a09      	ldr	r2, [pc, #36]	@ (80053d4 <HAL_RCC_ClockConfig+0x1cc>)
 80053b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053b2:	4b09      	ldr	r3, [pc, #36]	@ (80053d8 <HAL_RCC_ClockConfig+0x1d0>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7fe fb30 	bl	8003a1c <HAL_InitTick>

  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40022000 	.word	0x40022000
 80053cc:	40021000 	.word	0x40021000
 80053d0:	0800e128 	.word	0x0800e128
 80053d4:	20000020 	.word	0x20000020
 80053d8:	20000024 	.word	0x20000024

080053dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053dc:	b490      	push	{r4, r7}
 80053de:	b08a      	sub	sp, #40	@ 0x28
 80053e0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80053e2:	4b29      	ldr	r3, [pc, #164]	@ (8005488 <HAL_RCC_GetSysClockFreq+0xac>)
 80053e4:	1d3c      	adds	r4, r7, #4
 80053e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80053e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80053ec:	f240 2301 	movw	r3, #513	@ 0x201
 80053f0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	61fb      	str	r3, [r7, #28]
 80053f6:	2300      	movs	r3, #0
 80053f8:	61bb      	str	r3, [r7, #24]
 80053fa:	2300      	movs	r3, #0
 80053fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80053fe:	2300      	movs	r3, #0
 8005400:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005402:	2300      	movs	r3, #0
 8005404:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005406:	4b21      	ldr	r3, [pc, #132]	@ (800548c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	f003 030c 	and.w	r3, r3, #12
 8005412:	2b04      	cmp	r3, #4
 8005414:	d002      	beq.n	800541c <HAL_RCC_GetSysClockFreq+0x40>
 8005416:	2b08      	cmp	r3, #8
 8005418:	d003      	beq.n	8005422 <HAL_RCC_GetSysClockFreq+0x46>
 800541a:	e02b      	b.n	8005474 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800541c:	4b1c      	ldr	r3, [pc, #112]	@ (8005490 <HAL_RCC_GetSysClockFreq+0xb4>)
 800541e:	623b      	str	r3, [r7, #32]
      break;
 8005420:	e02b      	b.n	800547a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	0c9b      	lsrs	r3, r3, #18
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	3328      	adds	r3, #40	@ 0x28
 800542c:	443b      	add	r3, r7
 800542e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005432:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d012      	beq.n	8005464 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800543e:	4b13      	ldr	r3, [pc, #76]	@ (800548c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	0c5b      	lsrs	r3, r3, #17
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	3328      	adds	r3, #40	@ 0x28
 800544a:	443b      	add	r3, r7
 800544c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005450:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	4a0e      	ldr	r2, [pc, #56]	@ (8005490 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005456:	fb03 f202 	mul.w	r2, r3, r2
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005460:	627b      	str	r3, [r7, #36]	@ 0x24
 8005462:	e004      	b.n	800546e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	4a0b      	ldr	r2, [pc, #44]	@ (8005494 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005468:	fb02 f303 	mul.w	r3, r2, r3
 800546c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 800546e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005470:	623b      	str	r3, [r7, #32]
      break;
 8005472:	e002      	b.n	800547a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005474:	4b06      	ldr	r3, [pc, #24]	@ (8005490 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005476:	623b      	str	r3, [r7, #32]
      break;
 8005478:	bf00      	nop
    }
  }
  return sysclockfreq;
 800547a:	6a3b      	ldr	r3, [r7, #32]
}
 800547c:	4618      	mov	r0, r3
 800547e:	3728      	adds	r7, #40	@ 0x28
 8005480:	46bd      	mov	sp, r7
 8005482:	bc90      	pop	{r4, r7}
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	0800e07c 	.word	0x0800e07c
 800548c:	40021000 	.word	0x40021000
 8005490:	007a1200 	.word	0x007a1200
 8005494:	003d0900 	.word	0x003d0900

08005498 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800549c:	4b02      	ldr	r3, [pc, #8]	@ (80054a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800549e:	681b      	ldr	r3, [r3, #0]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bc80      	pop	{r7}
 80054a6:	4770      	bx	lr
 80054a8:	20000020 	.word	0x20000020

080054ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054b0:	f7ff fff2 	bl	8005498 <HAL_RCC_GetHCLKFreq>
 80054b4:	4602      	mov	r2, r0
 80054b6:	4b05      	ldr	r3, [pc, #20]	@ (80054cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	0a1b      	lsrs	r3, r3, #8
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	4903      	ldr	r1, [pc, #12]	@ (80054d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054c2:	5ccb      	ldrb	r3, [r1, r3]
 80054c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	40021000 	.word	0x40021000
 80054d0:	0800e138 	.word	0x0800e138

080054d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054d8:	f7ff ffde 	bl	8005498 <HAL_RCC_GetHCLKFreq>
 80054dc:	4602      	mov	r2, r0
 80054de:	4b05      	ldr	r3, [pc, #20]	@ (80054f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	0adb      	lsrs	r3, r3, #11
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	4903      	ldr	r1, [pc, #12]	@ (80054f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054ea:	5ccb      	ldrb	r3, [r1, r3]
 80054ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	40021000 	.word	0x40021000
 80054f8:	0800e138 	.word	0x0800e138

080054fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005504:	4b0a      	ldr	r3, [pc, #40]	@ (8005530 <RCC_Delay+0x34>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a0a      	ldr	r2, [pc, #40]	@ (8005534 <RCC_Delay+0x38>)
 800550a:	fba2 2303 	umull	r2, r3, r2, r3
 800550e:	0a5b      	lsrs	r3, r3, #9
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	fb02 f303 	mul.w	r3, r2, r3
 8005516:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005518:	bf00      	nop
  }
  while (Delay --);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	1e5a      	subs	r2, r3, #1
 800551e:	60fa      	str	r2, [r7, #12]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1f9      	bne.n	8005518 <RCC_Delay+0x1c>
}
 8005524:	bf00      	nop
 8005526:	bf00      	nop
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr
 8005530:	20000020 	.word	0x20000020
 8005534:	10624dd3 	.word	0x10624dd3

08005538 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005538:	b590      	push	{r4, r7, lr}
 800553a:	b08d      	sub	sp, #52	@ 0x34
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005540:	4b58      	ldr	r3, [pc, #352]	@ (80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005542:	f107 040c 	add.w	r4, r7, #12
 8005546:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005548:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800554c:	f240 2301 	movw	r3, #513	@ 0x201
 8005550:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005552:	2300      	movs	r3, #0
 8005554:	627b      	str	r3, [r7, #36]	@ 0x24
 8005556:	2300      	movs	r3, #0
 8005558:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800555a:	2300      	movs	r3, #0
 800555c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800555e:	2300      	movs	r3, #0
 8005560:	61fb      	str	r3, [r7, #28]
 8005562:	2300      	movs	r3, #0
 8005564:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b10      	cmp	r3, #16
 800556a:	d00a      	beq.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b10      	cmp	r3, #16
 8005570:	f200 808e 	bhi.w	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b01      	cmp	r3, #1
 8005578:	d049      	beq.n	800560e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b02      	cmp	r3, #2
 800557e:	d079      	beq.n	8005674 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005580:	e086      	b.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8005582:	4b49      	ldr	r3, [pc, #292]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005588:	4b47      	ldr	r3, [pc, #284]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d07f      	beq.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	0c9b      	lsrs	r3, r3, #18
 8005598:	f003 030f 	and.w	r3, r3, #15
 800559c:	3330      	adds	r3, #48	@ 0x30
 800559e:	443b      	add	r3, r7
 80055a0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80055a4:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d017      	beq.n	80055e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80055b0:	4b3d      	ldr	r3, [pc, #244]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	0c5b      	lsrs	r3, r3, #17
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	3330      	adds	r3, #48	@ 0x30
 80055bc:	443b      	add	r3, r7
 80055be:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80055c2:	627b      	str	r3, [r7, #36]	@ 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00d      	beq.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80055ce:	4a37      	ldr	r2, [pc, #220]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80055d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	fb02 f303 	mul.w	r3, r2, r3
 80055dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055de:	e004      	b.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	4a33      	ldr	r2, [pc, #204]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80055e4:	fb02 f303 	mul.w	r3, r2, r3
 80055e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80055ea:	4b2f      	ldr	r3, [pc, #188]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055f6:	d102      	bne.n	80055fe <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 80055f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80055fc:	e04a      	b.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 80055fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005600:	005b      	lsls	r3, r3, #1
 8005602:	4a2c      	ldr	r2, [pc, #176]	@ (80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8005604:	fba2 2303 	umull	r2, r3, r2, r3
 8005608:	085b      	lsrs	r3, r3, #1
 800560a:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 800560c:	e042      	b.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800560e:	4b26      	ldr	r3, [pc, #152]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800561a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800561e:	d108      	bne.n	8005632 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	f003 0302 	and.w	r3, r3, #2
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 800562a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800562e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005630:	e01f      	b.n	8005672 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800563c:	d109      	bne.n	8005652 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800563e:	4b1a      	ldr	r3, [pc, #104]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 800564a:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800564e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005650:	e00f      	b.n	8005672 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005658:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800565c:	d11c      	bne.n	8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800565e:	4b12      	ldr	r3, [pc, #72]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d016      	beq.n	8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 800566a:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800566e:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8005670:	e012      	b.n	8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005672:	e011      	b.n	8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005674:	f7ff ff2e 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 8005678:	4602      	mov	r2, r0
 800567a:	4b0b      	ldr	r3, [pc, #44]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	0b9b      	lsrs	r3, r3, #14
 8005680:	f003 0303 	and.w	r3, r3, #3
 8005684:	3301      	adds	r3, #1
 8005686:	005b      	lsls	r3, r3, #1
 8005688:	fbb2 f3f3 	udiv	r3, r2, r3
 800568c:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 800568e:	e004      	b.n	800569a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005690:	bf00      	nop
 8005692:	e002      	b.n	800569a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005694:	bf00      	nop
 8005696:	e000      	b.n	800569a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005698:	bf00      	nop
    }
  }
  return (frequency);
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800569c:	4618      	mov	r0, r3
 800569e:	3734      	adds	r7, #52	@ 0x34
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd90      	pop	{r4, r7, pc}
 80056a4:	0800e08c 	.word	0x0800e08c
 80056a8:	40021000 	.word	0x40021000
 80056ac:	007a1200 	.word	0x007a1200
 80056b0:	003d0900 	.word	0x003d0900
 80056b4:	aaaaaaab 	.word	0xaaaaaaab

080056b8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80056c0:	2300      	movs	r3, #0
 80056c2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d101      	bne.n	80056ce <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e084      	b.n	80057d8 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	7c5b      	ldrb	r3, [r3, #17]
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d105      	bne.n	80056e4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f880 	bl	80057e4 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 fb24 	bl	8005d38 <HAL_RTC_WaitForSynchro>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d004      	beq.n	8005700 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2204      	movs	r2, #4
 80056fa:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e06b      	b.n	80057d8 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 fbdd 	bl	8005ec0 <RTC_EnterInitMode>
 8005706:	4603      	mov	r3, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d004      	beq.n	8005716 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2204      	movs	r2, #4
 8005710:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e060      	b.n	80057d8 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	685a      	ldr	r2, [r3, #4]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f022 0207 	bic.w	r2, r2, #7
 8005724:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d005      	beq.n	800573a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800572e:	4b2c      	ldr	r3, [pc, #176]	@ (80057e0 <HAL_RTC_Init+0x128>)
 8005730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005732:	4a2b      	ldr	r2, [pc, #172]	@ (80057e0 <HAL_RTC_Init+0x128>)
 8005734:	f023 0301 	bic.w	r3, r3, #1
 8005738:	6313      	str	r3, [r2, #48]	@ 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800573a:	4b29      	ldr	r3, [pc, #164]	@ (80057e0 <HAL_RTC_Init+0x128>)
 800573c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800573e:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	4926      	ldr	r1, [pc, #152]	@ (80057e0 <HAL_RTC_Init+0x128>)
 8005748:	4313      	orrs	r3, r2
 800574a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005754:	d003      	beq.n	800575e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	60fb      	str	r3, [r7, #12]
 800575c:	e00e      	b.n	800577c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800575e:	2001      	movs	r0, #1
 8005760:	f7ff feea 	bl	8005538 <HAL_RCCEx_GetPeriphCLKFreq>
 8005764:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d104      	bne.n	8005776 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2204      	movs	r2, #4
 8005770:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e030      	b.n	80057d8 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	3b01      	subs	r3, #1
 800577a:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f023 010f 	bic.w	r1, r3, #15
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	0c1a      	lsrs	r2, r3, #16
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	430a      	orrs	r2, r1
 8005790:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	0c1b      	lsrs	r3, r3, #16
 800579a:	041b      	lsls	r3, r3, #16
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	b291      	uxth	r1, r2
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	6812      	ldr	r2, [r2, #0]
 80057a4:	430b      	orrs	r3, r1
 80057a6:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 fbb1 	bl	8005f10 <RTC_ExitInitMode>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d004      	beq.n	80057be <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2204      	movs	r2, #4
 80057b8:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e00c      	b.n	80057d8 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2201      	movs	r2, #1
 80057d4:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 80057d6:	2300      	movs	r3, #0
  }
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	40006c00 	.word	0x40006c00

080057e4 <HAL_RTC_MspInit>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.  
  * @retval None
  */
__weak void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_MspInit could be implemented in the user file
   */ 
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr

080057f6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80057f6:	b590      	push	{r4, r7, lr}
 80057f8:	b087      	sub	sp, #28
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	617b      	str	r3, [r7, #20]
 8005806:	2300      	movs	r3, #0
 8005808:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d002      	beq.n	8005816 <HAL_RTC_SetTime+0x20>
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_RTC_SetTime+0x24>
  {
     return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e080      	b.n	800591c <HAL_RTC_SetTime+0x126>
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	7c1b      	ldrb	r3, [r3, #16]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d101      	bne.n	8005826 <HAL_RTC_SetTime+0x30>
 8005822:	2302      	movs	r3, #2
 8005824:	e07a      	b.n	800591c <HAL_RTC_SetTime+0x126>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2201      	movs	r2, #1
 800582a:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2202      	movs	r2, #2
 8005830:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d113      	bne.n	8005860 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	461a      	mov	r2, r3
 800583e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005842:	fb03 f202 	mul.w	r2, r3, r2
                        ((uint32_t)sTime->Minutes * 60U) + \
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	785b      	ldrb	r3, [r3, #1]
 800584a:	4619      	mov	r1, r3
 800584c:	460b      	mov	r3, r1
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	1a5b      	subs	r3, r3, r1
 8005852:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005854:	4413      	add	r3, r2
                        ((uint32_t)sTime->Seconds));  
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800585a:	4413      	add	r3, r2
 800585c:	617b      	str	r3, [r7, #20]
 800585e:	e01e      	b.n	800589e <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	4618      	mov	r0, r3
 8005866:	f000 fb98 	bl	8005f9a <RTC_Bcd2ToByte>
 800586a:	4603      	mov	r3, r0
 800586c:	461a      	mov	r2, r3
 800586e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005872:	fb03 f402 	mul.w	r4, r3, r2
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	785b      	ldrb	r3, [r3, #1]
 800587a:	4618      	mov	r0, r3
 800587c:	f000 fb8d 	bl	8005f9a <RTC_Bcd2ToByte>
 8005880:	4603      	mov	r3, r0
 8005882:	461a      	mov	r2, r3
 8005884:	4613      	mov	r3, r2
 8005886:	011b      	lsls	r3, r3, #4
 8005888:	1a9b      	subs	r3, r3, r2
 800588a:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800588c:	441c      	add	r4, r3
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));   
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	789b      	ldrb	r3, [r3, #2]
 8005892:	4618      	mov	r0, r3
 8005894:	f000 fb81 	bl	8005f9a <RTC_Bcd2ToByte>
 8005898:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800589a:	4423      	add	r3, r4
 800589c:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800589e:	6979      	ldr	r1, [r7, #20]
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	f000 faa6 	bl	8005df2 <RTC_WriteTimeCounter>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d007      	beq.n	80058bc <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2204      	movs	r2, #4
 80058b0:	745a      	strb	r2, [r3, #17]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	741a      	strb	r2, [r3, #16]
    
    return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e02f      	b.n	800591c <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0205 	bic.w	r2, r2, #5
 80058ca:	605a      	str	r2, [r3, #4]
    
    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 fab7 	bl	8005e40 <RTC_ReadAlarmCounter>
 80058d2:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058da:	d018      	beq.n	800590e <HAL_RTC_SetTime+0x118>
    {
      if(counter_alarm < counter_time)
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d214      	bcs.n	800590e <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80058ea:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80058ee:	613b      	str	r3, [r7, #16]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80058f0:	6939      	ldr	r1, [r7, #16]
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f000 fabd 	bl	8005e72 <RTC_WriteAlarmCounter>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d007      	beq.n	800590e <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2204      	movs	r2, #4
 8005902:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e006      	b.n	800591c <HAL_RTC_SetTime+0x126>
        }
      }
    }
    
    hrtc->State = HAL_RTC_STATE_READY;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2201      	movs	r2, #1
 8005912:	745a      	strb	r2, [r3, #17]
  
   __HAL_UNLOCK(hrtc); 
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	741a      	strb	r2, [r3, #16]
     
   return HAL_OK;
 800591a:	2300      	movs	r3, #0
  }
}
 800591c:	4618      	mov	r0, r3
 800591e:	371c      	adds	r7, #28
 8005920:	46bd      	mov	sp, r7
 8005922:	bd90      	pop	{r4, r7, pc}

08005924 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b088      	sub	sp, #32
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8005930:	2300      	movs	r3, #0
 8005932:	61bb      	str	r3, [r7, #24]
 8005934:	2300      	movs	r3, #0
 8005936:	61fb      	str	r3, [r7, #28]
 8005938:	2300      	movs	r3, #0
 800593a:	617b      	str	r3, [r7, #20]
 800593c:	2300      	movs	r3, #0
 800593e:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d002      	beq.n	800594c <HAL_RTC_GetTime+0x28>
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <HAL_RTC_GetTime+0x2c>
  {
     return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e0b5      	b.n	8005abc <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	f003 0304 	and.w	r3, r3, #4
 800595a:	2b00      	cmp	r3, #0
 800595c:	d001      	beq.n	8005962 <HAL_RTC_GetTime+0x3e>
  {
      return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e0ac      	b.n	8005abc <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005962:	68f8      	ldr	r0, [r7, #12]
 8005964:	f000 fa15 	bl	8005d92 <RTC_ReadTimeCounter>
 8005968:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	4a55      	ldr	r2, [pc, #340]	@ (8005ac4 <HAL_RTC_GetTime+0x1a0>)
 800596e:	fba2 2303 	umull	r2, r3, r2, r3
 8005972:	0adb      	lsrs	r3, r3, #11
 8005974:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8005976:	69ba      	ldr	r2, [r7, #24]
 8005978:	4b52      	ldr	r3, [pc, #328]	@ (8005ac4 <HAL_RTC_GetTime+0x1a0>)
 800597a:	fba3 1302 	umull	r1, r3, r3, r2
 800597e:	0adb      	lsrs	r3, r3, #11
 8005980:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8005984:	fb01 f303 	mul.w	r3, r1, r3
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	4a4f      	ldr	r2, [pc, #316]	@ (8005ac8 <HAL_RTC_GetTime+0x1a4>)
 800598c:	fba2 2303 	umull	r2, r3, r2, r3
 8005990:	095b      	lsrs	r3, r3, #5
 8005992:	b2da      	uxtb	r2, r3
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	4a4a      	ldr	r2, [pc, #296]	@ (8005ac4 <HAL_RTC_GetTime+0x1a0>)
 800599c:	fba2 1203 	umull	r1, r2, r2, r3
 80059a0:	0ad2      	lsrs	r2, r2, #11
 80059a2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80059a6:	fb01 f202 	mul.w	r2, r1, r2
 80059aa:	1a9a      	subs	r2, r3, r2
 80059ac:	4b46      	ldr	r3, [pc, #280]	@ (8005ac8 <HAL_RTC_GetTime+0x1a4>)
 80059ae:	fba3 1302 	umull	r1, r3, r3, r2
 80059b2:	0959      	lsrs	r1, r3, #5
 80059b4:	460b      	mov	r3, r1
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	1a5b      	subs	r3, r3, r1
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	1ad1      	subs	r1, r2, r3
 80059be:	b2ca      	uxtb	r2, r1
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	2b17      	cmp	r3, #23
 80059c8:	d955      	bls.n	8005a76 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	4a3f      	ldr	r2, [pc, #252]	@ (8005acc <HAL_RTC_GetTime+0x1a8>)
 80059ce:	fba2 2303 	umull	r2, r3, r2, r3
 80059d2:	091b      	lsrs	r3, r3, #4
 80059d4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);    
 80059d6:	6939      	ldr	r1, [r7, #16]
 80059d8:	4b3c      	ldr	r3, [pc, #240]	@ (8005acc <HAL_RTC_GetTime+0x1a8>)
 80059da:	fba3 2301 	umull	r2, r3, r3, r1
 80059de:	091a      	lsrs	r2, r3, #4
 80059e0:	4613      	mov	r3, r2
 80059e2:	005b      	lsls	r3, r3, #1
 80059e4:	4413      	add	r3, r2
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	1aca      	subs	r2, r1, r3
 80059ea:	b2d2      	uxtb	r2, r2
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f000 fa25 	bl	8005e40 <RTC_ReadAlarmCounter>
 80059f6:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fe:	d008      	beq.n	8005a12 <HAL_RTC_GetTime+0xee>
 8005a00:	69fa      	ldr	r2, [r7, #28]
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d904      	bls.n	8005a12 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8005a08:	69fa      	ldr	r2, [r7, #28]
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	61fb      	str	r3, [r7, #28]
 8005a10:	e002      	b.n	8005a18 <HAL_RTC_GetTime+0xf4>
    }
    else 
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8005a12:	f04f 33ff 	mov.w	r3, #4294967295
 8005a16:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	4a2d      	ldr	r2, [pc, #180]	@ (8005ad0 <HAL_RTC_GetTime+0x1ac>)
 8005a1c:	fb02 f303 	mul.w	r3, r2, r3
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	61bb      	str	r3, [r7, #24]
    
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005a26:	69b9      	ldr	r1, [r7, #24]
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f000 f9e2 	bl	8005df2 <RTC_WriteTimeCounter>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d001      	beq.n	8005a38 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e041      	b.n	8005abc <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3e:	d00c      	beq.n	8005a5a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8005a40:	69fa      	ldr	r2, [r7, #28]
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	4413      	add	r3, r2
 8005a46:	61fb      	str	r3, [r7, #28]
      
      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005a48:	69f9      	ldr	r1, [r7, #28]
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 fa11 	bl	8005e72 <RTC_WriteAlarmCounter>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00a      	beq.n	8005a6c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e030      	b.n	8005abc <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005a5a:	69f9      	ldr	r1, [r7, #28]
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f000 fa08 	bl	8005e72 <RTC_WriteAlarmCounter>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e027      	b.n	8005abc <HAL_RTC_GetTime+0x198>
      }
    }
    
    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005a6c:	6979      	ldr	r1, [r7, #20]
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f000 fab0 	bl	8005fd4 <RTC_DateUpdate>
 8005a74:	e003      	b.n	8005a7e <HAL_RTC_GetTime+0x15a>
  }
  else 
  {
    sTime->Hours = hours;    
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	b2da      	uxtb	r2, r3
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d01a      	beq.n	8005aba <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f000 fa69 	bl	8005f60 <RTC_ByteToBcd2>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	461a      	mov	r2, r3
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	785b      	ldrb	r3, [r3, #1]
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 fa60 	bl	8005f60 <RTC_ByteToBcd2>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);  
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	789b      	ldrb	r3, [r3, #2]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f000 fa57 	bl	8005f60 <RTC_ByteToBcd2>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	709a      	strb	r2, [r3, #2]
  }
  
  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3720      	adds	r7, #32
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	91a2b3c5 	.word	0x91a2b3c5
 8005ac8:	88888889 	.word	0x88888889
 8005acc:	aaaaaaab 	.word	0xaaaaaaab
 8005ad0:	00015180 	.word	0x00015180

08005ad4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b088      	sub	sp, #32
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	61fb      	str	r3, [r7, #28]
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	61bb      	str	r3, [r7, #24]
 8005ae8:	2300      	movs	r3, #0
 8005aea:	617b      	str	r3, [r7, #20]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <HAL_RTC_SetDate+0x24>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <HAL_RTC_SetDate+0x28>
  {
     return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e097      	b.n	8005c2c <HAL_RTC_SetDate+0x158>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	7c1b      	ldrb	r3, [r3, #16]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d101      	bne.n	8005b08 <HAL_RTC_SetDate+0x34>
 8005b04:	2302      	movs	r3, #2
 8005b06:	e091      	b.n	8005c2c <HAL_RTC_SetDate+0x158>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2202      	movs	r2, #2
 8005b12:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d10c      	bne.n	8005b34 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	78da      	ldrb	r2, [r3, #3]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	785a      	ldrb	r2, [r3, #1]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	789a      	ldrb	r2, [r3, #2]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	739a      	strb	r2, [r3, #14]
 8005b32:	e01a      	b.n	8005b6a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
    
    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	78db      	ldrb	r3, [r3, #3]
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f000 fa2e 	bl	8005f9a <RTC_Bcd2ToByte>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	461a      	mov	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	785b      	ldrb	r3, [r3, #1]
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f000 fa25 	bl	8005f9a <RTC_Bcd2ToByte>
 8005b50:	4603      	mov	r3, r0
 8005b52:	461a      	mov	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	789b      	ldrb	r3, [r3, #2]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 fa1c 	bl	8005f9a <RTC_Bcd2ToByte>
 8005b62:	4603      	mov	r3, r0
 8005b64:	461a      	mov	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	7bdb      	ldrb	r3, [r3, #15]
 8005b6e:	4618      	mov	r0, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	7b59      	ldrb	r1, [r3, #13]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	7b9b      	ldrb	r3, [r3, #14]
 8005b78:	461a      	mov	r2, r3
 8005b7a:	f000 fb07 	bl	800618c <RTC_WeekDayNum>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	461a      	mov	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	7b1a      	ldrb	r2, [r3, #12]
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005b8e:	68f8      	ldr	r0, [r7, #12]
 8005b90:	f000 f8ff 	bl	8005d92 <RTC_ReadTimeCounter>
 8005b94:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	4a26      	ldr	r2, [pc, #152]	@ (8005c34 <HAL_RTC_SetDate+0x160>)
 8005b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b9e:	0adb      	lsrs	r3, r3, #11
 8005ba0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	2b18      	cmp	r3, #24
 8005ba6:	d93a      	bls.n	8005c1e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	4a23      	ldr	r2, [pc, #140]	@ (8005c38 <HAL_RTC_SetDate+0x164>)
 8005bac:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb0:	091b      	lsrs	r3, r3, #4
 8005bb2:	4a22      	ldr	r2, [pc, #136]	@ (8005c3c <HAL_RTC_SetDate+0x168>)
 8005bb4:	fb02 f303 	mul.w	r3, r2, r3
 8005bb8:	69fa      	ldr	r2, [r7, #28]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005bbe:	69f9      	ldr	r1, [r7, #28]
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f000 f916 	bl	8005df2 <RTC_WriteTimeCounter>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d007      	beq.n	8005bdc <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2204      	movs	r2, #4
 8005bd0:	745a      	strb	r2, [r3, #17]
      
      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	741a      	strb	r2, [r3, #16]
      
      return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e027      	b.n	8005c2c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005bdc:	68f8      	ldr	r0, [r7, #12]
 8005bde:	f000 f92f 	bl	8005e40 <RTC_ReadAlarmCounter>
 8005be2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bea:	d018      	beq.n	8005c1e <HAL_RTC_SetDate+0x14a>
    {
      if(counter_alarm < counter_time)
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d214      	bcs.n	8005c1e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005bfa:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005bfe:	61bb      	str	r3, [r7, #24]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005c00:	69b9      	ldr	r1, [r7, #24]
 8005c02:	68f8      	ldr	r0, [r7, #12]
 8005c04:	f000 f935 	bl	8005e72 <RTC_WriteAlarmCounter>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d007      	beq.n	8005c1e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2204      	movs	r2, #4
 8005c12:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e006      	b.n	8005c2c <HAL_RTC_SetDate+0x158>
    }
    

  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2201      	movs	r2, #1
 8005c22:	745a      	strb	r2, [r3, #17]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;    
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3720      	adds	r7, #32
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	91a2b3c5 	.word	0x91a2b3c5
 8005c38:	aaaaaaab 	.word	0xaaaaaaab
 8005c3c:	00015180 	.word	0x00015180

08005c40 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format 
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b086      	sub	sp, #24
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8005c4c:	f107 0314 	add.w	r3, r7, #20
 8005c50:	2100      	movs	r1, #0
 8005c52:	460a      	mov	r2, r1
 8005c54:	801a      	strh	r2, [r3, #0]
 8005c56:	460a      	mov	r2, r1
 8005c58:	709a      	strb	r2, [r3, #2]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d002      	beq.n	8005c66 <HAL_RTC_GetDate+0x26>
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <HAL_RTC_GetDate+0x2a>
  {
     return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e03a      	b.n	8005ce0 <HAL_RTC_GetDate+0xa0>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8005c6a:	f107 0314 	add.w	r3, r7, #20
 8005c6e:	2200      	movs	r2, #0
 8005c70:	4619      	mov	r1, r3
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f7ff fe56 	bl	8005924 <HAL_RTC_GetTime>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d001      	beq.n	8005c82 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e02e      	b.n	8005ce0 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	7b1a      	ldrb	r2, [r3, #12]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	7bda      	ldrb	r2, [r3, #15]
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	7b5a      	ldrb	r2, [r3, #13]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	7b9a      	ldrb	r2, [r3, #14]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d01a      	beq.n	8005cde <HAL_RTC_GetDate+0x9e>
  {    
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	78db      	ldrb	r3, [r3, #3]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f000 f957 	bl	8005f60 <RTC_ByteToBcd2>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	785b      	ldrb	r3, [r3, #1]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 f94e 	bl	8005f60 <RTC_ByteToBcd2>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);  
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	789b      	ldrb	r3, [r3, #2]
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f000 f945 	bl	8005f60 <RTC_ByteToBcd2>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	461a      	mov	r2, r3
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3718      	adds	r7, #24
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0302 	and.w	r3, r3, #2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00e      	beq.n	8005d1c <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d007      	beq.n	8005d1c <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */ 
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f7fb fff9 	bl	8001d04 <HAL_RTC_AlarmAEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f06f 0202 	mvn.w	r2, #2
 8005d1a:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005d1c:	4b05      	ldr	r3, [pc, #20]	@ (8005d34 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8005d1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005d22:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	745a      	strb	r2, [r3, #17]
}
 8005d2a:	bf00      	nop
 8005d2c:	3708      	adds	r7, #8
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	40010400 	.word	0x40010400

08005d38 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e01d      	b.n	8005d8a <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	685a      	ldr	r2, [r3, #4]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 0208 	bic.w	r2, r2, #8
 8005d5c:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8005d5e:	f7fd fe9f 	bl	8003aa0 <HAL_GetTick>
 8005d62:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005d64:	e009      	b.n	8005d7a <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8005d66:	f7fd fe9b 	bl	8003aa0 <HAL_GetTick>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d74:	d901      	bls.n	8005d7a <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e007      	b.n	8005d8a <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f003 0308 	and.w	r3, r3, #8
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d0ee      	beq.n	8005d66 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef* hrtc)
{
 8005d92:	b480      	push	{r7}
 8005d94:	b087      	sub	sp, #28
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	827b      	strh	r3, [r7, #18]
 8005d9e:	2300      	movs	r3, #0
 8005da0:	823b      	strh	r3, [r7, #16]
 8005da2:	2300      	movs	r3, #0
 8005da4:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005da6:	2300      	movs	r3, #0
 8005da8:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	699b      	ldr	r3, [r3, #24]
 8005db0:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	69db      	ldr	r3, [r3, #28]
 8005db8:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005dc2:	8a7a      	ldrh	r2, [r7, #18]
 8005dc4:	8a3b      	ldrh	r3, [r7, #16]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d008      	beq.n	8005ddc <RTC_ReadTimeCounter+0x4a>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8005dca:	8a3b      	ldrh	r3, [r7, #16]
 8005dcc:	041a      	lsls	r2, r3, #16
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	69db      	ldr	r3, [r3, #28]
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]
 8005dda:	e004      	b.n	8005de6 <RTC_ReadTimeCounter+0x54>
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005ddc:	8a7b      	ldrh	r3, [r7, #18]
 8005dde:	041a      	lsls	r2, r3, #16
 8005de0:	89fb      	ldrh	r3, [r7, #14]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005de6:	697b      	ldr	r3, [r7, #20]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	371c      	adds	r7, #28
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bc80      	pop	{r7}
 8005df0:	4770      	bx	lr

08005df2 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef* hrtc, uint32_t TimeCounter)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b084      	sub	sp, #16
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
 8005dfa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f000 f85d 	bl	8005ec0 <RTC_EnterInitMode>
 8005e06:	4603      	mov	r3, r0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d002      	beq.n	8005e12 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	73fb      	strb	r3, [r7, #15]
 8005e10:	e011      	b.n	8005e36 <RTC_WriteTimeCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	683a      	ldr	r2, [r7, #0]
 8005e18:	0c12      	lsrs	r2, r2, #16
 8005e1a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	b292      	uxth	r2, r2
 8005e24:	61da      	str	r2, [r3, #28]
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f872 	bl	8005f10 <RTC_ExitInitMode>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d001      	beq.n	8005e36 <RTC_WriteTimeCounter+0x44>
    {       
      status = HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef* hrtc)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	81fb      	strh	r3, [r7, #14]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8005e60:	89fb      	ldrh	r3, [r7, #14]
 8005e62:	041a      	lsls	r2, r3, #16
 8005e64:	89bb      	ldrh	r3, [r7, #12]
 8005e66:	4313      	orrs	r3, r2
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bc80      	pop	{r7}
 8005e70:	4770      	bx	lr

08005e72 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef* hrtc, uint32_t AlarmCounter)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b084      	sub	sp, #16
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
 8005e7a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 f81d 	bl	8005ec0 <RTC_EnterInitMode>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	73fb      	strb	r3, [r7, #15]
 8005e90:	e011      	b.n	8005eb6 <RTC_WriteAlarmCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	683a      	ldr	r2, [r7, #0]
 8005e98:	0c12      	lsrs	r2, r2, #16
 8005e9a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	b292      	uxth	r2, r2
 8005ea4:	625a      	str	r2, [r3, #36]	@ 0x24
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 f832 	bl	8005f10 <RTC_ExitInitMode>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d001      	beq.n	8005eb6 <RTC_WriteAlarmCounter+0x44>
    {       
      status = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3710      	adds	r7, #16
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8005ecc:	f7fd fde8 	bl	8003aa0 <HAL_GetTick>
 8005ed0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005ed2:	e009      	b.n	8005ee8 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005ed4:	f7fd fde4 	bl	8003aa0 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ee2:	d901      	bls.n	8005ee8 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e00f      	b.n	8005f08 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f003 0320 	and.w	r3, r3, #32
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0ee      	beq.n	8005ed4 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f042 0210 	orr.w	r2, r2, #16
 8005f04:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3710      	adds	r7, #16
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 0210 	bic.w	r2, r2, #16
 8005f2a:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8005f2c:	f7fd fdb8 	bl	8003aa0 <HAL_GetTick>
 8005f30:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005f32:	e009      	b.n	8005f48 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005f34:	f7fd fdb4 	bl	8003aa0 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f42:	d901      	bls.n	8005f48 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e007      	b.n	8005f58 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	f003 0320 	and.w	r3, r3, #32
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d0ee      	beq.n	8005f34 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3710      	adds	r7, #16
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	4603      	mov	r3, r0
 8005f68:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 8005f6e:	e005      	b.n	8005f7c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	3301      	adds	r3, #1
 8005f74:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005f76:	79fb      	ldrb	r3, [r7, #7]
 8005f78:	3b0a      	subs	r3, #10
 8005f7a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005f7c:	79fb      	ldrb	r3, [r7, #7]
 8005f7e:	2b09      	cmp	r3, #9
 8005f80:	d8f6      	bhi.n	8005f70 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	011b      	lsls	r3, r3, #4
 8005f88:	b2da      	uxtb	r2, r3
 8005f8a:	79fb      	ldrb	r3, [r7, #7]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	b2db      	uxtb	r3, r3
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3714      	adds	r7, #20
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bc80      	pop	{r7}
 8005f98:	4770      	bx	lr

08005f9a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b085      	sub	sp, #20
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005fa8:	79fb      	ldrb	r3, [r7, #7]
 8005faa:	091b      	lsrs	r3, r3, #4
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	461a      	mov	r2, r3
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	005b      	lsls	r3, r3, #1
 8005fb8:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005fba:	79fb      	ldrb	r3, [r7, #7]
 8005fbc:	f003 030f 	and.w	r3, r3, #15
 8005fc0:	b2da      	uxtb	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	4413      	add	r3, r2
 8005fc8:	b2db      	uxtb	r3, r3
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bc80      	pop	{r7}
 8005fd2:	4770      	bx	lr

08005fd4 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef* hrtc, uint32_t DayElapsed)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	617b      	str	r3, [r7, #20]
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	613b      	str	r3, [r7, #16]
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	7bdb      	ldrb	r3, [r3, #15]
 8005ff2:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	7b5b      	ldrb	r3, [r3, #13]
 8005ff8:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	7b9b      	ldrb	r3, [r3, #14]
 8005ffe:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8006000:	2300      	movs	r3, #0
 8006002:	60bb      	str	r3, [r7, #8]
 8006004:	e06f      	b.n	80060e6 <RTC_DateUpdate+0x112>
  {
    if((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d011      	beq.n	8006030 <RTC_DateUpdate+0x5c>
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	2b03      	cmp	r3, #3
 8006010:	d00e      	beq.n	8006030 <RTC_DateUpdate+0x5c>
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	2b05      	cmp	r3, #5
 8006016:	d00b      	beq.n	8006030 <RTC_DateUpdate+0x5c>
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	2b07      	cmp	r3, #7
 800601c:	d008      	beq.n	8006030 <RTC_DateUpdate+0x5c>
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	2b08      	cmp	r3, #8
 8006022:	d005      	beq.n	8006030 <RTC_DateUpdate+0x5c>
       (month == 8U) || (month == 10U) || (month == 12U))
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	2b0a      	cmp	r3, #10
 8006028:	d002      	beq.n	8006030 <RTC_DateUpdate+0x5c>
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	2b0c      	cmp	r3, #12
 800602e:	d117      	bne.n	8006060 <RTC_DateUpdate+0x8c>
    {
      if(day < 31U)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2b1e      	cmp	r3, #30
 8006034:	d803      	bhi.n	800603e <RTC_DateUpdate+0x6a>
      {
        day++;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	3301      	adds	r3, #1
 800603a:	60fb      	str	r3, [r7, #12]
      if(day < 31U)
 800603c:	e050      	b.n	80060e0 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if(month != 12U)
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	2b0c      	cmp	r3, #12
 8006042:	d005      	beq.n	8006050 <RTC_DateUpdate+0x7c>
        {
          month++;
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	3301      	adds	r3, #1
 8006048:	613b      	str	r3, [r7, #16]
          day = 1U;
 800604a:	2301      	movs	r3, #1
 800604c:	60fb      	str	r3, [r7, #12]
      if(day < 31U)
 800604e:	e047      	b.n	80060e0 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8006050:	2301      	movs	r3, #1
 8006052:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006054:	2301      	movs	r3, #1
 8006056:	60fb      	str	r3, [r7, #12]
          year++;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	3301      	adds	r3, #1
 800605c:	617b      	str	r3, [r7, #20]
      if(day < 31U)
 800605e:	e03f      	b.n	80060e0 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	2b04      	cmp	r3, #4
 8006064:	d008      	beq.n	8006078 <RTC_DateUpdate+0xa4>
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	2b06      	cmp	r3, #6
 800606a:	d005      	beq.n	8006078 <RTC_DateUpdate+0xa4>
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	2b09      	cmp	r3, #9
 8006070:	d002      	beq.n	8006078 <RTC_DateUpdate+0xa4>
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	2b0b      	cmp	r3, #11
 8006076:	d10c      	bne.n	8006092 <RTC_DateUpdate+0xbe>
    {
      if(day < 30U)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2b1d      	cmp	r3, #29
 800607c:	d803      	bhi.n	8006086 <RTC_DateUpdate+0xb2>
      {
        day++;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	3301      	adds	r3, #1
 8006082:	60fb      	str	r3, [r7, #12]
      if(day < 30U)
 8006084:	e02c      	b.n	80060e0 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	3301      	adds	r3, #1
 800608a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800608c:	2301      	movs	r3, #1
 800608e:	60fb      	str	r3, [r7, #12]
      if(day < 30U)
 8006090:	e026      	b.n	80060e0 <RTC_DateUpdate+0x10c>
      }
    }
    else if(month == 2U)
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	2b02      	cmp	r3, #2
 8006096:	d123      	bne.n	80060e0 <RTC_DateUpdate+0x10c>
    {
      if(day < 28U)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2b1b      	cmp	r3, #27
 800609c:	d803      	bhi.n	80060a6 <RTC_DateUpdate+0xd2>
      {
        day++;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	3301      	adds	r3, #1
 80060a2:	60fb      	str	r3, [r7, #12]
 80060a4:	e01c      	b.n	80060e0 <RTC_DateUpdate+0x10c>
      }
      else if(day == 28U)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2b1c      	cmp	r3, #28
 80060aa:	d111      	bne.n	80060d0 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if(RTC_IsLeapYear(year))
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	4618      	mov	r0, r3
 80060b2:	f000 f839 	bl	8006128 <RTC_IsLeapYear>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <RTC_DateUpdate+0xf0>
        {
          day++;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	3301      	adds	r3, #1
 80060c0:	60fb      	str	r3, [r7, #12]
 80060c2:	e00d      	b.n	80060e0 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	3301      	adds	r3, #1
 80060c8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80060ca:	2301      	movs	r3, #1
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	e007      	b.n	80060e0 <RTC_DateUpdate+0x10c>
        }
      }
      else if(day == 29U)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2b1d      	cmp	r3, #29
 80060d4:	d104      	bne.n	80060e0 <RTC_DateUpdate+0x10c>
      {
        month++;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	3301      	adds	r3, #1
 80060da:	613b      	str	r3, [r7, #16]
        day = 1U;
 80060dc:	2301      	movs	r3, #1
 80060de:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	3301      	adds	r3, #1
 80060e4:	60bb      	str	r3, [r7, #8]
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d38b      	bcc.n	8006006 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	b2da      	uxtb	r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	b2db      	uxtb	r3, r3
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	b2d2      	uxtb	r2, r2
 800610e:	4619      	mov	r1, r3
 8006110:	6978      	ldr	r0, [r7, #20]
 8006112:	f000 f83b 	bl	800618c <RTC_WeekDayNum>
 8006116:	4603      	mov	r3, r0
 8006118:	461a      	mov	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	731a      	strb	r2, [r3, #12]
}
 800611e:	bf00      	nop
 8006120:	3718      	adds	r7, #24
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
	...

08006128 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	4603      	mov	r3, r0
 8006130:	80fb      	strh	r3, [r7, #6]
  if((nYear % 4U) != 0U) 
 8006132:	88fb      	ldrh	r3, [r7, #6]
 8006134:	f003 0303 	and.w	r3, r3, #3
 8006138:	b29b      	uxth	r3, r3
 800613a:	2b00      	cmp	r3, #0
 800613c:	d001      	beq.n	8006142 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800613e:	2300      	movs	r3, #0
 8006140:	e01d      	b.n	800617e <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 100U) != 0U) 
 8006142:	88fb      	ldrh	r3, [r7, #6]
 8006144:	4a10      	ldr	r2, [pc, #64]	@ (8006188 <RTC_IsLeapYear+0x60>)
 8006146:	fba2 1203 	umull	r1, r2, r2, r3
 800614a:	0952      	lsrs	r2, r2, #5
 800614c:	2164      	movs	r1, #100	@ 0x64
 800614e:	fb01 f202 	mul.w	r2, r1, r2
 8006152:	1a9b      	subs	r3, r3, r2
 8006154:	b29b      	uxth	r3, r3
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800615a:	2301      	movs	r3, #1
 800615c:	e00f      	b.n	800617e <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 400U) == 0U)
 800615e:	88fb      	ldrh	r3, [r7, #6]
 8006160:	4a09      	ldr	r2, [pc, #36]	@ (8006188 <RTC_IsLeapYear+0x60>)
 8006162:	fba2 1203 	umull	r1, r2, r2, r3
 8006166:	09d2      	lsrs	r2, r2, #7
 8006168:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800616c:	fb01 f202 	mul.w	r2, r1, r2
 8006170:	1a9b      	subs	r3, r3, r2
 8006172:	b29b      	uxth	r3, r3
 8006174:	2b00      	cmp	r3, #0
 8006176:	d101      	bne.n	800617c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8006178:	2301      	movs	r3, #1
 800617a:	e000      	b.n	800617e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800617c:	2300      	movs	r3, #0
  }
}
 800617e:	4618      	mov	r0, r3
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	bc80      	pop	{r7}
 8006186:	4770      	bx	lr
 8006188:	51eb851f 	.word	0x51eb851f

0800618c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	460b      	mov	r3, r1
 8006196:	70fb      	strb	r3, [r7, #3]
 8006198:	4613      	mov	r3, r2
 800619a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800619c:	2300      	movs	r3, #0
 800619e:	60bb      	str	r3, [r7, #8]
 80061a0:	2300      	movs	r3, #0
 80061a2:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80061aa:	60bb      	str	r3, [r7, #8]
  
  if(nMonth < 3U)
 80061ac:	78fb      	ldrb	r3, [r7, #3]
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d82d      	bhi.n	800620e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + ((year-1U)/4U) - ((year-1U)/100U) + ((year-1U)/400U)) % 7U;
 80061b2:	78fa      	ldrb	r2, [r7, #3]
 80061b4:	4613      	mov	r3, r2
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	4413      	add	r3, r2
 80061ba:	00db      	lsls	r3, r3, #3
 80061bc:	1a9b      	subs	r3, r3, r2
 80061be:	4a2c      	ldr	r2, [pc, #176]	@ (8006270 <RTC_WeekDayNum+0xe4>)
 80061c0:	fba2 2303 	umull	r2, r3, r2, r3
 80061c4:	085a      	lsrs	r2, r3, #1
 80061c6:	78bb      	ldrb	r3, [r7, #2]
 80061c8:	441a      	add	r2, r3
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	441a      	add	r2, r3
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	3b01      	subs	r3, #1
 80061d2:	089b      	lsrs	r3, r3, #2
 80061d4:	441a      	add	r2, r3
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	3b01      	subs	r3, #1
 80061da:	4926      	ldr	r1, [pc, #152]	@ (8006274 <RTC_WeekDayNum+0xe8>)
 80061dc:	fba1 1303 	umull	r1, r3, r1, r3
 80061e0:	095b      	lsrs	r3, r3, #5
 80061e2:	1ad2      	subs	r2, r2, r3
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	4922      	ldr	r1, [pc, #136]	@ (8006274 <RTC_WeekDayNum+0xe8>)
 80061ea:	fba1 1303 	umull	r1, r3, r1, r3
 80061ee:	09db      	lsrs	r3, r3, #7
 80061f0:	4413      	add	r3, r2
 80061f2:	1d1a      	adds	r2, r3, #4
 80061f4:	4b20      	ldr	r3, [pc, #128]	@ (8006278 <RTC_WeekDayNum+0xec>)
 80061f6:	fba3 1302 	umull	r1, r3, r3, r2
 80061fa:	1ad1      	subs	r1, r2, r3
 80061fc:	0849      	lsrs	r1, r1, #1
 80061fe:	440b      	add	r3, r1
 8006200:	0899      	lsrs	r1, r3, #2
 8006202:	460b      	mov	r3, r1
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	1a5b      	subs	r3, r3, r1
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	60fb      	str	r3, [r7, #12]
 800620c:	e029      	b.n	8006262 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + (year/4U) - (year/100U) + (year/400U) - 2U ) % 7U; 
 800620e:	78fa      	ldrb	r2, [r7, #3]
 8006210:	4613      	mov	r3, r2
 8006212:	005b      	lsls	r3, r3, #1
 8006214:	4413      	add	r3, r2
 8006216:	00db      	lsls	r3, r3, #3
 8006218:	1a9b      	subs	r3, r3, r2
 800621a:	4a15      	ldr	r2, [pc, #84]	@ (8006270 <RTC_WeekDayNum+0xe4>)
 800621c:	fba2 2303 	umull	r2, r3, r2, r3
 8006220:	085a      	lsrs	r2, r3, #1
 8006222:	78bb      	ldrb	r3, [r7, #2]
 8006224:	441a      	add	r2, r3
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	441a      	add	r2, r3
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	089b      	lsrs	r3, r3, #2
 800622e:	441a      	add	r2, r3
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	4910      	ldr	r1, [pc, #64]	@ (8006274 <RTC_WeekDayNum+0xe8>)
 8006234:	fba1 1303 	umull	r1, r3, r1, r3
 8006238:	095b      	lsrs	r3, r3, #5
 800623a:	1ad2      	subs	r2, r2, r3
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	490d      	ldr	r1, [pc, #52]	@ (8006274 <RTC_WeekDayNum+0xe8>)
 8006240:	fba1 1303 	umull	r1, r3, r1, r3
 8006244:	09db      	lsrs	r3, r3, #7
 8006246:	4413      	add	r3, r2
 8006248:	1c9a      	adds	r2, r3, #2
 800624a:	4b0b      	ldr	r3, [pc, #44]	@ (8006278 <RTC_WeekDayNum+0xec>)
 800624c:	fba3 1302 	umull	r1, r3, r3, r2
 8006250:	1ad1      	subs	r1, r2, r3
 8006252:	0849      	lsrs	r1, r1, #1
 8006254:	440b      	add	r3, r1
 8006256:	0899      	lsrs	r1, r3, #2
 8006258:	460b      	mov	r3, r1
 800625a:	00db      	lsls	r3, r3, #3
 800625c:	1a5b      	subs	r3, r3, r1
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	b2db      	uxtb	r3, r3
}
 8006266:	4618      	mov	r0, r3
 8006268:	3714      	adds	r7, #20
 800626a:	46bd      	mov	sp, r7
 800626c:	bc80      	pop	{r7}
 800626e:	4770      	bx	lr
 8006270:	38e38e39 	.word	0x38e38e39
 8006274:	51eb851f 	.word	0x51eb851f
 8006278:	24924925 	.word	0x24924925

0800627c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d101      	bne.n	800628e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e01d      	b.n	80062ca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b00      	cmp	r3, #0
 8006298:	d106      	bne.n	80062a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 f815 	bl	80062d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2202      	movs	r2, #2
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	3304      	adds	r3, #4
 80062b8:	4619      	mov	r1, r3
 80062ba:	4610      	mov	r0, r2
 80062bc:	f000 f922 	bl	8006504 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3708      	adds	r7, #8
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80062d2:	b480      	push	{r7}
 80062d4:	b083      	sub	sp, #12
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80062da:	bf00      	nop
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	bc80      	pop	{r7}
 80062e2:	4770      	bx	lr

080062e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68da      	ldr	r2, [r3, #12]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f042 0201 	orr.w	r2, r2, #1
 80062fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f003 0307 	and.w	r3, r3, #7
 8006306:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2b06      	cmp	r3, #6
 800630c:	d007      	beq.n	800631e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f042 0201 	orr.w	r2, r2, #1
 800631c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3714      	adds	r7, #20
 8006324:	46bd      	mov	sp, r7
 8006326:	bc80      	pop	{r7}
 8006328:	4770      	bx	lr

0800632a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800632a:	b580      	push	{r7, lr}
 800632c:	b082      	sub	sp, #8
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d101      	bne.n	800633c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e01d      	b.n	8006378 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006342:	b2db      	uxtb	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	d106      	bne.n	8006356 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f000 f815 	bl	8006380 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2202      	movs	r2, #2
 800635a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	3304      	adds	r3, #4
 8006366:	4619      	mov	r1, r3
 8006368:	4610      	mov	r0, r2
 800636a:	f000 f8cb 	bl	8006504 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	3708      	adds	r7, #8
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}

08006380 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	bc80      	pop	{r7}
 8006390:	4770      	bx	lr
	...

08006394 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2201      	movs	r2, #1
 80063a4:	6839      	ldr	r1, [r7, #0]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 fa96 	bl	80068d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a10      	ldr	r2, [pc, #64]	@ (80063f4 <HAL_TIM_PWM_Start+0x60>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d107      	bne.n	80063c6 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2b06      	cmp	r3, #6
 80063d6:	d007      	beq.n	80063e8 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f042 0201 	orr.w	r2, r2, #1
 80063e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	40012c00 	.word	0x40012c00

080063f8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800640a:	2b01      	cmp	r3, #1
 800640c:	d101      	bne.n	8006412 <HAL_TIM_OC_ConfigChannel+0x1a>
 800640e:	2302      	movs	r3, #2
 8006410:	e04e      	b.n	80064b0 <HAL_TIM_OC_ConfigChannel+0xb8>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2202      	movs	r2, #2
 800641e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (Channel)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b0c      	cmp	r3, #12
 8006426:	d839      	bhi.n	800649c <HAL_TIM_OC_ConfigChannel+0xa4>
 8006428:	a201      	add	r2, pc, #4	@ (adr r2, 8006430 <HAL_TIM_OC_ConfigChannel+0x38>)
 800642a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642e:	bf00      	nop
 8006430:	08006465 	.word	0x08006465
 8006434:	0800649d 	.word	0x0800649d
 8006438:	0800649d 	.word	0x0800649d
 800643c:	0800649d 	.word	0x0800649d
 8006440:	08006473 	.word	0x08006473
 8006444:	0800649d 	.word	0x0800649d
 8006448:	0800649d 	.word	0x0800649d
 800644c:	0800649d 	.word	0x0800649d
 8006450:	08006481 	.word	0x08006481
 8006454:	0800649d 	.word	0x0800649d
 8006458:	0800649d 	.word	0x0800649d
 800645c:	0800649d 	.word	0x0800649d
 8006460:	0800648f 	.word	0x0800648f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68b9      	ldr	r1, [r7, #8]
 800646a:	4618      	mov	r0, r3
 800646c:	f000 f8ac 	bl	80065c8 <TIM_OC1_SetConfig>
      break;
 8006470:	e015      	b.n	800649e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68b9      	ldr	r1, [r7, #8]
 8006478:	4618      	mov	r0, r3
 800647a:	f000 f90b 	bl	8006694 <TIM_OC2_SetConfig>
      break;
 800647e:	e00e      	b.n	800649e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68b9      	ldr	r1, [r7, #8]
 8006486:	4618      	mov	r0, r3
 8006488:	f000 f96e 	bl	8006768 <TIM_OC3_SetConfig>
      break;
 800648c:	e007      	b.n	800649e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68b9      	ldr	r1, [r7, #8]
 8006494:	4618      	mov	r0, r3
 8006496:	f000 f9d1 	bl	800683c <TIM_OC4_SetConfig>
      break;
 800649a:	e000      	b.n	800649e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800649c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3710      	adds	r7, #16
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d101      	bne.n	80064d0 <HAL_TIM_GenerateEvent+0x18>
 80064cc:	2302      	movs	r3, #2
 80064ce:	e014      	b.n	80064fa <HAL_TIM_GenerateEvent+0x42>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2202      	movs	r2, #2
 80064dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	683a      	ldr	r2, [r7, #0]
 80064e6:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	370c      	adds	r7, #12
 80064fe:	46bd      	mov	sp, r7
 8006500:	bc80      	pop	{r7}
 8006502:	4770      	bx	lr

08006504 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a29      	ldr	r2, [pc, #164]	@ (80065bc <TIM_Base_SetConfig+0xb8>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d00b      	beq.n	8006534 <TIM_Base_SetConfig+0x30>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006522:	d007      	beq.n	8006534 <TIM_Base_SetConfig+0x30>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a26      	ldr	r2, [pc, #152]	@ (80065c0 <TIM_Base_SetConfig+0xbc>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d003      	beq.n	8006534 <TIM_Base_SetConfig+0x30>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a25      	ldr	r2, [pc, #148]	@ (80065c4 <TIM_Base_SetConfig+0xc0>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d108      	bne.n	8006546 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800653a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a1c      	ldr	r2, [pc, #112]	@ (80065bc <TIM_Base_SetConfig+0xb8>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d00b      	beq.n	8006566 <TIM_Base_SetConfig+0x62>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006554:	d007      	beq.n	8006566 <TIM_Base_SetConfig+0x62>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a19      	ldr	r2, [pc, #100]	@ (80065c0 <TIM_Base_SetConfig+0xbc>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d003      	beq.n	8006566 <TIM_Base_SetConfig+0x62>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a18      	ldr	r2, [pc, #96]	@ (80065c4 <TIM_Base_SetConfig+0xc0>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d108      	bne.n	8006578 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800656c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	4313      	orrs	r3, r2
 8006576:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	4313      	orrs	r3, r2
 8006584:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	68fa      	ldr	r2, [r7, #12]
 800658a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	689a      	ldr	r2, [r3, #8]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a07      	ldr	r2, [pc, #28]	@ (80065bc <TIM_Base_SetConfig+0xb8>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d103      	bne.n	80065ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	691a      	ldr	r2, [r3, #16]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	615a      	str	r2, [r3, #20]
}
 80065b2:	bf00      	nop
 80065b4:	3714      	adds	r7, #20
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bc80      	pop	{r7}
 80065ba:	4770      	bx	lr
 80065bc:	40012c00 	.word	0x40012c00
 80065c0:	40000400 	.word	0x40000400
 80065c4:	40000800 	.word	0x40000800

080065c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	f023 0201 	bic.w	r2, r3, #1
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f023 0303 	bic.w	r3, r3, #3
 80065fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	4313      	orrs	r3, r2
 8006608:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f023 0302 	bic.w	r3, r3, #2
 8006610:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	4313      	orrs	r3, r2
 800661a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a1c      	ldr	r2, [pc, #112]	@ (8006690 <TIM_OC1_SetConfig+0xc8>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d10c      	bne.n	800663e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f023 0308 	bic.w	r3, r3, #8
 800662a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f023 0304 	bic.w	r3, r3, #4
 800663c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a13      	ldr	r2, [pc, #76]	@ (8006690 <TIM_OC1_SetConfig+0xc8>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d111      	bne.n	800666a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800664c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006654:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	693a      	ldr	r2, [r7, #16]
 800665c:	4313      	orrs	r3, r2
 800665e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	4313      	orrs	r3, r2
 8006668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	621a      	str	r2, [r3, #32]
}
 8006684:	bf00      	nop
 8006686:	371c      	adds	r7, #28
 8006688:	46bd      	mov	sp, r7
 800668a:	bc80      	pop	{r7}
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	40012c00 	.word	0x40012c00

08006694 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006694:	b480      	push	{r7}
 8006696:	b087      	sub	sp, #28
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	f023 0210 	bic.w	r2, r3, #16
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	021b      	lsls	r3, r3, #8
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	f023 0320 	bic.w	r3, r3, #32
 80066de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	011b      	lsls	r3, r3, #4
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006764 <TIM_OC2_SetConfig+0xd0>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d10d      	bne.n	8006710 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	011b      	lsls	r3, r3, #4
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	4313      	orrs	r3, r2
 8006706:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800670e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a14      	ldr	r2, [pc, #80]	@ (8006764 <TIM_OC2_SetConfig+0xd0>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d113      	bne.n	8006740 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800671e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006726:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	4313      	orrs	r3, r2
 8006732:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	4313      	orrs	r3, r2
 800673e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	621a      	str	r2, [r3, #32]
}
 800675a:	bf00      	nop
 800675c:	371c      	adds	r7, #28
 800675e:	46bd      	mov	sp, r7
 8006760:	bc80      	pop	{r7}
 8006762:	4770      	bx	lr
 8006764:	40012c00 	.word	0x40012c00

08006768 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006768:	b480      	push	{r7}
 800676a:	b087      	sub	sp, #28
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a1b      	ldr	r3, [r3, #32]
 8006782:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f023 0303 	bic.w	r3, r3, #3
 800679e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	021b      	lsls	r3, r3, #8
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006838 <TIM_OC3_SetConfig+0xd0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d10d      	bne.n	80067e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	021b      	lsls	r3, r3, #8
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a14      	ldr	r2, [pc, #80]	@ (8006838 <TIM_OC3_SetConfig+0xd0>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d113      	bne.n	8006812 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80067f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	011b      	lsls	r3, r3, #4
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4313      	orrs	r3, r2
 8006804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	011b      	lsls	r3, r3, #4
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	4313      	orrs	r3, r2
 8006810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	685a      	ldr	r2, [r3, #4]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	697a      	ldr	r2, [r7, #20]
 800682a:	621a      	str	r2, [r3, #32]
}
 800682c:	bf00      	nop
 800682e:	371c      	adds	r7, #28
 8006830:	46bd      	mov	sp, r7
 8006832:	bc80      	pop	{r7}
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	40012c00 	.word	0x40012c00

0800683c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a1b      	ldr	r3, [r3, #32]
 8006856:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	69db      	ldr	r3, [r3, #28]
 8006862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800686a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006872:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	021b      	lsls	r3, r3, #8
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	4313      	orrs	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006886:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	031b      	lsls	r3, r3, #12
 800688e:	693a      	ldr	r2, [r7, #16]
 8006890:	4313      	orrs	r3, r2
 8006892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a0f      	ldr	r2, [pc, #60]	@ (80068d4 <TIM_OC4_SetConfig+0x98>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d109      	bne.n	80068b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	019b      	lsls	r3, r3, #6
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	697a      	ldr	r2, [r7, #20]
 80068b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	68fa      	ldr	r2, [r7, #12]
 80068ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	621a      	str	r2, [r3, #32]
}
 80068ca:	bf00      	nop
 80068cc:	371c      	adds	r7, #28
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bc80      	pop	{r7}
 80068d2:	4770      	bx	lr
 80068d4:	40012c00 	.word	0x40012c00

080068d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068d8:	b480      	push	{r7}
 80068da:	b087      	sub	sp, #28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	f003 031f 	and.w	r3, r3, #31
 80068ea:	2201      	movs	r2, #1
 80068ec:	fa02 f303 	lsl.w	r3, r2, r3
 80068f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6a1a      	ldr	r2, [r3, #32]
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	43db      	mvns	r3, r3
 80068fa:	401a      	ands	r2, r3
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6a1a      	ldr	r2, [r3, #32]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	f003 031f 	and.w	r3, r3, #31
 800690a:	6879      	ldr	r1, [r7, #4]
 800690c:	fa01 f303 	lsl.w	r3, r1, r3
 8006910:	431a      	orrs	r2, r3
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	621a      	str	r2, [r3, #32]
}
 8006916:	bf00      	nop
 8006918:	371c      	adds	r7, #28
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr

08006920 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2204      	movs	r2, #4
 8006930:	6839      	ldr	r1, [r7, #0]
 8006932:	4618      	mov	r0, r3
 8006934:	f000 f862 	bl	80069fc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006946:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 0307 	and.w	r3, r3, #7
 8006952:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2b06      	cmp	r3, #6
 8006958:	d007      	beq.n	800696a <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f042 0201 	orr.w	r2, r2, #1
 8006968:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3710      	adds	r7, #16
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006984:	2b01      	cmp	r3, #1
 8006986:	d101      	bne.n	800698c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006988:	2302      	movs	r3, #2
 800698a:	e032      	b.n	80069f2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069c4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3714      	adds	r7, #20
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bc80      	pop	{r7}
 80069fa:	4770      	bx	lr

080069fc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f003 031f 	and.w	r3, r3, #31
 8006a0e:	2204      	movs	r2, #4
 8006a10:	fa02 f303 	lsl.w	r3, r2, r3
 8006a14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6a1a      	ldr	r2, [r3, #32]
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	43db      	mvns	r3, r3
 8006a1e:	401a      	ands	r2, r3
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6a1a      	ldr	r2, [r3, #32]
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f003 031f 	and.w	r3, r3, #31
 8006a2e:	6879      	ldr	r1, [r7, #4]
 8006a30:	fa01 f303 	lsl.w	r3, r1, r3
 8006a34:	431a      	orrs	r2, r3
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	621a      	str	r2, [r3, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bc80      	pop	{r7}
 8006a42:	4770      	bx	lr

08006a44 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b082      	sub	sp, #8
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d101      	bne.n	8006a56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e03f      	b.n	8006ad6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d106      	bne.n	8006a70 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7fc fc3e 	bl	80032ec <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2224      	movs	r2, #36	@ 0x24
 8006a74:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68da      	ldr	r2, [r3, #12]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a86:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fae3 	bl	8007054 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	691a      	ldr	r2, [r3, #16]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	695a      	ldr	r2, [r3, #20]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006aac:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	68da      	ldr	r2, [r3, #12]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006abc:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  
  return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b085      	sub	sp, #20
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	60f8      	str	r0, [r7, #12]
 8006ae6:	60b9      	str	r1, [r7, #8]
 8006ae8:	4613      	mov	r3, r2
 8006aea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	2b20      	cmp	r3, #32
 8006af6:	d130      	bne.n	8006b5a <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d002      	beq.n	8006b04 <HAL_UART_Transmit_IT+0x26>
 8006afe:	88fb      	ldrh	r3, [r7, #6]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d101      	bne.n	8006b08 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e029      	b.n	8006b5c <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d101      	bne.n	8006b16 <HAL_UART_Transmit_IT+0x38>
 8006b12:	2302      	movs	r3, #2
 8006b14:	e022      	b.n	8006b5c <HAL_UART_Transmit_IT+0x7e>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pTxBuffPtr = pData;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	88fa      	ldrh	r2, [r7, #6]
 8006b28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	88fa      	ldrh	r2, [r7, #6]
 8006b2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2221      	movs	r2, #33	@ 0x21
 8006b3a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68da      	ldr	r2, [r3, #12]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006b54:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006b56:	2300      	movs	r3, #0
 8006b58:	e000      	b.n	8006b5c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006b5a:	2302      	movs	r3, #2
  }
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bc80      	pop	{r7}
 8006b64:	4770      	bx	lr

08006b66 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b66:	b480      	push	{r7}
 8006b68:	b085      	sub	sp, #20
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	60f8      	str	r0, [r7, #12]
 8006b6e:	60b9      	str	r1, [r7, #8]
 8006b70:	4613      	mov	r3, r2
 8006b72:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	2b20      	cmp	r3, #32
 8006b7e:	d140      	bne.n	8006c02 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d002      	beq.n	8006b8c <HAL_UART_Receive_IT+0x26>
 8006b86:	88fb      	ldrh	r3, [r7, #6]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d101      	bne.n	8006b90 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e039      	b.n	8006c04 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d101      	bne.n	8006b9e <HAL_UART_Receive_IT+0x38>
 8006b9a:	2302      	movs	r3, #2
 8006b9c:	e032      	b.n	8006c04 <HAL_UART_Receive_IT+0x9e>
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	88fa      	ldrh	r2, [r7, #6]
 8006bb0:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	88fa      	ldrh	r2, [r7, #6]
 8006bb6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2222      	movs	r2, #34	@ 0x22
 8006bc2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68da      	ldr	r2, [r3, #12]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bdc:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	695a      	ldr	r2, [r3, #20]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f042 0201 	orr.w	r2, r2, #1
 8006bec:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68da      	ldr	r2, [r3, #12]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f042 0220 	orr.w	r2, r2, #32
 8006bfc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	e000      	b.n	8006c04 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006c02:	2302      	movs	r3, #2
  }
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3714      	adds	r7, #20
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bc80      	pop	{r7}
 8006c0c:	4770      	bx	lr
	...

08006c10 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b088      	sub	sp, #32
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006c30:	2300      	movs	r3, #0
 8006c32:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006c34:	2300      	movs	r3, #0
 8006c36:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	f003 030f 	and.w	r3, r3, #15
 8006c3e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10d      	bne.n	8006c62 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	f003 0320 	and.w	r3, r3, #32
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d008      	beq.n	8006c62 <HAL_UART_IRQHandler+0x52>
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	f003 0320 	and.w	r3, r3, #32
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d003      	beq.n	8006c62 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 f979 	bl	8006f52 <UART_Receive_IT>
      return;
 8006c60:	e0cb      	b.n	8006dfa <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 80ab 	beq.w	8006dc0 <HAL_UART_IRQHandler+0x1b0>
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d105      	bne.n	8006c80 <HAL_UART_IRQHandler+0x70>
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f000 80a0 	beq.w	8006dc0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	f003 0301 	and.w	r3, r3, #1
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00a      	beq.n	8006ca0 <HAL_UART_IRQHandler+0x90>
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d005      	beq.n	8006ca0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c98:	f043 0201 	orr.w	r2, r3, #1
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	f003 0304 	and.w	r3, r3, #4
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00a      	beq.n	8006cc0 <HAL_UART_IRQHandler+0xb0>
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d005      	beq.n	8006cc0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb8:	f043 0202 	orr.w	r2, r3, #2
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	f003 0302 	and.w	r3, r3, #2
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00a      	beq.n	8006ce0 <HAL_UART_IRQHandler+0xd0>
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	f003 0301 	and.w	r3, r3, #1
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d005      	beq.n	8006ce0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cd8:	f043 0204 	orr.w	r2, r3, #4
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	f003 0308 	and.w	r3, r3, #8
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00a      	beq.n	8006d00 <HAL_UART_IRQHandler+0xf0>
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f003 0301 	and.w	r3, r3, #1
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d005      	beq.n	8006d00 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf8:	f043 0208 	orr.w	r2, r3, #8
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d077      	beq.n	8006df8 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	f003 0320 	and.w	r3, r3, #32
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d007      	beq.n	8006d22 <HAL_UART_IRQHandler+0x112>
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	f003 0320 	and.w	r3, r3, #32
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 f918 	bl	8006f52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	695b      	ldr	r3, [r3, #20]
 8006d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	bf14      	ite	ne
 8006d30:	2301      	movne	r3, #1
 8006d32:	2300      	moveq	r3, #0
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d3c:	f003 0308 	and.w	r3, r3, #8
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d102      	bne.n	8006d4a <HAL_UART_IRQHandler+0x13a>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d031      	beq.n	8006dae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f863 	bl	8006e16 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d023      	beq.n	8006da6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	695a      	ldr	r2, [r3, #20]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d6c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d013      	beq.n	8006d9e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d7a:	4a21      	ldr	r2, [pc, #132]	@ (8006e00 <HAL_UART_IRQHandler+0x1f0>)
 8006d7c:	635a      	str	r2, [r3, #52]	@ 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d82:	4618      	mov	r0, r3
 8006d84:	f7fd fc54 	bl	8004630 <HAL_DMA_Abort_IT>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d016      	beq.n	8006dbc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006d98:	4610      	mov	r0, r2
 8006d9a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d9c:	e00e      	b.n	8006dbc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f7fc fb7c 	bl	800349c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006da4:	e00a      	b.n	8006dbc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f7fc fb78 	bl	800349c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dac:	e006      	b.n	8006dbc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7fc fb74 	bl	800349c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 8006dba:	e01d      	b.n	8006df8 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dbc:	bf00      	nop
    return;
 8006dbe:	e01b      	b.n	8006df8 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d008      	beq.n	8006ddc <HAL_UART_IRQHandler+0x1cc>
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d003      	beq.n	8006ddc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 f84f 	bl	8006e78 <UART_Transmit_IT>
    return;
 8006dda:	e00e      	b.n	8006dfa <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d009      	beq.n	8006dfa <HAL_UART_IRQHandler+0x1ea>
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d004      	beq.n	8006dfa <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 f896 	bl	8006f22 <UART_EndTransmit_IT>
    return;
 8006df6:	e000      	b.n	8006dfa <HAL_UART_IRQHandler+0x1ea>
    return;
 8006df8:	bf00      	nop
  }
}
 8006dfa:	3720      	adds	r7, #32
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	08006e51 	.word	0x08006e51

08006e04 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006e0c:	bf00      	nop
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bc80      	pop	{r7}
 8006e14:	4770      	bx	lr

08006e16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e16:	b480      	push	{r7}
 8006e18:	b083      	sub	sp, #12
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68da      	ldr	r2, [r3, #12]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8006e2c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	695a      	ldr	r2, [r3, #20]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 0201 	bic.w	r2, r2, #1
 8006e3c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2220      	movs	r2, #32
 8006e42:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bc80      	pop	{r7}
 8006e4e:	4770      	bx	lr

08006e50 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2200      	movs	r2, #0
 8006e62:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	84da      	strh	r2, [r3, #38]	@ 0x26

  HAL_UART_ErrorCallback(huart);
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f7fc fb16 	bl	800349c <HAL_UART_ErrorCallback>
}
 8006e70:	bf00      	nop
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	2b21      	cmp	r3, #33	@ 0x21
 8006e8a:	d144      	bne.n	8006f16 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e94:	d11a      	bne.n	8006ecc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a1b      	ldr	r3, [r3, #32]
 8006e9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	881b      	ldrh	r3, [r3, #0]
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eaa:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d105      	bne.n	8006ec0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6a1b      	ldr	r3, [r3, #32]
 8006eb8:	1c9a      	adds	r2, r3, #2
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	621a      	str	r2, [r3, #32]
 8006ebe:	e00e      	b.n	8006ede <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	1c5a      	adds	r2, r3, #1
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	621a      	str	r2, [r3, #32]
 8006eca:	e008      	b.n	8006ede <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6a1b      	ldr	r3, [r3, #32]
 8006ed0:	1c59      	adds	r1, r3, #1
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	6211      	str	r1, [r2, #32]
 8006ed6:	781a      	ldrb	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	4619      	mov	r1, r3
 8006eec:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d10f      	bne.n	8006f12 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68da      	ldr	r2, [r3, #12]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68da      	ldr	r2, [r3, #12]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	e000      	b.n	8006f18 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006f16:	2302      	movs	r3, #2
  }
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3714      	adds	r7, #20
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bc80      	pop	{r7}
 8006f20:	4770      	bx	lr

08006f22 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b082      	sub	sp, #8
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68da      	ldr	r2, [r3, #12]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f38:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  HAL_UART_TxCpltCallback(huart);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7ff ff5e 	bl	8006e04 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3708      	adds	r7, #8
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b084      	sub	sp, #16
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	2b22      	cmp	r3, #34	@ 0x22
 8006f64:	d171      	bne.n	800704a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f6e:	d123      	bne.n	8006fb8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f74:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10e      	bne.n	8006f9c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f94:	1c9a      	adds	r2, r3, #2
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f9a:	e029      	b.n	8006ff0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	b29a      	uxth	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb0:	1c5a      	adds	r2, r3, #1
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	629a      	str	r2, [r3, #40]	@ 0x28
 8006fb6:	e01b      	b.n	8006ff0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	691b      	ldr	r3, [r3, #16]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d10a      	bne.n	8006fd6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6858      	ldr	r0, [r3, #4]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fca:	1c59      	adds	r1, r3, #1
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	6291      	str	r1, [r2, #40]	@ 0x28
 8006fd0:	b2c2      	uxtb	r2, r0
 8006fd2:	701a      	strb	r2, [r3, #0]
 8006fd4:	e00c      	b.n	8006ff0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	b2da      	uxtb	r2, r3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe2:	1c58      	adds	r0, r3, #1
 8006fe4:	6879      	ldr	r1, [r7, #4]
 8006fe6:	6288      	str	r0, [r1, #40]	@ 0x28
 8006fe8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006fec:	b2d2      	uxtb	r2, r2
 8006fee:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007000:	2b00      	cmp	r3, #0
 8007002:	d120      	bne.n	8007046 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	68da      	ldr	r2, [r3, #12]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f022 0220 	bic.w	r2, r2, #32
 8007012:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68da      	ldr	r2, [r3, #12]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007022:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	695a      	ldr	r2, [r3, #20]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f022 0201 	bic.w	r2, r2, #1
 8007032:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2220      	movs	r2, #32
 8007038:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

      HAL_UART_RxCpltCallback(huart);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f7fc f8f5 	bl	800322c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8007042:	2300      	movs	r3, #0
 8007044:	e002      	b.n	800704c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007046:	2300      	movs	r3, #0
 8007048:	e000      	b.n	800704c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800704a:	2302      	movs	r3, #2
  }
}
 800704c:	4618      	mov	r0, r3
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007054:	b5b0      	push	{r4, r5, r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800705c:	2300      	movs	r3, #0
 800705e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	68da      	ldr	r2, [r3, #12]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	430a      	orrs	r2, r1
 8007074:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	689a      	ldr	r2, [r3, #8]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	431a      	orrs	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	4313      	orrs	r3, r2
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	4313      	orrs	r3, r2
 800708a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007096:	f023 030c 	bic.w	r3, r3, #12
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	6812      	ldr	r2, [r2, #0]
 800709e:	68f9      	ldr	r1, [r7, #12]
 80070a0:	430b      	orrs	r3, r1
 80070a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	699a      	ldr	r2, [r3, #24]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a6f      	ldr	r2, [pc, #444]	@ (800727c <UART_SetConfig+0x228>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d16b      	bne.n	800719c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80070c4:	f7fe fa06 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 80070c8:	4602      	mov	r2, r0
 80070ca:	4613      	mov	r3, r2
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	4413      	add	r3, r2
 80070d0:	009a      	lsls	r2, r3, #2
 80070d2:	441a      	add	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	fbb2 f3f3 	udiv	r3, r2, r3
 80070de:	4a68      	ldr	r2, [pc, #416]	@ (8007280 <UART_SetConfig+0x22c>)
 80070e0:	fba2 2303 	umull	r2, r3, r2, r3
 80070e4:	095b      	lsrs	r3, r3, #5
 80070e6:	011c      	lsls	r4, r3, #4
 80070e8:	f7fe f9f4 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 80070ec:	4602      	mov	r2, r0
 80070ee:	4613      	mov	r3, r2
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	009a      	lsls	r2, r3, #2
 80070f6:	441a      	add	r2, r3
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	fbb2 f5f3 	udiv	r5, r2, r3
 8007102:	f7fe f9e7 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 8007106:	4602      	mov	r2, r0
 8007108:	4613      	mov	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4413      	add	r3, r2
 800710e:	009a      	lsls	r2, r3, #2
 8007110:	441a      	add	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	fbb2 f3f3 	udiv	r3, r2, r3
 800711c:	4a58      	ldr	r2, [pc, #352]	@ (8007280 <UART_SetConfig+0x22c>)
 800711e:	fba2 2303 	umull	r2, r3, r2, r3
 8007122:	095b      	lsrs	r3, r3, #5
 8007124:	2264      	movs	r2, #100	@ 0x64
 8007126:	fb02 f303 	mul.w	r3, r2, r3
 800712a:	1aeb      	subs	r3, r5, r3
 800712c:	011b      	lsls	r3, r3, #4
 800712e:	3332      	adds	r3, #50	@ 0x32
 8007130:	4a53      	ldr	r2, [pc, #332]	@ (8007280 <UART_SetConfig+0x22c>)
 8007132:	fba2 2303 	umull	r2, r3, r2, r3
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800713c:	441c      	add	r4, r3
 800713e:	f7fe f9c9 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 8007142:	4602      	mov	r2, r0
 8007144:	4613      	mov	r3, r2
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	4413      	add	r3, r2
 800714a:	009a      	lsls	r2, r3, #2
 800714c:	441a      	add	r2, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	fbb2 f5f3 	udiv	r5, r2, r3
 8007158:	f7fe f9bc 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 800715c:	4602      	mov	r2, r0
 800715e:	4613      	mov	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	009a      	lsls	r2, r3, #2
 8007166:	441a      	add	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007172:	4a43      	ldr	r2, [pc, #268]	@ (8007280 <UART_SetConfig+0x22c>)
 8007174:	fba2 2303 	umull	r2, r3, r2, r3
 8007178:	095b      	lsrs	r3, r3, #5
 800717a:	2264      	movs	r2, #100	@ 0x64
 800717c:	fb02 f303 	mul.w	r3, r2, r3
 8007180:	1aeb      	subs	r3, r5, r3
 8007182:	011b      	lsls	r3, r3, #4
 8007184:	3332      	adds	r3, #50	@ 0x32
 8007186:	4a3e      	ldr	r2, [pc, #248]	@ (8007280 <UART_SetConfig+0x22c>)
 8007188:	fba2 2303 	umull	r2, r3, r2, r3
 800718c:	095b      	lsrs	r3, r3, #5
 800718e:	f003 020f 	and.w	r2, r3, #15
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4422      	add	r2, r4
 8007198:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800719a:	e06a      	b.n	8007272 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800719c:	f7fe f986 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 80071a0:	4602      	mov	r2, r0
 80071a2:	4613      	mov	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	4413      	add	r3, r2
 80071a8:	009a      	lsls	r2, r3, #2
 80071aa:	441a      	add	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071b6:	4a32      	ldr	r2, [pc, #200]	@ (8007280 <UART_SetConfig+0x22c>)
 80071b8:	fba2 2303 	umull	r2, r3, r2, r3
 80071bc:	095b      	lsrs	r3, r3, #5
 80071be:	011c      	lsls	r4, r3, #4
 80071c0:	f7fe f974 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 80071c4:	4602      	mov	r2, r0
 80071c6:	4613      	mov	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4413      	add	r3, r2
 80071cc:	009a      	lsls	r2, r3, #2
 80071ce:	441a      	add	r2, r3
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	fbb2 f5f3 	udiv	r5, r2, r3
 80071da:	f7fe f967 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 80071de:	4602      	mov	r2, r0
 80071e0:	4613      	mov	r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	4413      	add	r3, r2
 80071e6:	009a      	lsls	r2, r3, #2
 80071e8:	441a      	add	r2, r3
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f4:	4a22      	ldr	r2, [pc, #136]	@ (8007280 <UART_SetConfig+0x22c>)
 80071f6:	fba2 2303 	umull	r2, r3, r2, r3
 80071fa:	095b      	lsrs	r3, r3, #5
 80071fc:	2264      	movs	r2, #100	@ 0x64
 80071fe:	fb02 f303 	mul.w	r3, r2, r3
 8007202:	1aeb      	subs	r3, r5, r3
 8007204:	011b      	lsls	r3, r3, #4
 8007206:	3332      	adds	r3, #50	@ 0x32
 8007208:	4a1d      	ldr	r2, [pc, #116]	@ (8007280 <UART_SetConfig+0x22c>)
 800720a:	fba2 2303 	umull	r2, r3, r2, r3
 800720e:	095b      	lsrs	r3, r3, #5
 8007210:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007214:	441c      	add	r4, r3
 8007216:	f7fe f949 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 800721a:	4602      	mov	r2, r0
 800721c:	4613      	mov	r3, r2
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	4413      	add	r3, r2
 8007222:	009a      	lsls	r2, r3, #2
 8007224:	441a      	add	r2, r3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	fbb2 f5f3 	udiv	r5, r2, r3
 8007230:	f7fe f93c 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 8007234:	4602      	mov	r2, r0
 8007236:	4613      	mov	r3, r2
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4413      	add	r3, r2
 800723c:	009a      	lsls	r2, r3, #2
 800723e:	441a      	add	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	fbb2 f3f3 	udiv	r3, r2, r3
 800724a:	4a0d      	ldr	r2, [pc, #52]	@ (8007280 <UART_SetConfig+0x22c>)
 800724c:	fba2 2303 	umull	r2, r3, r2, r3
 8007250:	095b      	lsrs	r3, r3, #5
 8007252:	2264      	movs	r2, #100	@ 0x64
 8007254:	fb02 f303 	mul.w	r3, r2, r3
 8007258:	1aeb      	subs	r3, r5, r3
 800725a:	011b      	lsls	r3, r3, #4
 800725c:	3332      	adds	r3, #50	@ 0x32
 800725e:	4a08      	ldr	r2, [pc, #32]	@ (8007280 <UART_SetConfig+0x22c>)
 8007260:	fba2 2303 	umull	r2, r3, r2, r3
 8007264:	095b      	lsrs	r3, r3, #5
 8007266:	f003 020f 	and.w	r2, r3, #15
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4422      	add	r2, r4
 8007270:	609a      	str	r2, [r3, #8]
}
 8007272:	bf00      	nop
 8007274:	3710      	adds	r7, #16
 8007276:	46bd      	mov	sp, r7
 8007278:	bdb0      	pop	{r4, r5, r7, pc}
 800727a:	bf00      	nop
 800727c:	40013800 	.word	0x40013800
 8007280:	51eb851f 	.word	0x51eb851f

08007284 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8007284:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8007286:	e003      	b.n	8007290 <LoopCopyDataInit>

08007288 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007288:	4b12      	ldr	r3, [pc, #72]	@ (80072d4 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800728a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800728c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800728e:	3104      	adds	r1, #4

08007290 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007290:	4811      	ldr	r0, [pc, #68]	@ (80072d8 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8007292:	4b12      	ldr	r3, [pc, #72]	@ (80072dc <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8007294:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8007296:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007298:	d3f6      	bcc.n	8007288 <CopyDataInit>
  ldr r2, =_sbss
 800729a:	4a11      	ldr	r2, [pc, #68]	@ (80072e0 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 800729c:	e002      	b.n	80072a4 <LoopFillZerobss>

0800729e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800729e:	2300      	movs	r3, #0
  str r3, [r2], #4
 80072a0:	f842 3b04 	str.w	r3, [r2], #4

080072a4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80072a4:	4b0f      	ldr	r3, [pc, #60]	@ (80072e4 <LoopPaintStack+0x30>)
  cmp r2, r3
 80072a6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80072a8:	d3f9      	bcc.n	800729e <FillZerobss>

  ldr r3, =0x55555555
 80072aa:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
  sub ip, sp, #4
 80072ae:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80072b2:	4a0c      	ldr	r2, [pc, #48]	@ (80072e4 <LoopPaintStack+0x30>)

080072b4 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80072b4:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80072b8:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80072ba:	d1fb      	bne.n	80072b4 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80072bc:	f7fc fa7c 	bl	80037b8 <SystemInit>
    bl  SystemCoreClockUpdate
 80072c0:	f7fc faae 	bl	8003820 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80072c4:	f7fa fda2 	bl	8001e0c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 80072c8:	f000 ff92 	bl	80081f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80072cc:	f000 fa1c 	bl	8007708 <main>
  b Infinite_Loop
 80072d0:	f000 b80a 	b.w	80072e8 <Default_Handler>
  ldr r3, =_sidata
 80072d4:	0800e504 	.word	0x0800e504
  ldr r0, =_sdata
 80072d8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80072dc:	20000730 	.word	0x20000730
  ldr r2, =_sbss
 80072e0:	20000730 	.word	0x20000730
  ldr r3, = _ebss
 80072e4:	200010bc 	.word	0x200010bc

080072e8 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80072e8:	e7fe      	b.n	80072e8 <Default_Handler>
	...

080072ec <HCSR04_state_machine>:
};
static struct area_struct area_a = {0, INIT, GPIOA, GPIO_PIN_10, GPIOB, GPIO_PIN_4, 0, 0, 0};
static struct area_struct area_b = {0, INIT, GPIOA, GPIO_PIN_11, GPIOB, GPIO_PIN_5, 0, 0, 0};
static struct area_struct area_c = {0, INIT, GPIOA, GPIO_PIN_12, GPIOB, GPIO_PIN_6, 0, 0, 0};

void HCSR04_state_machine(struct area_struct * area) {
 80072ec:	b590      	push	{r4, r7, lr}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af02      	add	r7, sp, #8
 80072f2:	6078      	str	r0, [r7, #4]
		static uint32_t tlocal;

		switch(area->state){
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	785b      	ldrb	r3, [r3, #1]
 80072f8:	2b05      	cmp	r3, #5
 80072fa:	f200 8083 	bhi.w	8007404 <HCSR04_state_machine+0x118>
 80072fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007304 <HCSR04_state_machine+0x18>)
 8007300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007304:	0800731d 	.word	0x0800731d
 8007308:	08007405 	.word	0x08007405
 800730c:	08007359 	.word	0x08007359
 8007310:	08007405 	.word	0x08007405
 8007314:	08007383 	.word	0x08007383
 8007318:	080073ed 	.word	0x080073ed
		case INIT:
			if(HCSR04_add(&area->id, area->trigg_gpio, area->trigg_pin, area->echo_gpio, area->echo_pin) != HAL_OK)
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6859      	ldr	r1, [r3, #4]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	891a      	ldrh	r2, [r3, #8]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	68dc      	ldr	r4, [r3, #12]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	8a1b      	ldrh	r3, [r3, #16]
 800732e:	9300      	str	r3, [sp, #0]
 8007330:	4623      	mov	r3, r4
 8007332:	f7f9 fd6f 	bl	8000e14 <HCSR04_add>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d006      	beq.n	800734a <HCSR04_state_machine+0x5e>
			{
				printf("HCSR04 non ajout� - erreur g�nante\n");
 800733c:	4837      	ldr	r0, [pc, #220]	@ (800741c <HCSR04_state_machine+0x130>)
 800733e:	f000 fdc3 	bl	8007ec8 <puts>
				area->state = FAIL;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2201      	movs	r2, #1
 8007346:	705a      	strb	r2, [r3, #1]
			else
			{
				printf("HCSR04 ajout�\n");
				area->state = LAUNCH_MEASURE;
			}
			break;
 8007348:	e063      	b.n	8007412 <HCSR04_state_machine+0x126>
				printf("HCSR04 ajout�\n");
 800734a:	4835      	ldr	r0, [pc, #212]	@ (8007420 <HCSR04_state_machine+0x134>)
 800734c:	f000 fdbc 	bl	8007ec8 <puts>
				area->state = LAUNCH_MEASURE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2202      	movs	r2, #2
 8007354:	705a      	strb	r2, [r3, #1]
			break;
 8007356:	e05c      	b.n	8007412 <HCSR04_state_machine+0x126>
		case LAUNCH_MEASURE:
			if(area->mesure_flag)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	699b      	ldr	r3, [r3, #24]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d053      	beq.n	8007408 <HCSR04_state_machine+0x11c>
			{
				area->mesure_flag = FALSE;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	619a      	str	r2, [r3, #24]
				HCSR04_run_measure(area->id);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	781b      	ldrb	r3, [r3, #0]
 800736a:	4618      	mov	r0, r3
 800736c:	f7f9 fdba 	bl	8000ee4 <HCSR04_run_measure>
				tlocal = HAL_GetTick();
 8007370:	f7fc fb96 	bl	8003aa0 <HAL_GetTick>
 8007374:	4603      	mov	r3, r0
 8007376:	4a2b      	ldr	r2, [pc, #172]	@ (8007424 <HCSR04_state_machine+0x138>)
 8007378:	6013      	str	r3, [r2, #0]
				area->state = WAIT_DURING_MEASURE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2204      	movs	r2, #4
 800737e:	705a      	strb	r2, [r3, #1]
			}
			break;
 8007380:	e042      	b.n	8007408 <HCSR04_state_machine+0x11c>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(area->id, &area->distance))
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	781a      	ldrb	r2, [r3, #0]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	3312      	adds	r3, #18
 800738a:	4619      	mov	r1, r3
 800738c:	4610      	mov	r0, r2
 800738e:	f7f9 ffb5 	bl	80012fc <HCSR04_get_value>
 8007392:	4603      	mov	r3, r0
 8007394:	2b03      	cmp	r3, #3
 8007396:	d839      	bhi.n	800740c <HCSR04_state_machine+0x120>
 8007398:	a201      	add	r2, pc, #4	@ (adr r2, 80073a0 <HCSR04_state_machine+0xb4>)
 800739a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800739e:	bf00      	nop
 80073a0:	080073b1 	.word	0x080073b1
 80073a4:	080073cd 	.word	0x080073cd
 80073a8:	080073e9 	.word	0x080073e9
 80073ac:	080073e1 	.word	0x080073e1
				case HAL_BUSY:
					//rien � faire... on attend...
					break;
				case HAL_OK:
//					printf("sensor %d - distance : %d\n", area->id, area->distance);
					area->object_flag = (area->distance < 100);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	8a5b      	ldrh	r3, [r3, #18]
 80073b4:	2b63      	cmp	r3, #99	@ 0x63
 80073b6:	bf94      	ite	ls
 80073b8:	2301      	movls	r3, #1
 80073ba:	2300      	movhi	r3, #0
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	461a      	mov	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	615a      	str	r2, [r3, #20]
					area->state = WAIT_BEFORE_NEXT_MEASURE;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2205      	movs	r2, #5
 80073c8:	705a      	strb	r2, [r3, #1]
					break;
 80073ca:	e00e      	b.n	80073ea <HCSR04_state_machine+0xfe>
				case HAL_ERROR:
					printf("sensor %d - erreur ou mesure non lanc�e\n", area->id);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	4619      	mov	r1, r3
 80073d2:	4815      	ldr	r0, [pc, #84]	@ (8007428 <HCSR04_state_machine+0x13c>)
 80073d4:	f000 fd20 	bl	8007e18 <printf>
					area->state = WAIT_BEFORE_NEXT_MEASURE;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2205      	movs	r2, #5
 80073dc:	705a      	strb	r2, [r3, #1]
					break;
 80073de:	e004      	b.n	80073ea <HCSR04_state_machine+0xfe>

				case HAL_TIMEOUT:
//					printf("sensor %d - timeout\n", area->id);
					area->state = WAIT_BEFORE_NEXT_MEASURE;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2205      	movs	r2, #5
 80073e4:	705a      	strb	r2, [r3, #1]
					break;
 80073e6:	e000      	b.n	80073ea <HCSR04_state_machine+0xfe>
					break;
 80073e8:	bf00      	nop
			}
			break;
 80073ea:	e00f      	b.n	800740c <HCSR04_state_machine+0x120>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 80073ec:	f7fc fb58 	bl	8003aa0 <HAL_GetTick>
 80073f0:	4602      	mov	r2, r0
 80073f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007424 <HCSR04_state_machine+0x138>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	3364      	adds	r3, #100	@ 0x64
 80073f8:	429a      	cmp	r2, r3
 80073fa:	d909      	bls.n	8007410 <HCSR04_state_machine+0x124>
				area->state = LAUNCH_MEASURE;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2202      	movs	r2, #2
 8007400:	705a      	strb	r2, [r3, #1]
			break;
 8007402:	e005      	b.n	8007410 <HCSR04_state_machine+0x124>
		default:
			break;
 8007404:	bf00      	nop
 8007406:	e004      	b.n	8007412 <HCSR04_state_machine+0x126>
			break;
 8007408:	bf00      	nop
 800740a:	e002      	b.n	8007412 <HCSR04_state_machine+0x126>
			break;
 800740c:	bf00      	nop
 800740e:	e000      	b.n	8007412 <HCSR04_state_machine+0x126>
			break;
 8007410:	bf00      	nop
		}


}
 8007412:	bf00      	nop
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	bd90      	pop	{r4, r7, pc}
 800741a:	bf00      	nop
 800741c:	0800e09c 	.word	0x0800e09c
 8007420:	0800e0c4 	.word	0x0800e0c4
 8007424:	20000d08 	.word	0x20000d08
 8007428:	0800e0d4 	.word	0x0800e0d4

0800742c <process_ms>:

#define ONE_MEASURE_DURATION	130
#define PERIOD_US	3*ONE_MEASURE_DURATION
void process_ms(void)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	af00      	add	r7, sp, #0
        //lecture 3 US sensor
        //lecture photodiode
    Led_value = ADC_getValue(ADC_CHANNEL_1);
 8007430:	2001      	movs	r0, #1
 8007432:	f7fa f8a1 	bl	8001578 <ADC_getValue>
 8007436:	4603      	mov	r3, r0
 8007438:	b29a      	uxth	r2, r3
 800743a:	4b28      	ldr	r3, [pc, #160]	@ (80074dc <process_ms+0xb0>)
 800743c:	801a      	strh	r2, [r3, #0]
    if(t){
 800743e:	4b28      	ldr	r3, [pc, #160]	@ (80074e0 <process_ms+0xb4>)
 8007440:	881b      	ldrh	r3, [r3, #0]
 8007442:	b21b      	sxth	r3, r3
 8007444:	2b00      	cmp	r3, #0
 8007446:	d008      	beq.n	800745a <process_ms+0x2e>
        t--;
 8007448:	4b25      	ldr	r3, [pc, #148]	@ (80074e0 <process_ms+0xb4>)
 800744a:	881b      	ldrh	r3, [r3, #0]
 800744c:	b21b      	sxth	r3, r3
 800744e:	b29b      	uxth	r3, r3
 8007450:	3b01      	subs	r3, #1
 8007452:	b29b      	uxth	r3, r3
 8007454:	b21a      	sxth	r2, r3
 8007456:	4b22      	ldr	r3, [pc, #136]	@ (80074e0 <process_ms+0xb4>)
 8007458:	801a      	strh	r2, [r3, #0]
    }

    static uint16_t us_t = 0;
    us_t = (us_t+1)%PERIOD_US;
 800745a:	4b22      	ldr	r3, [pc, #136]	@ (80074e4 <process_ms+0xb8>)
 800745c:	881b      	ldrh	r3, [r3, #0]
 800745e:	1c5a      	adds	r2, r3, #1
 8007460:	4b21      	ldr	r3, [pc, #132]	@ (80074e8 <process_ms+0xbc>)
 8007462:	fb83 3102 	smull	r3, r1, r3, r2
 8007466:	17d3      	asrs	r3, r2, #31
 8007468:	1ac9      	subs	r1, r1, r3
 800746a:	460b      	mov	r3, r1
 800746c:	005b      	lsls	r3, r3, #1
 800746e:	440b      	add	r3, r1
 8007470:	1ad1      	subs	r1, r2, r3
 8007472:	b28b      	uxth	r3, r1
 8007474:	461a      	mov	r2, r3
 8007476:	0192      	lsls	r2, r2, #6
 8007478:	4413      	add	r3, r2
 800747a:	005b      	lsls	r3, r3, #1
 800747c:	b29a      	uxth	r2, r3
 800747e:	4b19      	ldr	r3, [pc, #100]	@ (80074e4 <process_ms+0xb8>)
 8007480:	801a      	strh	r2, [r3, #0]
    if(us_t%ONE_MEASURE_DURATION == 0)
 8007482:	4b18      	ldr	r3, [pc, #96]	@ (80074e4 <process_ms+0xb8>)
 8007484:	881a      	ldrh	r2, [r3, #0]
 8007486:	4b19      	ldr	r3, [pc, #100]	@ (80074ec <process_ms+0xc0>)
 8007488:	fba3 1302 	umull	r1, r3, r3, r2
 800748c:	09d9      	lsrs	r1, r3, #7
 800748e:	460b      	mov	r3, r1
 8007490:	019b      	lsls	r3, r3, #6
 8007492:	440b      	add	r3, r1
 8007494:	005b      	lsls	r3, r3, #1
 8007496:	1ad3      	subs	r3, r2, r3
 8007498:	b29b      	uxth	r3, r3
 800749a:	2b00      	cmp	r3, #0
 800749c:	d11c      	bne.n	80074d8 <process_ms+0xac>
    {
    	switch(us_t/ONE_MEASURE_DURATION)
 800749e:	4b11      	ldr	r3, [pc, #68]	@ (80074e4 <process_ms+0xb8>)
 80074a0:	881b      	ldrh	r3, [r3, #0]
 80074a2:	4a12      	ldr	r2, [pc, #72]	@ (80074ec <process_ms+0xc0>)
 80074a4:	fba2 2303 	umull	r2, r3, r2, r3
 80074a8:	09db      	lsrs	r3, r3, #7
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d00e      	beq.n	80074ce <process_ms+0xa2>
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	dc10      	bgt.n	80074d6 <process_ms+0xaa>
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d002      	beq.n	80074be <process_ms+0x92>
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d004      	beq.n	80074c6 <process_ms+0x9a>
    			break;
    		case 2:
    			area_c.mesure_flag = TRUE;
    			break;
    		default:
    			break;
 80074bc:	e00b      	b.n	80074d6 <process_ms+0xaa>
    			area_a.mesure_flag = TRUE;
 80074be:	4b0c      	ldr	r3, [pc, #48]	@ (80074f0 <process_ms+0xc4>)
 80074c0:	2201      	movs	r2, #1
 80074c2:	619a      	str	r2, [r3, #24]
    			break;
 80074c4:	e008      	b.n	80074d8 <process_ms+0xac>
    			area_b.mesure_flag = TRUE;
 80074c6:	4b0b      	ldr	r3, [pc, #44]	@ (80074f4 <process_ms+0xc8>)
 80074c8:	2201      	movs	r2, #1
 80074ca:	619a      	str	r2, [r3, #24]
    			break;
 80074cc:	e004      	b.n	80074d8 <process_ms+0xac>
    			area_c.mesure_flag = TRUE;
 80074ce:	4b0a      	ldr	r3, [pc, #40]	@ (80074f8 <process_ms+0xcc>)
 80074d0:	2201      	movs	r2, #1
 80074d2:	619a      	str	r2, [r3, #24]
    			break;
 80074d4:	e000      	b.n	80074d8 <process_ms+0xac>
    			break;
 80074d6:	bf00      	nop
    	}
    }

}
 80074d8:	bf00      	nop
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	20000d06 	.word	0x20000d06
 80074e0:	20000cfc 	.word	0x20000cfc
 80074e4:	20000d0c 	.word	0x20000d0c
 80074e8:	55555556 	.word	0x55555556
 80074ec:	fc0fc0fd 	.word	0xfc0fc0fd
 80074f0:	2000002c 	.word	0x2000002c
 80074f4:	20000048 	.word	0x20000048
 80074f8:	20000064 	.word	0x20000064

080074fc <full_init>:

void full_init(void) {
 80074fc:	b580      	push	{r7, lr}
 80074fe:	af00      	add	r7, sp, #0
	// uint16_t distance;
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().
	HAL_Init();
 8007500:	f7fc fa76 	bl	80039f0 <HAL_Init>

	//Initialisation de l'UART2 � la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
	//Attention, les pins PA2 et PA3 ne sont pas reli�es jusqu'au connecteur de la Nucleo.
	//Ces broches sont redirig�es vers la sonde de d�bogage, la liaison UART �tant ensuite encapsul�e sur l'USB vers le PC de d�veloppement.
	UART_init(UART2_ID,115200);
 8007504:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8007508:	2001      	movs	r0, #1
 800750a:	f7fb fca3 	bl	8002e54 <UART_init>

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 800750e:	2201      	movs	r2, #1
 8007510:	2101      	movs	r1, #1
 8007512:	2001      	movs	r0, #1
 8007514:	f7fa fd3c 	bl	8001f90 <SYS_set_std_usart>

	// Servo init
	SERVO_init();
 8007518:	f000 f942 	bl	80077a0 <SERVO_init>
	ADC_init();
 800751c:	f7f9 ff88 	bl	8001430 <ADC_init>
	SERVO_set_position(0);
 8007520:	2000      	movs	r0, #0
 8007522:	f000 f955 	bl	80077d0 <SERVO_set_position>

	// RTC Init
	RTC_init(FALSE);
 8007526:	2000      	movs	r0, #0
 8007528:	f7fa fb40 	bl	8001bac <RTC_init>

	// process_ms init
	Systick_add_callback_function(&process_ms);
 800752c:	4802      	ldr	r0, [pc, #8]	@ (8007538 <full_init+0x3c>)
 800752e:	f7fc fa35 	bl	800399c <Systick_add_callback_function>
}
 8007532:	bf00      	nop
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	0800742d 	.word	0x0800742d

0800753c <servo_orientation>:

static void servo_orientation(void){
 800753c:	b580      	push	{r7, lr}
 800753e:	af00      	add	r7, sp, #0
		AREA_C,
		MULTI
	}servo_state_e;
	static servo_state_e SERVO_state = INIT;

	switch(SERVO_state){
 8007540:	4b38      	ldr	r3, [pc, #224]	@ (8007624 <servo_orientation+0xe8>)
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	2b04      	cmp	r3, #4
 8007546:	d86b      	bhi.n	8007620 <servo_orientation+0xe4>
 8007548:	a201      	add	r2, pc, #4	@ (adr r2, 8007550 <servo_orientation+0x14>)
 800754a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800754e:	bf00      	nop
 8007550:	08007565 	.word	0x08007565
 8007554:	080075e9 	.word	0x080075e9
 8007558:	080075f7 	.word	0x080075f7
 800755c:	08007605 	.word	0x08007605
 8007560:	08007613 	.word	0x08007613
	case INIT:
		if (
				(area_a.object_flag == area_b.object_flag && area_a.object_flag == 1)||
 8007564:	4b30      	ldr	r3, [pc, #192]	@ (8007628 <servo_orientation+0xec>)
 8007566:	695a      	ldr	r2, [r3, #20]
 8007568:	4b30      	ldr	r3, [pc, #192]	@ (800762c <servo_orientation+0xf0>)
 800756a:	695b      	ldr	r3, [r3, #20]
		if (
 800756c:	429a      	cmp	r2, r3
 800756e:	d103      	bne.n	8007578 <servo_orientation+0x3c>
				(area_a.object_flag == area_b.object_flag && area_a.object_flag == 1)||
 8007570:	4b2d      	ldr	r3, [pc, #180]	@ (8007628 <servo_orientation+0xec>)
 8007572:	695b      	ldr	r3, [r3, #20]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d013      	beq.n	80075a0 <servo_orientation+0x64>
				(area_a.object_flag == area_c.object_flag && area_a.object_flag == 1)||
 8007578:	4b2b      	ldr	r3, [pc, #172]	@ (8007628 <servo_orientation+0xec>)
 800757a:	695a      	ldr	r2, [r3, #20]
 800757c:	4b2c      	ldr	r3, [pc, #176]	@ (8007630 <servo_orientation+0xf4>)
 800757e:	695b      	ldr	r3, [r3, #20]
				(area_a.object_flag == area_b.object_flag && area_a.object_flag == 1)||
 8007580:	429a      	cmp	r2, r3
 8007582:	d103      	bne.n	800758c <servo_orientation+0x50>
				(area_a.object_flag == area_c.object_flag && area_a.object_flag == 1)||
 8007584:	4b28      	ldr	r3, [pc, #160]	@ (8007628 <servo_orientation+0xec>)
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	2b01      	cmp	r3, #1
 800758a:	d009      	beq.n	80075a0 <servo_orientation+0x64>
				(area_c.object_flag == area_b.object_flag && area_c.object_flag == 1)){
 800758c:	4b28      	ldr	r3, [pc, #160]	@ (8007630 <servo_orientation+0xf4>)
 800758e:	695a      	ldr	r2, [r3, #20]
 8007590:	4b26      	ldr	r3, [pc, #152]	@ (800762c <servo_orientation+0xf0>)
 8007592:	695b      	ldr	r3, [r3, #20]
				(area_a.object_flag == area_c.object_flag && area_a.object_flag == 1)||
 8007594:	429a      	cmp	r2, r3
 8007596:	d10a      	bne.n	80075ae <servo_orientation+0x72>
				(area_c.object_flag == area_b.object_flag && area_c.object_flag == 1)){
 8007598:	4b25      	ldr	r3, [pc, #148]	@ (8007630 <servo_orientation+0xf4>)
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d106      	bne.n	80075ae <servo_orientation+0x72>
			printf("multi");
 80075a0:	4824      	ldr	r0, [pc, #144]	@ (8007634 <servo_orientation+0xf8>)
 80075a2:	f000 fc39 	bl	8007e18 <printf>
			SERVO_state = MULTI;
 80075a6:	4b1f      	ldr	r3, [pc, #124]	@ (8007624 <servo_orientation+0xe8>)
 80075a8:	2204      	movs	r2, #4
 80075aa:	701a      	strb	r2, [r3, #0]
			SERVO_state = AREA_C;
		} else {
			printf("set B");
			SERVO_state = AREA_B;
		}
		break;
 80075ac:	e038      	b.n	8007620 <servo_orientation+0xe4>
		} else if (area_a.object_flag == 1){
 80075ae:	4b1e      	ldr	r3, [pc, #120]	@ (8007628 <servo_orientation+0xec>)
 80075b0:	695b      	ldr	r3, [r3, #20]
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d106      	bne.n	80075c4 <servo_orientation+0x88>
			printf("set A");
 80075b6:	4820      	ldr	r0, [pc, #128]	@ (8007638 <servo_orientation+0xfc>)
 80075b8:	f000 fc2e 	bl	8007e18 <printf>
			SERVO_state = AREA_A;
 80075bc:	4b19      	ldr	r3, [pc, #100]	@ (8007624 <servo_orientation+0xe8>)
 80075be:	2201      	movs	r2, #1
 80075c0:	701a      	strb	r2, [r3, #0]
		break;
 80075c2:	e02d      	b.n	8007620 <servo_orientation+0xe4>
		} else if (area_c.object_flag == 1) {
 80075c4:	4b1a      	ldr	r3, [pc, #104]	@ (8007630 <servo_orientation+0xf4>)
 80075c6:	695b      	ldr	r3, [r3, #20]
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d106      	bne.n	80075da <servo_orientation+0x9e>
			printf("set C");
 80075cc:	481b      	ldr	r0, [pc, #108]	@ (800763c <servo_orientation+0x100>)
 80075ce:	f000 fc23 	bl	8007e18 <printf>
			SERVO_state = AREA_C;
 80075d2:	4b14      	ldr	r3, [pc, #80]	@ (8007624 <servo_orientation+0xe8>)
 80075d4:	2203      	movs	r2, #3
 80075d6:	701a      	strb	r2, [r3, #0]
		break;
 80075d8:	e022      	b.n	8007620 <servo_orientation+0xe4>
			printf("set B");
 80075da:	4819      	ldr	r0, [pc, #100]	@ (8007640 <servo_orientation+0x104>)
 80075dc:	f000 fc1c 	bl	8007e18 <printf>
			SERVO_state = AREA_B;
 80075e0:	4b10      	ldr	r3, [pc, #64]	@ (8007624 <servo_orientation+0xe8>)
 80075e2:	2202      	movs	r2, #2
 80075e4:	701a      	strb	r2, [r3, #0]
		break;
 80075e6:	e01b      	b.n	8007620 <servo_orientation+0xe4>
	case AREA_A:
		SERVO_set_position(5);
 80075e8:	2005      	movs	r0, #5
 80075ea:	f000 f8f1 	bl	80077d0 <SERVO_set_position>
		SERVO_state = INIT;
 80075ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007624 <servo_orientation+0xe8>)
 80075f0:	2200      	movs	r2, #0
 80075f2:	701a      	strb	r2, [r3, #0]
		break;
 80075f4:	e014      	b.n	8007620 <servo_orientation+0xe4>
	case AREA_B:
		SERVO_set_position(12);
 80075f6:	200c      	movs	r0, #12
 80075f8:	f000 f8ea 	bl	80077d0 <SERVO_set_position>
		SERVO_state = INIT;
 80075fc:	4b09      	ldr	r3, [pc, #36]	@ (8007624 <servo_orientation+0xe8>)
 80075fe:	2200      	movs	r2, #0
 8007600:	701a      	strb	r2, [r3, #0]
		break;
 8007602:	e00d      	b.n	8007620 <servo_orientation+0xe4>
	case AREA_C:
		SERVO_set_position(25);
 8007604:	2019      	movs	r0, #25
 8007606:	f000 f8e3 	bl	80077d0 <SERVO_set_position>
		SERVO_state = INIT;
 800760a:	4b06      	ldr	r3, [pc, #24]	@ (8007624 <servo_orientation+0xe8>)
 800760c:	2200      	movs	r2, #0
 800760e:	701a      	strb	r2, [r3, #0]
		break;
 8007610:	e006      	b.n	8007620 <servo_orientation+0xe4>
	case MULTI:
		SERVO_set_position(12);
 8007612:	200c      	movs	r0, #12
 8007614:	f000 f8dc 	bl	80077d0 <SERVO_set_position>
		SERVO_state = INIT;
 8007618:	4b02      	ldr	r3, [pc, #8]	@ (8007624 <servo_orientation+0xe8>)
 800761a:	2200      	movs	r2, #0
 800761c:	701a      	strb	r2, [r3, #0]
		break;
 800761e:	bf00      	nop
	}
}
 8007620:	bf00      	nop
 8007622:	bd80      	pop	{r7, pc}
 8007624:	20000d0e 	.word	0x20000d0e
 8007628:	2000002c 	.word	0x2000002c
 800762c:	20000048 	.word	0x20000048
 8007630:	20000064 	.word	0x20000064
 8007634:	0800e100 	.word	0x0800e100
 8007638:	0800e108 	.word	0x0800e108
 800763c:	0800e110 	.word	0x0800e110
 8007640:	0800e118 	.word	0x0800e118

08007644 <state>:

static void state(void){
 8007644:	b580      	push	{r7, lr}
 8007646:	af00      	add	r7, sp, #0
        NIGHT
    }state_e;
    static state_e state = INIT;
//    static state_e previous_state = INIT;
//    previous_state = state;
    switch(state){
 8007648:	4b2a      	ldr	r3, [pc, #168]	@ (80076f4 <state+0xb0>)
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	2b02      	cmp	r3, #2
 800764e:	d030      	beq.n	80076b2 <state+0x6e>
 8007650:	2b02      	cmp	r3, #2
 8007652:	dc4c      	bgt.n	80076ee <state+0xaa>
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <state+0x1a>
 8007658:	2b01      	cmp	r3, #1
 800765a:	d011      	beq.n	8007680 <state+0x3c>
        		state = DAY;
        	}
        	break;
    }

}
 800765c:	e047      	b.n	80076ee <state+0xaa>
            if (Led_value > 100 && h.Seconds < 20){ //
 800765e:	4b26      	ldr	r3, [pc, #152]	@ (80076f8 <state+0xb4>)
 8007660:	881b      	ldrh	r3, [r3, #0]
 8007662:	2b64      	cmp	r3, #100	@ 0x64
 8007664:	d908      	bls.n	8007678 <state+0x34>
 8007666:	4b25      	ldr	r3, [pc, #148]	@ (80076fc <state+0xb8>)
 8007668:	789b      	ldrb	r3, [r3, #2]
 800766a:	b2db      	uxtb	r3, r3
 800766c:	2b13      	cmp	r3, #19
 800766e:	d803      	bhi.n	8007678 <state+0x34>
                state = DAY;
 8007670:	4b20      	ldr	r3, [pc, #128]	@ (80076f4 <state+0xb0>)
 8007672:	2201      	movs	r2, #1
 8007674:	701a      	strb	r2, [r3, #0]
            break;
 8007676:	e03a      	b.n	80076ee <state+0xaa>
                state = NIGHT;
 8007678:	4b1e      	ldr	r3, [pc, #120]	@ (80076f4 <state+0xb0>)
 800767a:	2202      	movs	r2, #2
 800767c:	701a      	strb	r2, [r3, #0]
            break;
 800767e:	e036      	b.n	80076ee <state+0xaa>
        	pin_state = FALSE;
 8007680:	4b1f      	ldr	r3, [pc, #124]	@ (8007700 <state+0xbc>)
 8007682:	2200      	movs	r2, #0
 8007684:	801a      	strh	r2, [r3, #0]
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, pin_state);
 8007686:	4b1e      	ldr	r3, [pc, #120]	@ (8007700 <state+0xbc>)
 8007688:	881b      	ldrh	r3, [r3, #0]
 800768a:	b2db      	uxtb	r3, r3
 800768c:	461a      	mov	r2, r3
 800768e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007692:	481c      	ldr	r0, [pc, #112]	@ (8007704 <state+0xc0>)
 8007694:	f7fd fb11 	bl	8004cba <HAL_GPIO_WritePin>
        	if (Led_value <= 100 || h.Seconds >= 20){
 8007698:	4b17      	ldr	r3, [pc, #92]	@ (80076f8 <state+0xb4>)
 800769a:	881b      	ldrh	r3, [r3, #0]
 800769c:	2b64      	cmp	r3, #100	@ 0x64
 800769e:	d904      	bls.n	80076aa <state+0x66>
 80076a0:	4b16      	ldr	r3, [pc, #88]	@ (80076fc <state+0xb8>)
 80076a2:	789b      	ldrb	r3, [r3, #2]
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	2b13      	cmp	r3, #19
 80076a8:	d91e      	bls.n	80076e8 <state+0xa4>
        		state = NIGHT;
 80076aa:	4b12      	ldr	r3, [pc, #72]	@ (80076f4 <state+0xb0>)
 80076ac:	2202      	movs	r2, #2
 80076ae:	701a      	strb	r2, [r3, #0]
            break;
 80076b0:	e01a      	b.n	80076e8 <state+0xa4>
        	servo_orientation();
 80076b2:	f7ff ff43 	bl	800753c <servo_orientation>
        	pin_state = TRUE;
 80076b6:	4b12      	ldr	r3, [pc, #72]	@ (8007700 <state+0xbc>)
 80076b8:	2201      	movs	r2, #1
 80076ba:	801a      	strh	r2, [r3, #0]
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, pin_state);
 80076bc:	4b10      	ldr	r3, [pc, #64]	@ (8007700 <state+0xbc>)
 80076be:	881b      	ldrh	r3, [r3, #0]
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	461a      	mov	r2, r3
 80076c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80076c8:	480e      	ldr	r0, [pc, #56]	@ (8007704 <state+0xc0>)
 80076ca:	f7fd faf6 	bl	8004cba <HAL_GPIO_WritePin>
        	if (Led_value > 100 && h.Seconds < 20){
 80076ce:	4b0a      	ldr	r3, [pc, #40]	@ (80076f8 <state+0xb4>)
 80076d0:	881b      	ldrh	r3, [r3, #0]
 80076d2:	2b64      	cmp	r3, #100	@ 0x64
 80076d4:	d90a      	bls.n	80076ec <state+0xa8>
 80076d6:	4b09      	ldr	r3, [pc, #36]	@ (80076fc <state+0xb8>)
 80076d8:	789b      	ldrb	r3, [r3, #2]
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b13      	cmp	r3, #19
 80076de:	d805      	bhi.n	80076ec <state+0xa8>
        		state = DAY;
 80076e0:	4b04      	ldr	r3, [pc, #16]	@ (80076f4 <state+0xb0>)
 80076e2:	2201      	movs	r2, #1
 80076e4:	701a      	strb	r2, [r3, #0]
        	break;
 80076e6:	e001      	b.n	80076ec <state+0xa8>
            break;
 80076e8:	bf00      	nop
 80076ea:	e000      	b.n	80076ee <state+0xaa>
        	break;
 80076ec:	bf00      	nop
}
 80076ee:	bf00      	nop
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	20000d0f 	.word	0x20000d0f
 80076f8:	20000d06 	.word	0x20000d06
 80076fc:	20000d00 	.word	0x20000d00
 8007700:	20000d04 	.word	0x20000d04
 8007704:	40010c00 	.word	0x40010c00

08007708 <main>:
int main(void)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b082      	sub	sp, #8
 800770c:	af02      	add	r7, sp, #8
	// initialisation
	full_init();
 800770e:	f7ff fef5 	bl	80074fc <full_init>
	Led_value = 0;
 8007712:	4b1b      	ldr	r3, [pc, #108]	@ (8007780 <main+0x78>)
 8007714:	2200      	movs	r2, #0
 8007716:	801a      	strh	r2, [r3, #0]
	pin_state = TRUE;
 8007718:	4b1a      	ldr	r3, [pc, #104]	@ (8007784 <main+0x7c>)
 800771a:	2201      	movs	r2, #1
 800771c:	801a      	strh	r2, [r3, #0]
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800771e:	2303      	movs	r3, #3
 8007720:	9300      	str	r3, [sp, #0]
 8007722:	2300      	movs	r3, #0
 8007724:	2201      	movs	r2, #1
 8007726:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800772a:	4817      	ldr	r0, [pc, #92]	@ (8007788 <main+0x80>)
 800772c:	f7fa f996 	bl	8001a5c <BSP_GPIO_PinCfg>

	while (1)
	{
		if(!t)
 8007730:	4b16      	ldr	r3, [pc, #88]	@ (800778c <main+0x84>)
 8007732:	881b      	ldrh	r3, [r3, #0]
 8007734:	b21b      	sxth	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d110      	bne.n	800775c <main+0x54>
		{
			t = 1000;
 800773a:	4b14      	ldr	r3, [pc, #80]	@ (800778c <main+0x84>)
 800773c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007740:	801a      	strh	r2, [r3, #0]
			h = DEMO_RTC_process_main(FALSE);
 8007742:	2000      	movs	r0, #0
 8007744:	f7fa f9a4 	bl	8001a90 <DEMO_RTC_process_main>
 8007748:	4602      	mov	r2, r0
 800774a:	4b11      	ldr	r3, [pc, #68]	@ (8007790 <main+0x88>)
 800774c:	4611      	mov	r1, r2
 800774e:	7019      	strb	r1, [r3, #0]
 8007750:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8007754:	7059      	strb	r1, [r3, #1]
 8007756:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800775a:	709a      	strb	r2, [r3, #2]
		}
		//		printf("%d\n", Led_value);
		//		printf("%2d\n", h.Seconds);

		// traitement capteurs ultrasons
		HCSR04_process_main();
 800775c:	f7f9 fcce 	bl	80010fc <HCSR04_process_main>
		HCSR04_state_machine(&area_a);
 8007760:	480c      	ldr	r0, [pc, #48]	@ (8007794 <main+0x8c>)
 8007762:	f7ff fdc3 	bl	80072ec <HCSR04_state_machine>
		HCSR04_state_machine(&area_b);
 8007766:	480c      	ldr	r0, [pc, #48]	@ (8007798 <main+0x90>)
 8007768:	f7ff fdc0 	bl	80072ec <HCSR04_state_machine>
		HCSR04_state_machine(&area_c);
 800776c:	480b      	ldr	r0, [pc, #44]	@ (800779c <main+0x94>)
 800776e:	f7ff fdbd 	bl	80072ec <HCSR04_state_machine>
		// traitement servos
		state();
 8007772:	f7ff ff67 	bl	8007644 <state>
		HAL_Delay(500);
 8007776:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800777a:	f7fc f99b 	bl	8003ab4 <HAL_Delay>
		if(!t)
 800777e:	e7d7      	b.n	8007730 <main+0x28>
 8007780:	20000d06 	.word	0x20000d06
 8007784:	20000d04 	.word	0x20000d04
 8007788:	40010c00 	.word	0x40010c00
 800778c:	20000cfc 	.word	0x20000cfc
 8007790:	20000d00 	.word	0x20000d00
 8007794:	2000002c 	.word	0x2000002c
 8007798:	20000048 	.word	0x20000048
 800779c:	20000064 	.word	0x20000064

080077a0 <SERVO_init>:

void SERVO_area_process(void) {

}

void SERVO_init(void){
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b082      	sub	sp, #8
 80077a4:	af02      	add	r7, sp, #8
	//initialisation et lancement du timer1 à une période de 10 ms
	TIMER_run_us(TIMER1_ID, PERIOD_TIMER*25000, FALSE); //10000us = 10ms
 80077a6:	2200      	movs	r2, #0
 80077a8:	4908      	ldr	r1, [pc, #32]	@ (80077cc <SERVO_init+0x2c>)
 80077aa:	2000      	movs	r0, #0
 80077ac:	f7fa fdc4 	bl	8002338 <TIMER_run_us>
	//activation du signal PWM sur le canal 1 du timer 1 (broche PA8)
	TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, FALSE);
 80077b0:	2300      	movs	r3, #0
 80077b2:	9300      	str	r3, [sp, #0]
 80077b4:	2300      	movs	r3, #0
 80077b6:	2296      	movs	r2, #150	@ 0x96
 80077b8:	2100      	movs	r1, #0
 80077ba:	2000      	movs	r0, #0
 80077bc:	f7fa ff76 	bl	80026ac <TIMER_enable_PWM>
	//rapport cyclique reglé pour une position servo de 50%
	SERVO_set_position(25);
 80077c0:	2019      	movs	r0, #25
 80077c2:	f000 f805 	bl	80077d0 <SERVO_set_position>
}
 80077c6:	bf00      	nop
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}
 80077cc:	0003d090 	.word	0x0003d090

080077d0 <SERVO_set_position>:

void SERVO_set_position(uint16_t position){
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b082      	sub	sp, #8
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	4603      	mov	r3, r0
 80077d8:	80fb      	strh	r3, [r7, #6]
	if(position > 100){
 80077da:	88fb      	ldrh	r3, [r7, #6]
 80077dc:	2b64      	cmp	r3, #100	@ 0x64
 80077de:	d901      	bls.n	80077e4 <SERVO_set_position+0x14>
		position = 100;
 80077e0:	2364      	movs	r3, #100	@ 0x64
 80077e2:	80fb      	strh	r3, [r7, #6]
	}
	TIMER_set_duty(TIMER1_ID,TIM_CHANNEL_1,(position));
 80077e4:	88fb      	ldrh	r3, [r7, #6]
 80077e6:	461a      	mov	r2, r3
 80077e8:	2100      	movs	r1, #0
 80077ea:	2000      	movs	r0, #0
 80077ec:	f7fb f9da 	bl	8002ba4 <TIMER_set_duty>


}
 80077f0:	bf00      	nop
 80077f2:	3708      	adds	r7, #8
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <malloc>:
 80077f8:	4b02      	ldr	r3, [pc, #8]	@ (8007804 <malloc+0xc>)
 80077fa:	4601      	mov	r1, r0
 80077fc:	6818      	ldr	r0, [r3, #0]
 80077fe:	f000 b803 	b.w	8007808 <_malloc_r>
 8007802:	bf00      	nop
 8007804:	2000049c 	.word	0x2000049c

08007808 <_malloc_r>:
 8007808:	f101 030b 	add.w	r3, r1, #11
 800780c:	2b16      	cmp	r3, #22
 800780e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007812:	4605      	mov	r5, r0
 8007814:	d906      	bls.n	8007824 <_malloc_r+0x1c>
 8007816:	f033 0707 	bics.w	r7, r3, #7
 800781a:	d504      	bpl.n	8007826 <_malloc_r+0x1e>
 800781c:	230c      	movs	r3, #12
 800781e:	602b      	str	r3, [r5, #0]
 8007820:	2400      	movs	r4, #0
 8007822:	e1a1      	b.n	8007b68 <_malloc_r+0x360>
 8007824:	2710      	movs	r7, #16
 8007826:	42b9      	cmp	r1, r7
 8007828:	d8f8      	bhi.n	800781c <_malloc_r+0x14>
 800782a:	4628      	mov	r0, r5
 800782c:	f000 fa26 	bl	8007c7c <__malloc_lock>
 8007830:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8007834:	4eae      	ldr	r6, [pc, #696]	@ (8007af0 <_malloc_r+0x2e8>)
 8007836:	d237      	bcs.n	80078a8 <_malloc_r+0xa0>
 8007838:	f107 0208 	add.w	r2, r7, #8
 800783c:	4432      	add	r2, r6
 800783e:	6854      	ldr	r4, [r2, #4]
 8007840:	f1a2 0108 	sub.w	r1, r2, #8
 8007844:	428c      	cmp	r4, r1
 8007846:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800784a:	d102      	bne.n	8007852 <_malloc_r+0x4a>
 800784c:	68d4      	ldr	r4, [r2, #12]
 800784e:	42a2      	cmp	r2, r4
 8007850:	d010      	beq.n	8007874 <_malloc_r+0x6c>
 8007852:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8007856:	6863      	ldr	r3, [r4, #4]
 8007858:	60ca      	str	r2, [r1, #12]
 800785a:	f023 0303 	bic.w	r3, r3, #3
 800785e:	6091      	str	r1, [r2, #8]
 8007860:	4423      	add	r3, r4
 8007862:	685a      	ldr	r2, [r3, #4]
 8007864:	f042 0201 	orr.w	r2, r2, #1
 8007868:	605a      	str	r2, [r3, #4]
 800786a:	4628      	mov	r0, r5
 800786c:	f000 fa0c 	bl	8007c88 <__malloc_unlock>
 8007870:	3408      	adds	r4, #8
 8007872:	e179      	b.n	8007b68 <_malloc_r+0x360>
 8007874:	3302      	adds	r3, #2
 8007876:	6934      	ldr	r4, [r6, #16]
 8007878:	499e      	ldr	r1, [pc, #632]	@ (8007af4 <_malloc_r+0x2ec>)
 800787a:	428c      	cmp	r4, r1
 800787c:	d077      	beq.n	800796e <_malloc_r+0x166>
 800787e:	6862      	ldr	r2, [r4, #4]
 8007880:	f022 0c03 	bic.w	ip, r2, #3
 8007884:	ebac 0007 	sub.w	r0, ip, r7
 8007888:	280f      	cmp	r0, #15
 800788a:	dd48      	ble.n	800791e <_malloc_r+0x116>
 800788c:	19e2      	adds	r2, r4, r7
 800788e:	f040 0301 	orr.w	r3, r0, #1
 8007892:	f047 0701 	orr.w	r7, r7, #1
 8007896:	6067      	str	r7, [r4, #4]
 8007898:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800789c:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80078a0:	6053      	str	r3, [r2, #4]
 80078a2:	f844 000c 	str.w	r0, [r4, ip]
 80078a6:	e7e0      	b.n	800786a <_malloc_r+0x62>
 80078a8:	0a7b      	lsrs	r3, r7, #9
 80078aa:	d02a      	beq.n	8007902 <_malloc_r+0xfa>
 80078ac:	2b04      	cmp	r3, #4
 80078ae:	d812      	bhi.n	80078d6 <_malloc_r+0xce>
 80078b0:	09bb      	lsrs	r3, r7, #6
 80078b2:	3338      	adds	r3, #56	@ 0x38
 80078b4:	1c5a      	adds	r2, r3, #1
 80078b6:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80078ba:	6854      	ldr	r4, [r2, #4]
 80078bc:	f1a2 0c08 	sub.w	ip, r2, #8
 80078c0:	4564      	cmp	r4, ip
 80078c2:	d006      	beq.n	80078d2 <_malloc_r+0xca>
 80078c4:	6862      	ldr	r2, [r4, #4]
 80078c6:	f022 0203 	bic.w	r2, r2, #3
 80078ca:	1bd0      	subs	r0, r2, r7
 80078cc:	280f      	cmp	r0, #15
 80078ce:	dd1c      	ble.n	800790a <_malloc_r+0x102>
 80078d0:	3b01      	subs	r3, #1
 80078d2:	3301      	adds	r3, #1
 80078d4:	e7cf      	b.n	8007876 <_malloc_r+0x6e>
 80078d6:	2b14      	cmp	r3, #20
 80078d8:	d801      	bhi.n	80078de <_malloc_r+0xd6>
 80078da:	335b      	adds	r3, #91	@ 0x5b
 80078dc:	e7ea      	b.n	80078b4 <_malloc_r+0xac>
 80078de:	2b54      	cmp	r3, #84	@ 0x54
 80078e0:	d802      	bhi.n	80078e8 <_malloc_r+0xe0>
 80078e2:	0b3b      	lsrs	r3, r7, #12
 80078e4:	336e      	adds	r3, #110	@ 0x6e
 80078e6:	e7e5      	b.n	80078b4 <_malloc_r+0xac>
 80078e8:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 80078ec:	d802      	bhi.n	80078f4 <_malloc_r+0xec>
 80078ee:	0bfb      	lsrs	r3, r7, #15
 80078f0:	3377      	adds	r3, #119	@ 0x77
 80078f2:	e7df      	b.n	80078b4 <_malloc_r+0xac>
 80078f4:	f240 5254 	movw	r2, #1364	@ 0x554
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d804      	bhi.n	8007906 <_malloc_r+0xfe>
 80078fc:	0cbb      	lsrs	r3, r7, #18
 80078fe:	337c      	adds	r3, #124	@ 0x7c
 8007900:	e7d8      	b.n	80078b4 <_malloc_r+0xac>
 8007902:	233f      	movs	r3, #63	@ 0x3f
 8007904:	e7d6      	b.n	80078b4 <_malloc_r+0xac>
 8007906:	237e      	movs	r3, #126	@ 0x7e
 8007908:	e7d4      	b.n	80078b4 <_malloc_r+0xac>
 800790a:	2800      	cmp	r0, #0
 800790c:	68e1      	ldr	r1, [r4, #12]
 800790e:	db04      	blt.n	800791a <_malloc_r+0x112>
 8007910:	68a3      	ldr	r3, [r4, #8]
 8007912:	60d9      	str	r1, [r3, #12]
 8007914:	608b      	str	r3, [r1, #8]
 8007916:	18a3      	adds	r3, r4, r2
 8007918:	e7a3      	b.n	8007862 <_malloc_r+0x5a>
 800791a:	460c      	mov	r4, r1
 800791c:	e7d0      	b.n	80078c0 <_malloc_r+0xb8>
 800791e:	2800      	cmp	r0, #0
 8007920:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8007924:	db07      	blt.n	8007936 <_malloc_r+0x12e>
 8007926:	44a4      	add	ip, r4
 8007928:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800792c:	f043 0301 	orr.w	r3, r3, #1
 8007930:	f8cc 3004 	str.w	r3, [ip, #4]
 8007934:	e799      	b.n	800786a <_malloc_r+0x62>
 8007936:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800793a:	6870      	ldr	r0, [r6, #4]
 800793c:	f080 8093 	bcs.w	8007a66 <_malloc_r+0x25e>
 8007940:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8007944:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8007948:	f04f 0c01 	mov.w	ip, #1
 800794c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007950:	ea4c 0000 	orr.w	r0, ip, r0
 8007954:	3201      	adds	r2, #1
 8007956:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800795a:	6070      	str	r0, [r6, #4]
 800795c:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8007960:	3808      	subs	r0, #8
 8007962:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007966:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800796a:	f8cc 400c 	str.w	r4, [ip, #12]
 800796e:	2201      	movs	r2, #1
 8007970:	1098      	asrs	r0, r3, #2
 8007972:	4082      	lsls	r2, r0
 8007974:	6870      	ldr	r0, [r6, #4]
 8007976:	4290      	cmp	r0, r2
 8007978:	d326      	bcc.n	80079c8 <_malloc_r+0x1c0>
 800797a:	4210      	tst	r0, r2
 800797c:	d106      	bne.n	800798c <_malloc_r+0x184>
 800797e:	f023 0303 	bic.w	r3, r3, #3
 8007982:	0052      	lsls	r2, r2, #1
 8007984:	4210      	tst	r0, r2
 8007986:	f103 0304 	add.w	r3, r3, #4
 800798a:	d0fa      	beq.n	8007982 <_malloc_r+0x17a>
 800798c:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8007990:	46c1      	mov	r9, r8
 8007992:	469e      	mov	lr, r3
 8007994:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8007998:	454c      	cmp	r4, r9
 800799a:	f040 80b7 	bne.w	8007b0c <_malloc_r+0x304>
 800799e:	f10e 0e01 	add.w	lr, lr, #1
 80079a2:	f01e 0f03 	tst.w	lr, #3
 80079a6:	f109 0908 	add.w	r9, r9, #8
 80079aa:	d1f3      	bne.n	8007994 <_malloc_r+0x18c>
 80079ac:	0798      	lsls	r0, r3, #30
 80079ae:	f040 80e1 	bne.w	8007b74 <_malloc_r+0x36c>
 80079b2:	6873      	ldr	r3, [r6, #4]
 80079b4:	ea23 0302 	bic.w	r3, r3, r2
 80079b8:	6073      	str	r3, [r6, #4]
 80079ba:	6870      	ldr	r0, [r6, #4]
 80079bc:	0052      	lsls	r2, r2, #1
 80079be:	4290      	cmp	r0, r2
 80079c0:	d302      	bcc.n	80079c8 <_malloc_r+0x1c0>
 80079c2:	2a00      	cmp	r2, #0
 80079c4:	f040 80e2 	bne.w	8007b8c <_malloc_r+0x384>
 80079c8:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80079cc:	f8da 3004 	ldr.w	r3, [sl, #4]
 80079d0:	f023 0903 	bic.w	r9, r3, #3
 80079d4:	45b9      	cmp	r9, r7
 80079d6:	d304      	bcc.n	80079e2 <_malloc_r+0x1da>
 80079d8:	eba9 0207 	sub.w	r2, r9, r7
 80079dc:	2a0f      	cmp	r2, #15
 80079de:	f300 8140 	bgt.w	8007c62 <_malloc_r+0x45a>
 80079e2:	4b45      	ldr	r3, [pc, #276]	@ (8007af8 <_malloc_r+0x2f0>)
 80079e4:	2008      	movs	r0, #8
 80079e6:	6819      	ldr	r1, [r3, #0]
 80079e8:	eb0a 0b09 	add.w	fp, sl, r9
 80079ec:	3110      	adds	r1, #16
 80079ee:	4439      	add	r1, r7
 80079f0:	9101      	str	r1, [sp, #4]
 80079f2:	f000 fc25 	bl	8008240 <sysconf>
 80079f6:	4a41      	ldr	r2, [pc, #260]	@ (8007afc <_malloc_r+0x2f4>)
 80079f8:	9901      	ldr	r1, [sp, #4]
 80079fa:	6813      	ldr	r3, [r2, #0]
 80079fc:	4680      	mov	r8, r0
 80079fe:	3301      	adds	r3, #1
 8007a00:	bf1f      	itttt	ne
 8007a02:	f101 31ff 	addne.w	r1, r1, #4294967295
 8007a06:	1809      	addne	r1, r1, r0
 8007a08:	4243      	negne	r3, r0
 8007a0a:	4019      	andne	r1, r3
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	9101      	str	r1, [sp, #4]
 8007a10:	f7fa fa9a 	bl	8001f48 <_sbrk_r>
 8007a14:	1c42      	adds	r2, r0, #1
 8007a16:	4604      	mov	r4, r0
 8007a18:	f000 80f6 	beq.w	8007c08 <_malloc_r+0x400>
 8007a1c:	4583      	cmp	fp, r0
 8007a1e:	9901      	ldr	r1, [sp, #4]
 8007a20:	4a36      	ldr	r2, [pc, #216]	@ (8007afc <_malloc_r+0x2f4>)
 8007a22:	d902      	bls.n	8007a2a <_malloc_r+0x222>
 8007a24:	45b2      	cmp	sl, r6
 8007a26:	f040 80ef 	bne.w	8007c08 <_malloc_r+0x400>
 8007a2a:	4b35      	ldr	r3, [pc, #212]	@ (8007b00 <_malloc_r+0x2f8>)
 8007a2c:	45a3      	cmp	fp, r4
 8007a2e:	6818      	ldr	r0, [r3, #0]
 8007a30:	f108 3cff 	add.w	ip, r8, #4294967295
 8007a34:	4408      	add	r0, r1
 8007a36:	6018      	str	r0, [r3, #0]
 8007a38:	f040 80aa 	bne.w	8007b90 <_malloc_r+0x388>
 8007a3c:	ea1b 0f0c 	tst.w	fp, ip
 8007a40:	f040 80a6 	bne.w	8007b90 <_malloc_r+0x388>
 8007a44:	68b2      	ldr	r2, [r6, #8]
 8007a46:	4449      	add	r1, r9
 8007a48:	f041 0101 	orr.w	r1, r1, #1
 8007a4c:	6051      	str	r1, [r2, #4]
 8007a4e:	4a2d      	ldr	r2, [pc, #180]	@ (8007b04 <_malloc_r+0x2fc>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6811      	ldr	r1, [r2, #0]
 8007a54:	428b      	cmp	r3, r1
 8007a56:	bf88      	it	hi
 8007a58:	6013      	strhi	r3, [r2, #0]
 8007a5a:	4a2b      	ldr	r2, [pc, #172]	@ (8007b08 <_malloc_r+0x300>)
 8007a5c:	6811      	ldr	r1, [r2, #0]
 8007a5e:	428b      	cmp	r3, r1
 8007a60:	bf88      	it	hi
 8007a62:	6013      	strhi	r3, [r2, #0]
 8007a64:	e0d0      	b.n	8007c08 <_malloc_r+0x400>
 8007a66:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8007a6a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8007a6e:	d218      	bcs.n	8007aa2 <_malloc_r+0x29a>
 8007a70:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007a74:	3238      	adds	r2, #56	@ 0x38
 8007a76:	f102 0e01 	add.w	lr, r2, #1
 8007a7a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8007a7e:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8007a82:	45f0      	cmp	r8, lr
 8007a84:	d12b      	bne.n	8007ade <_malloc_r+0x2d6>
 8007a86:	f04f 0c01 	mov.w	ip, #1
 8007a8a:	1092      	asrs	r2, r2, #2
 8007a8c:	fa0c f202 	lsl.w	r2, ip, r2
 8007a90:	4302      	orrs	r2, r0
 8007a92:	6072      	str	r2, [r6, #4]
 8007a94:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8007a98:	f8c8 4008 	str.w	r4, [r8, #8]
 8007a9c:	f8ce 400c 	str.w	r4, [lr, #12]
 8007aa0:	e765      	b.n	800796e <_malloc_r+0x166>
 8007aa2:	2a14      	cmp	r2, #20
 8007aa4:	d801      	bhi.n	8007aaa <_malloc_r+0x2a2>
 8007aa6:	325b      	adds	r2, #91	@ 0x5b
 8007aa8:	e7e5      	b.n	8007a76 <_malloc_r+0x26e>
 8007aaa:	2a54      	cmp	r2, #84	@ 0x54
 8007aac:	d803      	bhi.n	8007ab6 <_malloc_r+0x2ae>
 8007aae:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8007ab2:	326e      	adds	r2, #110	@ 0x6e
 8007ab4:	e7df      	b.n	8007a76 <_malloc_r+0x26e>
 8007ab6:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8007aba:	d803      	bhi.n	8007ac4 <_malloc_r+0x2bc>
 8007abc:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8007ac0:	3277      	adds	r2, #119	@ 0x77
 8007ac2:	e7d8      	b.n	8007a76 <_malloc_r+0x26e>
 8007ac4:	f240 5e54 	movw	lr, #1364	@ 0x554
 8007ac8:	4572      	cmp	r2, lr
 8007aca:	bf96      	itet	ls
 8007acc:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8007ad0:	227e      	movhi	r2, #126	@ 0x7e
 8007ad2:	327c      	addls	r2, #124	@ 0x7c
 8007ad4:	e7cf      	b.n	8007a76 <_malloc_r+0x26e>
 8007ad6:	f8de e008 	ldr.w	lr, [lr, #8]
 8007ada:	45f0      	cmp	r8, lr
 8007adc:	d005      	beq.n	8007aea <_malloc_r+0x2e2>
 8007ade:	f8de 2004 	ldr.w	r2, [lr, #4]
 8007ae2:	f022 0203 	bic.w	r2, r2, #3
 8007ae6:	4562      	cmp	r2, ip
 8007ae8:	d8f5      	bhi.n	8007ad6 <_malloc_r+0x2ce>
 8007aea:	f8de 800c 	ldr.w	r8, [lr, #12]
 8007aee:	e7d1      	b.n	8007a94 <_malloc_r+0x28c>
 8007af0:	20000088 	.word	0x20000088
 8007af4:	20000090 	.word	0x20000090
 8007af8:	20000d40 	.word	0x20000d40
 8007afc:	20000080 	.word	0x20000080
 8007b00:	20000d10 	.word	0x20000d10
 8007b04:	20000d3c 	.word	0x20000d3c
 8007b08:	20000d38 	.word	0x20000d38
 8007b0c:	6860      	ldr	r0, [r4, #4]
 8007b0e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8007b12:	f020 0003 	bic.w	r0, r0, #3
 8007b16:	eba0 0a07 	sub.w	sl, r0, r7
 8007b1a:	f1ba 0f0f 	cmp.w	sl, #15
 8007b1e:	dd12      	ble.n	8007b46 <_malloc_r+0x33e>
 8007b20:	68a3      	ldr	r3, [r4, #8]
 8007b22:	19e2      	adds	r2, r4, r7
 8007b24:	f047 0701 	orr.w	r7, r7, #1
 8007b28:	6067      	str	r7, [r4, #4]
 8007b2a:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007b2e:	f8cc 3008 	str.w	r3, [ip, #8]
 8007b32:	f04a 0301 	orr.w	r3, sl, #1
 8007b36:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007b3a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8007b3e:	6053      	str	r3, [r2, #4]
 8007b40:	f844 a000 	str.w	sl, [r4, r0]
 8007b44:	e691      	b.n	800786a <_malloc_r+0x62>
 8007b46:	f1ba 0f00 	cmp.w	sl, #0
 8007b4a:	db11      	blt.n	8007b70 <_malloc_r+0x368>
 8007b4c:	4420      	add	r0, r4
 8007b4e:	6843      	ldr	r3, [r0, #4]
 8007b50:	f043 0301 	orr.w	r3, r3, #1
 8007b54:	6043      	str	r3, [r0, #4]
 8007b56:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007b60:	f8cc 3008 	str.w	r3, [ip, #8]
 8007b64:	f000 f890 	bl	8007c88 <__malloc_unlock>
 8007b68:	4620      	mov	r0, r4
 8007b6a:	b003      	add	sp, #12
 8007b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b70:	4664      	mov	r4, ip
 8007b72:	e711      	b.n	8007998 <_malloc_r+0x190>
 8007b74:	f858 0908 	ldr.w	r0, [r8], #-8
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	4540      	cmp	r0, r8
 8007b7c:	f43f af16 	beq.w	80079ac <_malloc_r+0x1a4>
 8007b80:	e71b      	b.n	80079ba <_malloc_r+0x1b2>
 8007b82:	3304      	adds	r3, #4
 8007b84:	0052      	lsls	r2, r2, #1
 8007b86:	4210      	tst	r0, r2
 8007b88:	d0fb      	beq.n	8007b82 <_malloc_r+0x37a>
 8007b8a:	e6ff      	b.n	800798c <_malloc_r+0x184>
 8007b8c:	4673      	mov	r3, lr
 8007b8e:	e7fa      	b.n	8007b86 <_malloc_r+0x37e>
 8007b90:	f8d2 e000 	ldr.w	lr, [r2]
 8007b94:	f1be 3fff 	cmp.w	lr, #4294967295
 8007b98:	bf1b      	ittet	ne
 8007b9a:	eba4 0b0b 	subne.w	fp, r4, fp
 8007b9e:	eb0b 0200 	addne.w	r2, fp, r0
 8007ba2:	6014      	streq	r4, [r2, #0]
 8007ba4:	601a      	strne	r2, [r3, #0]
 8007ba6:	f014 0b07 	ands.w	fp, r4, #7
 8007baa:	bf0e      	itee	eq
 8007bac:	4658      	moveq	r0, fp
 8007bae:	f1cb 0008 	rsbne	r0, fp, #8
 8007bb2:	1824      	addne	r4, r4, r0
 8007bb4:	1862      	adds	r2, r4, r1
 8007bb6:	ea02 010c 	and.w	r1, r2, ip
 8007bba:	4480      	add	r8, r0
 8007bbc:	eba8 0801 	sub.w	r8, r8, r1
 8007bc0:	ea08 080c 	and.w	r8, r8, ip
 8007bc4:	4641      	mov	r1, r8
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	9201      	str	r2, [sp, #4]
 8007bca:	f7fa f9bd 	bl	8001f48 <_sbrk_r>
 8007bce:	1c43      	adds	r3, r0, #1
 8007bd0:	9a01      	ldr	r2, [sp, #4]
 8007bd2:	4b29      	ldr	r3, [pc, #164]	@ (8007c78 <_malloc_r+0x470>)
 8007bd4:	d107      	bne.n	8007be6 <_malloc_r+0x3de>
 8007bd6:	f1bb 0f00 	cmp.w	fp, #0
 8007bda:	d023      	beq.n	8007c24 <_malloc_r+0x41c>
 8007bdc:	f04f 0800 	mov.w	r8, #0
 8007be0:	f1ab 0008 	sub.w	r0, fp, #8
 8007be4:	4410      	add	r0, r2
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	1b00      	subs	r0, r0, r4
 8007bea:	4440      	add	r0, r8
 8007bec:	4442      	add	r2, r8
 8007bee:	f040 0001 	orr.w	r0, r0, #1
 8007bf2:	45b2      	cmp	sl, r6
 8007bf4:	60b4      	str	r4, [r6, #8]
 8007bf6:	601a      	str	r2, [r3, #0]
 8007bf8:	6060      	str	r0, [r4, #4]
 8007bfa:	f43f af28 	beq.w	8007a4e <_malloc_r+0x246>
 8007bfe:	f1b9 0f0f 	cmp.w	r9, #15
 8007c02:	d812      	bhi.n	8007c2a <_malloc_r+0x422>
 8007c04:	2301      	movs	r3, #1
 8007c06:	6063      	str	r3, [r4, #4]
 8007c08:	68b3      	ldr	r3, [r6, #8]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	f023 0303 	bic.w	r3, r3, #3
 8007c10:	42bb      	cmp	r3, r7
 8007c12:	eba3 0207 	sub.w	r2, r3, r7
 8007c16:	d301      	bcc.n	8007c1c <_malloc_r+0x414>
 8007c18:	2a0f      	cmp	r2, #15
 8007c1a:	dc22      	bgt.n	8007c62 <_malloc_r+0x45a>
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	f000 f833 	bl	8007c88 <__malloc_unlock>
 8007c22:	e5fd      	b.n	8007820 <_malloc_r+0x18>
 8007c24:	4610      	mov	r0, r2
 8007c26:	46d8      	mov	r8, fp
 8007c28:	e7dd      	b.n	8007be6 <_malloc_r+0x3de>
 8007c2a:	2105      	movs	r1, #5
 8007c2c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8007c30:	f1a9 090c 	sub.w	r9, r9, #12
 8007c34:	f029 0907 	bic.w	r9, r9, #7
 8007c38:	f002 0201 	and.w	r2, r2, #1
 8007c3c:	ea42 0209 	orr.w	r2, r2, r9
 8007c40:	f8ca 2004 	str.w	r2, [sl, #4]
 8007c44:	f1b9 0f0f 	cmp.w	r9, #15
 8007c48:	eb0a 0209 	add.w	r2, sl, r9
 8007c4c:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8007c50:	f67f aefd 	bls.w	8007a4e <_malloc_r+0x246>
 8007c54:	4628      	mov	r0, r5
 8007c56:	f10a 0108 	add.w	r1, sl, #8
 8007c5a:	f000 fb63 	bl	8008324 <_free_r>
 8007c5e:	4b06      	ldr	r3, [pc, #24]	@ (8007c78 <_malloc_r+0x470>)
 8007c60:	e6f5      	b.n	8007a4e <_malloc_r+0x246>
 8007c62:	68b4      	ldr	r4, [r6, #8]
 8007c64:	f047 0301 	orr.w	r3, r7, #1
 8007c68:	f042 0201 	orr.w	r2, r2, #1
 8007c6c:	4427      	add	r7, r4
 8007c6e:	6063      	str	r3, [r4, #4]
 8007c70:	60b7      	str	r7, [r6, #8]
 8007c72:	607a      	str	r2, [r7, #4]
 8007c74:	e5f9      	b.n	800786a <_malloc_r+0x62>
 8007c76:	bf00      	nop
 8007c78:	20000d10 	.word	0x20000d10

08007c7c <__malloc_lock>:
 8007c7c:	4801      	ldr	r0, [pc, #4]	@ (8007c84 <__malloc_lock+0x8>)
 8007c7e:	f000 badd 	b.w	800823c <__retarget_lock_acquire_recursive>
 8007c82:	bf00      	nop
 8007c84:	20000e84 	.word	0x20000e84

08007c88 <__malloc_unlock>:
 8007c88:	4801      	ldr	r0, [pc, #4]	@ (8007c90 <__malloc_unlock+0x8>)
 8007c8a:	f000 bad8 	b.w	800823e <__retarget_lock_release_recursive>
 8007c8e:	bf00      	nop
 8007c90:	20000e84 	.word	0x20000e84

08007c94 <std>:
 8007c94:	2300      	movs	r3, #0
 8007c96:	b510      	push	{r4, lr}
 8007c98:	4604      	mov	r4, r0
 8007c9a:	e9c0 3300 	strd	r3, r3, [r0]
 8007c9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ca2:	6083      	str	r3, [r0, #8]
 8007ca4:	8181      	strh	r1, [r0, #12]
 8007ca6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ca8:	81c2      	strh	r2, [r0, #14]
 8007caa:	6183      	str	r3, [r0, #24]
 8007cac:	4619      	mov	r1, r3
 8007cae:	2208      	movs	r2, #8
 8007cb0:	305c      	adds	r0, #92	@ 0x5c
 8007cb2:	f000 fa49 	bl	8008148 <memset>
 8007cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007cec <std+0x58>)
 8007cb8:	61e4      	str	r4, [r4, #28]
 8007cba:	6223      	str	r3, [r4, #32]
 8007cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8007cf0 <std+0x5c>)
 8007cbe:	6263      	str	r3, [r4, #36]	@ 0x24
 8007cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8007cf4 <std+0x60>)
 8007cc2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8007cf8 <std+0x64>)
 8007cc6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8007cfc <std+0x68>)
 8007cca:	429c      	cmp	r4, r3
 8007ccc:	d006      	beq.n	8007cdc <std+0x48>
 8007cce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cd2:	4294      	cmp	r4, r2
 8007cd4:	d002      	beq.n	8007cdc <std+0x48>
 8007cd6:	33d0      	adds	r3, #208	@ 0xd0
 8007cd8:	429c      	cmp	r4, r3
 8007cda:	d105      	bne.n	8007ce8 <std+0x54>
 8007cdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ce4:	f000 baa8 	b.w	8008238 <__retarget_lock_init_recursive>
 8007ce8:	bd10      	pop	{r4, pc}
 8007cea:	bf00      	nop
 8007cec:	08008051 	.word	0x08008051
 8007cf0:	08008073 	.word	0x08008073
 8007cf4:	080080ab 	.word	0x080080ab
 8007cf8:	080080cf 	.word	0x080080cf
 8007cfc:	20000d44 	.word	0x20000d44

08007d00 <stdio_exit_handler>:
 8007d00:	4a02      	ldr	r2, [pc, #8]	@ (8007d0c <stdio_exit_handler+0xc>)
 8007d02:	4903      	ldr	r1, [pc, #12]	@ (8007d10 <stdio_exit_handler+0x10>)
 8007d04:	4803      	ldr	r0, [pc, #12]	@ (8007d14 <stdio_exit_handler+0x14>)
 8007d06:	f000 b869 	b.w	8007ddc <_fwalk_sglue>
 8007d0a:	bf00      	nop
 8007d0c:	20000490 	.word	0x20000490
 8007d10:	0800b6ad 	.word	0x0800b6ad
 8007d14:	200004a0 	.word	0x200004a0

08007d18 <cleanup_stdio>:
 8007d18:	6841      	ldr	r1, [r0, #4]
 8007d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007d4c <cleanup_stdio+0x34>)
 8007d1c:	b510      	push	{r4, lr}
 8007d1e:	4299      	cmp	r1, r3
 8007d20:	4604      	mov	r4, r0
 8007d22:	d001      	beq.n	8007d28 <cleanup_stdio+0x10>
 8007d24:	f003 fcc2 	bl	800b6ac <_fclose_r>
 8007d28:	68a1      	ldr	r1, [r4, #8]
 8007d2a:	4b09      	ldr	r3, [pc, #36]	@ (8007d50 <cleanup_stdio+0x38>)
 8007d2c:	4299      	cmp	r1, r3
 8007d2e:	d002      	beq.n	8007d36 <cleanup_stdio+0x1e>
 8007d30:	4620      	mov	r0, r4
 8007d32:	f003 fcbb 	bl	800b6ac <_fclose_r>
 8007d36:	68e1      	ldr	r1, [r4, #12]
 8007d38:	4b06      	ldr	r3, [pc, #24]	@ (8007d54 <cleanup_stdio+0x3c>)
 8007d3a:	4299      	cmp	r1, r3
 8007d3c:	d004      	beq.n	8007d48 <cleanup_stdio+0x30>
 8007d3e:	4620      	mov	r0, r4
 8007d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d44:	f003 bcb2 	b.w	800b6ac <_fclose_r>
 8007d48:	bd10      	pop	{r4, pc}
 8007d4a:	bf00      	nop
 8007d4c:	20000d44 	.word	0x20000d44
 8007d50:	20000dac 	.word	0x20000dac
 8007d54:	20000e14 	.word	0x20000e14

08007d58 <global_stdio_init.part.0>:
 8007d58:	b510      	push	{r4, lr}
 8007d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8007d88 <global_stdio_init.part.0+0x30>)
 8007d5c:	4c0b      	ldr	r4, [pc, #44]	@ (8007d8c <global_stdio_init.part.0+0x34>)
 8007d5e:	4a0c      	ldr	r2, [pc, #48]	@ (8007d90 <global_stdio_init.part.0+0x38>)
 8007d60:	4620      	mov	r0, r4
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	2104      	movs	r1, #4
 8007d66:	2200      	movs	r2, #0
 8007d68:	f7ff ff94 	bl	8007c94 <std>
 8007d6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d70:	2201      	movs	r2, #1
 8007d72:	2109      	movs	r1, #9
 8007d74:	f7ff ff8e 	bl	8007c94 <std>
 8007d78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d7c:	2202      	movs	r2, #2
 8007d7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d82:	2112      	movs	r1, #18
 8007d84:	f7ff bf86 	b.w	8007c94 <std>
 8007d88:	20000e7c 	.word	0x20000e7c
 8007d8c:	20000d44 	.word	0x20000d44
 8007d90:	08007d01 	.word	0x08007d01

08007d94 <__sfp_lock_acquire>:
 8007d94:	4801      	ldr	r0, [pc, #4]	@ (8007d9c <__sfp_lock_acquire+0x8>)
 8007d96:	f000 ba51 	b.w	800823c <__retarget_lock_acquire_recursive>
 8007d9a:	bf00      	nop
 8007d9c:	20000e86 	.word	0x20000e86

08007da0 <__sfp_lock_release>:
 8007da0:	4801      	ldr	r0, [pc, #4]	@ (8007da8 <__sfp_lock_release+0x8>)
 8007da2:	f000 ba4c 	b.w	800823e <__retarget_lock_release_recursive>
 8007da6:	bf00      	nop
 8007da8:	20000e86 	.word	0x20000e86

08007dac <__sinit>:
 8007dac:	b510      	push	{r4, lr}
 8007dae:	4604      	mov	r4, r0
 8007db0:	f7ff fff0 	bl	8007d94 <__sfp_lock_acquire>
 8007db4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007db6:	b11b      	cbz	r3, 8007dc0 <__sinit+0x14>
 8007db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dbc:	f7ff bff0 	b.w	8007da0 <__sfp_lock_release>
 8007dc0:	4b04      	ldr	r3, [pc, #16]	@ (8007dd4 <__sinit+0x28>)
 8007dc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007dc4:	4b04      	ldr	r3, [pc, #16]	@ (8007dd8 <__sinit+0x2c>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1f5      	bne.n	8007db8 <__sinit+0xc>
 8007dcc:	f7ff ffc4 	bl	8007d58 <global_stdio_init.part.0>
 8007dd0:	e7f2      	b.n	8007db8 <__sinit+0xc>
 8007dd2:	bf00      	nop
 8007dd4:	08007d19 	.word	0x08007d19
 8007dd8:	20000e7c 	.word	0x20000e7c

08007ddc <_fwalk_sglue>:
 8007ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007de0:	4607      	mov	r7, r0
 8007de2:	4688      	mov	r8, r1
 8007de4:	4614      	mov	r4, r2
 8007de6:	2600      	movs	r6, #0
 8007de8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007dec:	f1b9 0901 	subs.w	r9, r9, #1
 8007df0:	d505      	bpl.n	8007dfe <_fwalk_sglue+0x22>
 8007df2:	6824      	ldr	r4, [r4, #0]
 8007df4:	2c00      	cmp	r4, #0
 8007df6:	d1f7      	bne.n	8007de8 <_fwalk_sglue+0xc>
 8007df8:	4630      	mov	r0, r6
 8007dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dfe:	89ab      	ldrh	r3, [r5, #12]
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d907      	bls.n	8007e14 <_fwalk_sglue+0x38>
 8007e04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	d003      	beq.n	8007e14 <_fwalk_sglue+0x38>
 8007e0c:	4629      	mov	r1, r5
 8007e0e:	4638      	mov	r0, r7
 8007e10:	47c0      	blx	r8
 8007e12:	4306      	orrs	r6, r0
 8007e14:	3568      	adds	r5, #104	@ 0x68
 8007e16:	e7e9      	b.n	8007dec <_fwalk_sglue+0x10>

08007e18 <printf>:
 8007e18:	b40f      	push	{r0, r1, r2, r3}
 8007e1a:	b507      	push	{r0, r1, r2, lr}
 8007e1c:	4906      	ldr	r1, [pc, #24]	@ (8007e38 <printf+0x20>)
 8007e1e:	ab04      	add	r3, sp, #16
 8007e20:	6808      	ldr	r0, [r1, #0]
 8007e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e26:	6881      	ldr	r1, [r0, #8]
 8007e28:	9301      	str	r3, [sp, #4]
 8007e2a:	f001 fcf7 	bl	800981c <_vfprintf_r>
 8007e2e:	b003      	add	sp, #12
 8007e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e34:	b004      	add	sp, #16
 8007e36:	4770      	bx	lr
 8007e38:	2000049c 	.word	0x2000049c

08007e3c <_puts_r>:
 8007e3c:	b530      	push	{r4, r5, lr}
 8007e3e:	4605      	mov	r5, r0
 8007e40:	b089      	sub	sp, #36	@ 0x24
 8007e42:	4608      	mov	r0, r1
 8007e44:	460c      	mov	r4, r1
 8007e46:	f7f8 f983 	bl	8000150 <strlen>
 8007e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ec4 <_puts_r+0x88>)
 8007e4c:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8007e50:	9306      	str	r3, [sp, #24]
 8007e52:	2301      	movs	r3, #1
 8007e54:	4418      	add	r0, r3
 8007e56:	9307      	str	r3, [sp, #28]
 8007e58:	ab04      	add	r3, sp, #16
 8007e5a:	9301      	str	r3, [sp, #4]
 8007e5c:	2302      	movs	r3, #2
 8007e5e:	9302      	str	r3, [sp, #8]
 8007e60:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007e62:	68ac      	ldr	r4, [r5, #8]
 8007e64:	9003      	str	r0, [sp, #12]
 8007e66:	b913      	cbnz	r3, 8007e6e <_puts_r+0x32>
 8007e68:	4628      	mov	r0, r5
 8007e6a:	f7ff ff9f 	bl	8007dac <__sinit>
 8007e6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e70:	07db      	lsls	r3, r3, #31
 8007e72:	d405      	bmi.n	8007e80 <_puts_r+0x44>
 8007e74:	89a3      	ldrh	r3, [r4, #12]
 8007e76:	0598      	lsls	r0, r3, #22
 8007e78:	d402      	bmi.n	8007e80 <_puts_r+0x44>
 8007e7a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e7c:	f000 f9de 	bl	800823c <__retarget_lock_acquire_recursive>
 8007e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e84:	0499      	lsls	r1, r3, #18
 8007e86:	d406      	bmi.n	8007e96 <_puts_r+0x5a>
 8007e88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007e8c:	81a3      	strh	r3, [r4, #12]
 8007e8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e90:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e94:	6663      	str	r3, [r4, #100]	@ 0x64
 8007e96:	4628      	mov	r0, r5
 8007e98:	aa01      	add	r2, sp, #4
 8007e9a:	4621      	mov	r1, r4
 8007e9c:	f003 fd06 	bl	800b8ac <__sfvwrite_r>
 8007ea0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	bf0c      	ite	eq
 8007ea6:	250a      	moveq	r5, #10
 8007ea8:	f04f 35ff 	movne.w	r5, #4294967295
 8007eac:	07da      	lsls	r2, r3, #31
 8007eae:	d405      	bmi.n	8007ebc <_puts_r+0x80>
 8007eb0:	89a3      	ldrh	r3, [r4, #12]
 8007eb2:	059b      	lsls	r3, r3, #22
 8007eb4:	d402      	bmi.n	8007ebc <_puts_r+0x80>
 8007eb6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007eb8:	f000 f9c1 	bl	800823e <__retarget_lock_release_recursive>
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	b009      	add	sp, #36	@ 0x24
 8007ec0:	bd30      	pop	{r4, r5, pc}
 8007ec2:	bf00      	nop
 8007ec4:	0800e4eb 	.word	0x0800e4eb

08007ec8 <puts>:
 8007ec8:	4b02      	ldr	r3, [pc, #8]	@ (8007ed4 <puts+0xc>)
 8007eca:	4601      	mov	r1, r0
 8007ecc:	6818      	ldr	r0, [r3, #0]
 8007ece:	f7ff bfb5 	b.w	8007e3c <_puts_r>
 8007ed2:	bf00      	nop
 8007ed4:	2000049c 	.word	0x2000049c

08007ed8 <setvbuf>:
 8007ed8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007edc:	461d      	mov	r5, r3
 8007ede:	4b5b      	ldr	r3, [pc, #364]	@ (800804c <setvbuf+0x174>)
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	681f      	ldr	r7, [r3, #0]
 8007ee4:	460e      	mov	r6, r1
 8007ee6:	4690      	mov	r8, r2
 8007ee8:	b127      	cbz	r7, 8007ef4 <setvbuf+0x1c>
 8007eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eec:	b913      	cbnz	r3, 8007ef4 <setvbuf+0x1c>
 8007eee:	4638      	mov	r0, r7
 8007ef0:	f7ff ff5c 	bl	8007dac <__sinit>
 8007ef4:	f1b8 0f02 	cmp.w	r8, #2
 8007ef8:	d006      	beq.n	8007f08 <setvbuf+0x30>
 8007efa:	f1b8 0f01 	cmp.w	r8, #1
 8007efe:	f200 80a1 	bhi.w	8008044 <setvbuf+0x16c>
 8007f02:	2d00      	cmp	r5, #0
 8007f04:	f2c0 809e 	blt.w	8008044 <setvbuf+0x16c>
 8007f08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f0a:	07d9      	lsls	r1, r3, #31
 8007f0c:	d405      	bmi.n	8007f1a <setvbuf+0x42>
 8007f0e:	89a3      	ldrh	r3, [r4, #12]
 8007f10:	059a      	lsls	r2, r3, #22
 8007f12:	d402      	bmi.n	8007f1a <setvbuf+0x42>
 8007f14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f16:	f000 f991 	bl	800823c <__retarget_lock_acquire_recursive>
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	4638      	mov	r0, r7
 8007f1e:	f003 fc9f 	bl	800b860 <_fflush_r>
 8007f22:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007f24:	b141      	cbz	r1, 8007f38 <setvbuf+0x60>
 8007f26:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8007f2a:	4299      	cmp	r1, r3
 8007f2c:	d002      	beq.n	8007f34 <setvbuf+0x5c>
 8007f2e:	4638      	mov	r0, r7
 8007f30:	f000 f9f8 	bl	8008324 <_free_r>
 8007f34:	2300      	movs	r3, #0
 8007f36:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f38:	2300      	movs	r3, #0
 8007f3a:	61a3      	str	r3, [r4, #24]
 8007f3c:	6063      	str	r3, [r4, #4]
 8007f3e:	89a3      	ldrh	r3, [r4, #12]
 8007f40:	061b      	lsls	r3, r3, #24
 8007f42:	d503      	bpl.n	8007f4c <setvbuf+0x74>
 8007f44:	4638      	mov	r0, r7
 8007f46:	6921      	ldr	r1, [r4, #16]
 8007f48:	f000 f9ec 	bl	8008324 <_free_r>
 8007f4c:	89a3      	ldrh	r3, [r4, #12]
 8007f4e:	f1b8 0f02 	cmp.w	r8, #2
 8007f52:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8007f56:	f023 0303 	bic.w	r3, r3, #3
 8007f5a:	81a3      	strh	r3, [r4, #12]
 8007f5c:	d068      	beq.n	8008030 <setvbuf+0x158>
 8007f5e:	ab01      	add	r3, sp, #4
 8007f60:	466a      	mov	r2, sp
 8007f62:	4621      	mov	r1, r4
 8007f64:	4638      	mov	r0, r7
 8007f66:	f003 fded 	bl	800bb44 <__swhatbuf_r>
 8007f6a:	89a3      	ldrh	r3, [r4, #12]
 8007f6c:	4318      	orrs	r0, r3
 8007f6e:	81a0      	strh	r0, [r4, #12]
 8007f70:	bb2d      	cbnz	r5, 8007fbe <setvbuf+0xe6>
 8007f72:	9d00      	ldr	r5, [sp, #0]
 8007f74:	4628      	mov	r0, r5
 8007f76:	f7ff fc3f 	bl	80077f8 <malloc>
 8007f7a:	4606      	mov	r6, r0
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	d159      	bne.n	8008034 <setvbuf+0x15c>
 8007f80:	f8dd 9000 	ldr.w	r9, [sp]
 8007f84:	45a9      	cmp	r9, r5
 8007f86:	d147      	bne.n	8008018 <setvbuf+0x140>
 8007f88:	f04f 35ff 	mov.w	r5, #4294967295
 8007f8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f90:	f043 0202 	orr.w	r2, r3, #2
 8007f94:	81a2      	strh	r2, [r4, #12]
 8007f96:	2200      	movs	r2, #0
 8007f98:	60a2      	str	r2, [r4, #8]
 8007f9a:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f9e:	6022      	str	r2, [r4, #0]
 8007fa0:	6122      	str	r2, [r4, #16]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	6162      	str	r2, [r4, #20]
 8007fa6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007fa8:	07d6      	lsls	r6, r2, #31
 8007faa:	d404      	bmi.n	8007fb6 <setvbuf+0xde>
 8007fac:	0598      	lsls	r0, r3, #22
 8007fae:	d402      	bmi.n	8007fb6 <setvbuf+0xde>
 8007fb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fb2:	f000 f944 	bl	800823e <__retarget_lock_release_recursive>
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	b003      	add	sp, #12
 8007fba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fbe:	2e00      	cmp	r6, #0
 8007fc0:	d0d8      	beq.n	8007f74 <setvbuf+0x9c>
 8007fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc4:	b913      	cbnz	r3, 8007fcc <setvbuf+0xf4>
 8007fc6:	4638      	mov	r0, r7
 8007fc8:	f7ff fef0 	bl	8007dac <__sinit>
 8007fcc:	9b00      	ldr	r3, [sp, #0]
 8007fce:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007fd2:	42ab      	cmp	r3, r5
 8007fd4:	bf18      	it	ne
 8007fd6:	89a3      	ldrhne	r3, [r4, #12]
 8007fd8:	6026      	str	r6, [r4, #0]
 8007fda:	bf1c      	itt	ne
 8007fdc:	f443 6300 	orrne.w	r3, r3, #2048	@ 0x800
 8007fe0:	81a3      	strhne	r3, [r4, #12]
 8007fe2:	f1b8 0f01 	cmp.w	r8, #1
 8007fe6:	bf02      	ittt	eq
 8007fe8:	89a3      	ldrheq	r3, [r4, #12]
 8007fea:	f043 0301 	orreq.w	r3, r3, #1
 8007fee:	81a3      	strheq	r3, [r4, #12]
 8007ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ff4:	f013 0208 	ands.w	r2, r3, #8
 8007ff8:	d01e      	beq.n	8008038 <setvbuf+0x160>
 8007ffa:	07d9      	lsls	r1, r3, #31
 8007ffc:	bf41      	itttt	mi
 8007ffe:	2200      	movmi	r2, #0
 8008000:	426d      	negmi	r5, r5
 8008002:	60a2      	strmi	r2, [r4, #8]
 8008004:	61a5      	strmi	r5, [r4, #24]
 8008006:	bf58      	it	pl
 8008008:	60a5      	strpl	r5, [r4, #8]
 800800a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800800c:	07d2      	lsls	r2, r2, #31
 800800e:	d401      	bmi.n	8008014 <setvbuf+0x13c>
 8008010:	059b      	lsls	r3, r3, #22
 8008012:	d513      	bpl.n	800803c <setvbuf+0x164>
 8008014:	2500      	movs	r5, #0
 8008016:	e7ce      	b.n	8007fb6 <setvbuf+0xde>
 8008018:	4648      	mov	r0, r9
 800801a:	f7ff fbed 	bl	80077f8 <malloc>
 800801e:	4606      	mov	r6, r0
 8008020:	2800      	cmp	r0, #0
 8008022:	d0b1      	beq.n	8007f88 <setvbuf+0xb0>
 8008024:	89a3      	ldrh	r3, [r4, #12]
 8008026:	464d      	mov	r5, r9
 8008028:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800802c:	81a3      	strh	r3, [r4, #12]
 800802e:	e7c8      	b.n	8007fc2 <setvbuf+0xea>
 8008030:	2500      	movs	r5, #0
 8008032:	e7ab      	b.n	8007f8c <setvbuf+0xb4>
 8008034:	46a9      	mov	r9, r5
 8008036:	e7f5      	b.n	8008024 <setvbuf+0x14c>
 8008038:	60a2      	str	r2, [r4, #8]
 800803a:	e7e6      	b.n	800800a <setvbuf+0x132>
 800803c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800803e:	f000 f8fe 	bl	800823e <__retarget_lock_release_recursive>
 8008042:	e7e7      	b.n	8008014 <setvbuf+0x13c>
 8008044:	f04f 35ff 	mov.w	r5, #4294967295
 8008048:	e7b5      	b.n	8007fb6 <setvbuf+0xde>
 800804a:	bf00      	nop
 800804c:	2000049c 	.word	0x2000049c

08008050 <__sread>:
 8008050:	b510      	push	{r4, lr}
 8008052:	460c      	mov	r4, r1
 8008054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008058:	f000 f8a0 	bl	800819c <_read_r>
 800805c:	2800      	cmp	r0, #0
 800805e:	bfab      	itete	ge
 8008060:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 8008062:	89a3      	ldrhlt	r3, [r4, #12]
 8008064:	181b      	addge	r3, r3, r0
 8008066:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800806a:	bfac      	ite	ge
 800806c:	6523      	strge	r3, [r4, #80]	@ 0x50
 800806e:	81a3      	strhlt	r3, [r4, #12]
 8008070:	bd10      	pop	{r4, pc}

08008072 <__swrite>:
 8008072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008076:	461f      	mov	r7, r3
 8008078:	898b      	ldrh	r3, [r1, #12]
 800807a:	4605      	mov	r5, r0
 800807c:	05db      	lsls	r3, r3, #23
 800807e:	460c      	mov	r4, r1
 8008080:	4616      	mov	r6, r2
 8008082:	d505      	bpl.n	8008090 <__swrite+0x1e>
 8008084:	2302      	movs	r3, #2
 8008086:	2200      	movs	r2, #0
 8008088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800808c:	f000 f874 	bl	8008178 <_lseek_r>
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	4632      	mov	r2, r6
 8008094:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008098:	81a3      	strh	r3, [r4, #12]
 800809a:	4628      	mov	r0, r5
 800809c:	463b      	mov	r3, r7
 800809e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080a6:	f000 b88b 	b.w	80081c0 <_write_r>

080080aa <__sseek>:
 80080aa:	b510      	push	{r4, lr}
 80080ac:	460c      	mov	r4, r1
 80080ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b2:	f000 f861 	bl	8008178 <_lseek_r>
 80080b6:	1c43      	adds	r3, r0, #1
 80080b8:	89a3      	ldrh	r3, [r4, #12]
 80080ba:	bf15      	itete	ne
 80080bc:	6520      	strne	r0, [r4, #80]	@ 0x50
 80080be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80080c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80080c6:	81a3      	strheq	r3, [r4, #12]
 80080c8:	bf18      	it	ne
 80080ca:	81a3      	strhne	r3, [r4, #12]
 80080cc:	bd10      	pop	{r4, pc}

080080ce <__sclose>:
 80080ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d2:	f000 b841 	b.w	8008158 <_close_r>

080080d6 <_vsnprintf_r>:
 80080d6:	b530      	push	{r4, r5, lr}
 80080d8:	4614      	mov	r4, r2
 80080da:	2c00      	cmp	r4, #0
 80080dc:	4605      	mov	r5, r0
 80080de:	461a      	mov	r2, r3
 80080e0:	b09b      	sub	sp, #108	@ 0x6c
 80080e2:	da05      	bge.n	80080f0 <_vsnprintf_r+0x1a>
 80080e4:	238b      	movs	r3, #139	@ 0x8b
 80080e6:	6003      	str	r3, [r0, #0]
 80080e8:	f04f 30ff 	mov.w	r0, #4294967295
 80080ec:	b01b      	add	sp, #108	@ 0x6c
 80080ee:	bd30      	pop	{r4, r5, pc}
 80080f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80080f4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80080f8:	bf0c      	ite	eq
 80080fa:	4623      	moveq	r3, r4
 80080fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008100:	9302      	str	r3, [sp, #8]
 8008102:	9305      	str	r3, [sp, #20]
 8008104:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008108:	9100      	str	r1, [sp, #0]
 800810a:	9104      	str	r1, [sp, #16]
 800810c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008110:	4669      	mov	r1, sp
 8008112:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008114:	f000 f9c6 	bl	80084a4 <_svfprintf_r>
 8008118:	1c43      	adds	r3, r0, #1
 800811a:	bfbc      	itt	lt
 800811c:	238b      	movlt	r3, #139	@ 0x8b
 800811e:	602b      	strlt	r3, [r5, #0]
 8008120:	2c00      	cmp	r4, #0
 8008122:	d0e3      	beq.n	80080ec <_vsnprintf_r+0x16>
 8008124:	2200      	movs	r2, #0
 8008126:	9b00      	ldr	r3, [sp, #0]
 8008128:	701a      	strb	r2, [r3, #0]
 800812a:	e7df      	b.n	80080ec <_vsnprintf_r+0x16>

0800812c <vsnprintf>:
 800812c:	b507      	push	{r0, r1, r2, lr}
 800812e:	9300      	str	r3, [sp, #0]
 8008130:	4613      	mov	r3, r2
 8008132:	460a      	mov	r2, r1
 8008134:	4601      	mov	r1, r0
 8008136:	4803      	ldr	r0, [pc, #12]	@ (8008144 <vsnprintf+0x18>)
 8008138:	6800      	ldr	r0, [r0, #0]
 800813a:	f7ff ffcc 	bl	80080d6 <_vsnprintf_r>
 800813e:	b003      	add	sp, #12
 8008140:	f85d fb04 	ldr.w	pc, [sp], #4
 8008144:	2000049c 	.word	0x2000049c

08008148 <memset>:
 8008148:	4603      	mov	r3, r0
 800814a:	4402      	add	r2, r0
 800814c:	4293      	cmp	r3, r2
 800814e:	d100      	bne.n	8008152 <memset+0xa>
 8008150:	4770      	bx	lr
 8008152:	f803 1b01 	strb.w	r1, [r3], #1
 8008156:	e7f9      	b.n	800814c <memset+0x4>

08008158 <_close_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	2300      	movs	r3, #0
 800815c:	4d05      	ldr	r5, [pc, #20]	@ (8008174 <_close_r+0x1c>)
 800815e:	4604      	mov	r4, r0
 8008160:	4608      	mov	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f005 fc4c 	bl	800da00 <_close>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d102      	bne.n	8008172 <_close_r+0x1a>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	b103      	cbz	r3, 8008172 <_close_r+0x1a>
 8008170:	6023      	str	r3, [r4, #0]
 8008172:	bd38      	pop	{r3, r4, r5, pc}
 8008174:	20000e80 	.word	0x20000e80

08008178 <_lseek_r>:
 8008178:	b538      	push	{r3, r4, r5, lr}
 800817a:	4604      	mov	r4, r0
 800817c:	4608      	mov	r0, r1
 800817e:	4611      	mov	r1, r2
 8008180:	2200      	movs	r2, #0
 8008182:	4d05      	ldr	r5, [pc, #20]	@ (8008198 <_lseek_r+0x20>)
 8008184:	602a      	str	r2, [r5, #0]
 8008186:	461a      	mov	r2, r3
 8008188:	f005 fc2b 	bl	800d9e2 <_lseek>
 800818c:	1c43      	adds	r3, r0, #1
 800818e:	d102      	bne.n	8008196 <_lseek_r+0x1e>
 8008190:	682b      	ldr	r3, [r5, #0]
 8008192:	b103      	cbz	r3, 8008196 <_lseek_r+0x1e>
 8008194:	6023      	str	r3, [r4, #0]
 8008196:	bd38      	pop	{r3, r4, r5, pc}
 8008198:	20000e80 	.word	0x20000e80

0800819c <_read_r>:
 800819c:	b538      	push	{r3, r4, r5, lr}
 800819e:	4604      	mov	r4, r0
 80081a0:	4608      	mov	r0, r1
 80081a2:	4611      	mov	r1, r2
 80081a4:	2200      	movs	r2, #0
 80081a6:	4d05      	ldr	r5, [pc, #20]	@ (80081bc <_read_r+0x20>)
 80081a8:	602a      	str	r2, [r5, #0]
 80081aa:	461a      	mov	r2, r3
 80081ac:	f7f9 ff14 	bl	8001fd8 <_read>
 80081b0:	1c43      	adds	r3, r0, #1
 80081b2:	d102      	bne.n	80081ba <_read_r+0x1e>
 80081b4:	682b      	ldr	r3, [r5, #0]
 80081b6:	b103      	cbz	r3, 80081ba <_read_r+0x1e>
 80081b8:	6023      	str	r3, [r4, #0]
 80081ba:	bd38      	pop	{r3, r4, r5, pc}
 80081bc:	20000e80 	.word	0x20000e80

080081c0 <_write_r>:
 80081c0:	b538      	push	{r3, r4, r5, lr}
 80081c2:	4604      	mov	r4, r0
 80081c4:	4608      	mov	r0, r1
 80081c6:	4611      	mov	r1, r2
 80081c8:	2200      	movs	r2, #0
 80081ca:	4d05      	ldr	r5, [pc, #20]	@ (80081e0 <_write_r+0x20>)
 80081cc:	602a      	str	r2, [r5, #0]
 80081ce:	461a      	mov	r2, r3
 80081d0:	f7f9 ff40 	bl	8002054 <_write>
 80081d4:	1c43      	adds	r3, r0, #1
 80081d6:	d102      	bne.n	80081de <_write_r+0x1e>
 80081d8:	682b      	ldr	r3, [r5, #0]
 80081da:	b103      	cbz	r3, 80081de <_write_r+0x1e>
 80081dc:	6023      	str	r3, [r4, #0]
 80081de:	bd38      	pop	{r3, r4, r5, pc}
 80081e0:	20000e80 	.word	0x20000e80

080081e4 <__errno>:
 80081e4:	4b01      	ldr	r3, [pc, #4]	@ (80081ec <__errno+0x8>)
 80081e6:	6818      	ldr	r0, [r3, #0]
 80081e8:	4770      	bx	lr
 80081ea:	bf00      	nop
 80081ec:	2000049c 	.word	0x2000049c

080081f0 <__libc_init_array>:
 80081f0:	b570      	push	{r4, r5, r6, lr}
 80081f2:	2600      	movs	r6, #0
 80081f4:	4d0c      	ldr	r5, [pc, #48]	@ (8008228 <__libc_init_array+0x38>)
 80081f6:	4c0d      	ldr	r4, [pc, #52]	@ (800822c <__libc_init_array+0x3c>)
 80081f8:	1b64      	subs	r4, r4, r5
 80081fa:	10a4      	asrs	r4, r4, #2
 80081fc:	42a6      	cmp	r6, r4
 80081fe:	d109      	bne.n	8008214 <__libc_init_array+0x24>
 8008200:	f005 fc3e 	bl	800da80 <_init>
 8008204:	2600      	movs	r6, #0
 8008206:	4d0a      	ldr	r5, [pc, #40]	@ (8008230 <__libc_init_array+0x40>)
 8008208:	4c0a      	ldr	r4, [pc, #40]	@ (8008234 <__libc_init_array+0x44>)
 800820a:	1b64      	subs	r4, r4, r5
 800820c:	10a4      	asrs	r4, r4, #2
 800820e:	42a6      	cmp	r6, r4
 8008210:	d105      	bne.n	800821e <__libc_init_array+0x2e>
 8008212:	bd70      	pop	{r4, r5, r6, pc}
 8008214:	f855 3b04 	ldr.w	r3, [r5], #4
 8008218:	4798      	blx	r3
 800821a:	3601      	adds	r6, #1
 800821c:	e7ee      	b.n	80081fc <__libc_init_array+0xc>
 800821e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008222:	4798      	blx	r3
 8008224:	3601      	adds	r6, #1
 8008226:	e7f2      	b.n	800820e <__libc_init_array+0x1e>
 8008228:	0800e4f8 	.word	0x0800e4f8
 800822c:	0800e4f8 	.word	0x0800e4f8
 8008230:	0800e4f8 	.word	0x0800e4f8
 8008234:	0800e500 	.word	0x0800e500

08008238 <__retarget_lock_init_recursive>:
 8008238:	4770      	bx	lr

0800823a <__retarget_lock_close_recursive>:
 800823a:	4770      	bx	lr

0800823c <__retarget_lock_acquire_recursive>:
 800823c:	4770      	bx	lr

0800823e <__retarget_lock_release_recursive>:
 800823e:	4770      	bx	lr

08008240 <sysconf>:
 8008240:	2808      	cmp	r0, #8
 8008242:	b508      	push	{r3, lr}
 8008244:	d006      	beq.n	8008254 <sysconf+0x14>
 8008246:	f7ff ffcd 	bl	80081e4 <__errno>
 800824a:	2316      	movs	r3, #22
 800824c:	6003      	str	r3, [r0, #0]
 800824e:	f04f 30ff 	mov.w	r0, #4294967295
 8008252:	bd08      	pop	{r3, pc}
 8008254:	2080      	movs	r0, #128	@ 0x80
 8008256:	e7fc      	b.n	8008252 <sysconf+0x12>

08008258 <register_fini>:
 8008258:	4b02      	ldr	r3, [pc, #8]	@ (8008264 <register_fini+0xc>)
 800825a:	b113      	cbz	r3, 8008262 <register_fini+0xa>
 800825c:	4802      	ldr	r0, [pc, #8]	@ (8008268 <register_fini+0x10>)
 800825e:	f000 b805 	b.w	800826c <atexit>
 8008262:	4770      	bx	lr
 8008264:	00000000 	.word	0x00000000
 8008268:	0800bed5 	.word	0x0800bed5

0800826c <atexit>:
 800826c:	2300      	movs	r3, #0
 800826e:	4601      	mov	r1, r0
 8008270:	461a      	mov	r2, r3
 8008272:	4618      	mov	r0, r3
 8008274:	f003 be92 	b.w	800bf9c <__register_exitproc>

08008278 <_malloc_trim_r>:
 8008278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800827c:	4606      	mov	r6, r0
 800827e:	2008      	movs	r0, #8
 8008280:	4689      	mov	r9, r1
 8008282:	f7ff ffdd 	bl	8008240 <sysconf>
 8008286:	4680      	mov	r8, r0
 8008288:	4f23      	ldr	r7, [pc, #140]	@ (8008318 <_malloc_trim_r+0xa0>)
 800828a:	4630      	mov	r0, r6
 800828c:	f7ff fcf6 	bl	8007c7c <__malloc_lock>
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	685d      	ldr	r5, [r3, #4]
 8008294:	f025 0503 	bic.w	r5, r5, #3
 8008298:	f1a5 0411 	sub.w	r4, r5, #17
 800829c:	eba4 0409 	sub.w	r4, r4, r9
 80082a0:	4444      	add	r4, r8
 80082a2:	fbb4 f4f8 	udiv	r4, r4, r8
 80082a6:	3c01      	subs	r4, #1
 80082a8:	fb08 f404 	mul.w	r4, r8, r4
 80082ac:	45a0      	cmp	r8, r4
 80082ae:	dd05      	ble.n	80082bc <_malloc_trim_r+0x44>
 80082b0:	4630      	mov	r0, r6
 80082b2:	f7ff fce9 	bl	8007c88 <__malloc_unlock>
 80082b6:	2000      	movs	r0, #0
 80082b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082bc:	2100      	movs	r1, #0
 80082be:	4630      	mov	r0, r6
 80082c0:	f7f9 fe42 	bl	8001f48 <_sbrk_r>
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	442b      	add	r3, r5
 80082c8:	4298      	cmp	r0, r3
 80082ca:	d1f1      	bne.n	80082b0 <_malloc_trim_r+0x38>
 80082cc:	4630      	mov	r0, r6
 80082ce:	4261      	negs	r1, r4
 80082d0:	f7f9 fe3a 	bl	8001f48 <_sbrk_r>
 80082d4:	3001      	adds	r0, #1
 80082d6:	d110      	bne.n	80082fa <_malloc_trim_r+0x82>
 80082d8:	2100      	movs	r1, #0
 80082da:	4630      	mov	r0, r6
 80082dc:	f7f9 fe34 	bl	8001f48 <_sbrk_r>
 80082e0:	68ba      	ldr	r2, [r7, #8]
 80082e2:	1a83      	subs	r3, r0, r2
 80082e4:	2b0f      	cmp	r3, #15
 80082e6:	dde3      	ble.n	80082b0 <_malloc_trim_r+0x38>
 80082e8:	490c      	ldr	r1, [pc, #48]	@ (800831c <_malloc_trim_r+0xa4>)
 80082ea:	f043 0301 	orr.w	r3, r3, #1
 80082ee:	6809      	ldr	r1, [r1, #0]
 80082f0:	6053      	str	r3, [r2, #4]
 80082f2:	1a40      	subs	r0, r0, r1
 80082f4:	490a      	ldr	r1, [pc, #40]	@ (8008320 <_malloc_trim_r+0xa8>)
 80082f6:	6008      	str	r0, [r1, #0]
 80082f8:	e7da      	b.n	80082b0 <_malloc_trim_r+0x38>
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	4a08      	ldr	r2, [pc, #32]	@ (8008320 <_malloc_trim_r+0xa8>)
 80082fe:	1b2d      	subs	r5, r5, r4
 8008300:	f045 0501 	orr.w	r5, r5, #1
 8008304:	605d      	str	r5, [r3, #4]
 8008306:	6813      	ldr	r3, [r2, #0]
 8008308:	4630      	mov	r0, r6
 800830a:	1b1b      	subs	r3, r3, r4
 800830c:	6013      	str	r3, [r2, #0]
 800830e:	f7ff fcbb 	bl	8007c88 <__malloc_unlock>
 8008312:	2001      	movs	r0, #1
 8008314:	e7d0      	b.n	80082b8 <_malloc_trim_r+0x40>
 8008316:	bf00      	nop
 8008318:	20000088 	.word	0x20000088
 800831c:	20000080 	.word	0x20000080
 8008320:	20000d10 	.word	0x20000d10

08008324 <_free_r>:
 8008324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008326:	4604      	mov	r4, r0
 8008328:	460f      	mov	r7, r1
 800832a:	2900      	cmp	r1, #0
 800832c:	f000 80b1 	beq.w	8008492 <_free_r+0x16e>
 8008330:	f7ff fca4 	bl	8007c7c <__malloc_lock>
 8008334:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008338:	4d56      	ldr	r5, [pc, #344]	@ (8008494 <_free_r+0x170>)
 800833a:	f022 0001 	bic.w	r0, r2, #1
 800833e:	f1a7 0308 	sub.w	r3, r7, #8
 8008342:	eb03 0c00 	add.w	ip, r3, r0
 8008346:	68a9      	ldr	r1, [r5, #8]
 8008348:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800834c:	4561      	cmp	r1, ip
 800834e:	f026 0603 	bic.w	r6, r6, #3
 8008352:	f002 0201 	and.w	r2, r2, #1
 8008356:	d11b      	bne.n	8008390 <_free_r+0x6c>
 8008358:	4406      	add	r6, r0
 800835a:	b93a      	cbnz	r2, 800836c <_free_r+0x48>
 800835c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8008360:	1a9b      	subs	r3, r3, r2
 8008362:	4416      	add	r6, r2
 8008364:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8008368:	60ca      	str	r2, [r1, #12]
 800836a:	6091      	str	r1, [r2, #8]
 800836c:	f046 0201 	orr.w	r2, r6, #1
 8008370:	605a      	str	r2, [r3, #4]
 8008372:	60ab      	str	r3, [r5, #8]
 8008374:	4b48      	ldr	r3, [pc, #288]	@ (8008498 <_free_r+0x174>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	42b3      	cmp	r3, r6
 800837a:	d804      	bhi.n	8008386 <_free_r+0x62>
 800837c:	4b47      	ldr	r3, [pc, #284]	@ (800849c <_free_r+0x178>)
 800837e:	4620      	mov	r0, r4
 8008380:	6819      	ldr	r1, [r3, #0]
 8008382:	f7ff ff79 	bl	8008278 <_malloc_trim_r>
 8008386:	4620      	mov	r0, r4
 8008388:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800838c:	f7ff bc7c 	b.w	8007c88 <__malloc_unlock>
 8008390:	f8cc 6004 	str.w	r6, [ip, #4]
 8008394:	2a00      	cmp	r2, #0
 8008396:	d138      	bne.n	800840a <_free_r+0xe6>
 8008398:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800839c:	f105 0708 	add.w	r7, r5, #8
 80083a0:	1a5b      	subs	r3, r3, r1
 80083a2:	4408      	add	r0, r1
 80083a4:	6899      	ldr	r1, [r3, #8]
 80083a6:	42b9      	cmp	r1, r7
 80083a8:	d031      	beq.n	800840e <_free_r+0xea>
 80083aa:	68df      	ldr	r7, [r3, #12]
 80083ac:	60cf      	str	r7, [r1, #12]
 80083ae:	60b9      	str	r1, [r7, #8]
 80083b0:	eb0c 0106 	add.w	r1, ip, r6
 80083b4:	6849      	ldr	r1, [r1, #4]
 80083b6:	07c9      	lsls	r1, r1, #31
 80083b8:	d40b      	bmi.n	80083d2 <_free_r+0xae>
 80083ba:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80083be:	4430      	add	r0, r6
 80083c0:	bb3a      	cbnz	r2, 8008412 <_free_r+0xee>
 80083c2:	4e37      	ldr	r6, [pc, #220]	@ (80084a0 <_free_r+0x17c>)
 80083c4:	42b1      	cmp	r1, r6
 80083c6:	d124      	bne.n	8008412 <_free_r+0xee>
 80083c8:	2201      	movs	r2, #1
 80083ca:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80083ce:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80083d2:	f040 0101 	orr.w	r1, r0, #1
 80083d6:	6059      	str	r1, [r3, #4]
 80083d8:	5018      	str	r0, [r3, r0]
 80083da:	2a00      	cmp	r2, #0
 80083dc:	d1d3      	bne.n	8008386 <_free_r+0x62>
 80083de:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80083e2:	d21b      	bcs.n	800841c <_free_r+0xf8>
 80083e4:	2101      	movs	r1, #1
 80083e6:	08c2      	lsrs	r2, r0, #3
 80083e8:	0940      	lsrs	r0, r0, #5
 80083ea:	4081      	lsls	r1, r0
 80083ec:	6868      	ldr	r0, [r5, #4]
 80083ee:	3201      	adds	r2, #1
 80083f0:	4301      	orrs	r1, r0
 80083f2:	6069      	str	r1, [r5, #4]
 80083f4:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 80083f8:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 80083fc:	3908      	subs	r1, #8
 80083fe:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008402:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8008406:	60c3      	str	r3, [r0, #12]
 8008408:	e7bd      	b.n	8008386 <_free_r+0x62>
 800840a:	2200      	movs	r2, #0
 800840c:	e7d0      	b.n	80083b0 <_free_r+0x8c>
 800840e:	2201      	movs	r2, #1
 8008410:	e7ce      	b.n	80083b0 <_free_r+0x8c>
 8008412:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8008416:	60ce      	str	r6, [r1, #12]
 8008418:	60b1      	str	r1, [r6, #8]
 800841a:	e7da      	b.n	80083d2 <_free_r+0xae>
 800841c:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8008420:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8008424:	d214      	bcs.n	8008450 <_free_r+0x12c>
 8008426:	0982      	lsrs	r2, r0, #6
 8008428:	3238      	adds	r2, #56	@ 0x38
 800842a:	1c51      	adds	r1, r2, #1
 800842c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8008430:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8008434:	428e      	cmp	r6, r1
 8008436:	d125      	bne.n	8008484 <_free_r+0x160>
 8008438:	2001      	movs	r0, #1
 800843a:	1092      	asrs	r2, r2, #2
 800843c:	fa00 f202 	lsl.w	r2, r0, r2
 8008440:	6868      	ldr	r0, [r5, #4]
 8008442:	4302      	orrs	r2, r0
 8008444:	606a      	str	r2, [r5, #4]
 8008446:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800844a:	60b3      	str	r3, [r6, #8]
 800844c:	60cb      	str	r3, [r1, #12]
 800844e:	e79a      	b.n	8008386 <_free_r+0x62>
 8008450:	2a14      	cmp	r2, #20
 8008452:	d801      	bhi.n	8008458 <_free_r+0x134>
 8008454:	325b      	adds	r2, #91	@ 0x5b
 8008456:	e7e8      	b.n	800842a <_free_r+0x106>
 8008458:	2a54      	cmp	r2, #84	@ 0x54
 800845a:	d802      	bhi.n	8008462 <_free_r+0x13e>
 800845c:	0b02      	lsrs	r2, r0, #12
 800845e:	326e      	adds	r2, #110	@ 0x6e
 8008460:	e7e3      	b.n	800842a <_free_r+0x106>
 8008462:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8008466:	d802      	bhi.n	800846e <_free_r+0x14a>
 8008468:	0bc2      	lsrs	r2, r0, #15
 800846a:	3277      	adds	r2, #119	@ 0x77
 800846c:	e7dd      	b.n	800842a <_free_r+0x106>
 800846e:	f240 5154 	movw	r1, #1364	@ 0x554
 8008472:	428a      	cmp	r2, r1
 8008474:	bf96      	itet	ls
 8008476:	0c82      	lsrls	r2, r0, #18
 8008478:	227e      	movhi	r2, #126	@ 0x7e
 800847a:	327c      	addls	r2, #124	@ 0x7c
 800847c:	e7d5      	b.n	800842a <_free_r+0x106>
 800847e:	6889      	ldr	r1, [r1, #8]
 8008480:	428e      	cmp	r6, r1
 8008482:	d004      	beq.n	800848e <_free_r+0x16a>
 8008484:	684a      	ldr	r2, [r1, #4]
 8008486:	f022 0203 	bic.w	r2, r2, #3
 800848a:	4282      	cmp	r2, r0
 800848c:	d8f7      	bhi.n	800847e <_free_r+0x15a>
 800848e:	68ce      	ldr	r6, [r1, #12]
 8008490:	e7d9      	b.n	8008446 <_free_r+0x122>
 8008492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008494:	20000088 	.word	0x20000088
 8008498:	20000084 	.word	0x20000084
 800849c:	20000d40 	.word	0x20000d40
 80084a0:	20000090 	.word	0x20000090

080084a4 <_svfprintf_r>:
 80084a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a8:	b0d7      	sub	sp, #348	@ 0x15c
 80084aa:	4688      	mov	r8, r1
 80084ac:	4691      	mov	r9, r2
 80084ae:	461e      	mov	r6, r3
 80084b0:	9007      	str	r0, [sp, #28]
 80084b2:	f003 fce9 	bl	800be88 <_localeconv_r>
 80084b6:	6803      	ldr	r3, [r0, #0]
 80084b8:	4618      	mov	r0, r3
 80084ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80084bc:	f7f7 fe48 	bl	8000150 <strlen>
 80084c0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80084c4:	9011      	str	r0, [sp, #68]	@ 0x44
 80084c6:	0619      	lsls	r1, r3, #24
 80084c8:	d515      	bpl.n	80084f6 <_svfprintf_r+0x52>
 80084ca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80084ce:	b993      	cbnz	r3, 80084f6 <_svfprintf_r+0x52>
 80084d0:	2140      	movs	r1, #64	@ 0x40
 80084d2:	9807      	ldr	r0, [sp, #28]
 80084d4:	f7ff f998 	bl	8007808 <_malloc_r>
 80084d8:	f8c8 0000 	str.w	r0, [r8]
 80084dc:	f8c8 0010 	str.w	r0, [r8, #16]
 80084e0:	b930      	cbnz	r0, 80084f0 <_svfprintf_r+0x4c>
 80084e2:	230c      	movs	r3, #12
 80084e4:	9a07      	ldr	r2, [sp, #28]
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	f04f 33ff 	mov.w	r3, #4294967295
 80084ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084ee:	e1ef      	b.n	80088d0 <_svfprintf_r+0x42c>
 80084f0:	2340      	movs	r3, #64	@ 0x40
 80084f2:	f8c8 3014 	str.w	r3, [r8, #20]
 80084f6:	2300      	movs	r3, #0
 80084f8:	2200      	movs	r2, #0
 80084fa:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 80084fe:	9308      	str	r3, [sp, #32]
 8008500:	2300      	movs	r3, #0
 8008502:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8008506:	2300      	movs	r3, #0
 8008508:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 800850c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800850e:	942a      	str	r4, [sp, #168]	@ 0xa8
 8008510:	930d      	str	r3, [sp, #52]	@ 0x34
 8008512:	9316      	str	r3, [sp, #88]	@ 0x58
 8008514:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008516:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008518:	464b      	mov	r3, r9
 800851a:	461d      	mov	r5, r3
 800851c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008520:	b10a      	cbz	r2, 8008526 <_svfprintf_r+0x82>
 8008522:	2a25      	cmp	r2, #37	@ 0x25
 8008524:	d1f9      	bne.n	800851a <_svfprintf_r+0x76>
 8008526:	ebb5 0709 	subs.w	r7, r5, r9
 800852a:	d00d      	beq.n	8008548 <_svfprintf_r+0xa4>
 800852c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800852e:	e9c4 9700 	strd	r9, r7, [r4]
 8008532:	443b      	add	r3, r7
 8008534:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008536:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008538:	3301      	adds	r3, #1
 800853a:	2b07      	cmp	r3, #7
 800853c:	932b      	str	r3, [sp, #172]	@ 0xac
 800853e:	dc75      	bgt.n	800862c <_svfprintf_r+0x188>
 8008540:	3408      	adds	r4, #8
 8008542:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008544:	443b      	add	r3, r7
 8008546:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008548:	782b      	ldrb	r3, [r5, #0]
 800854a:	2b00      	cmp	r3, #0
 800854c:	f001 8124 	beq.w	8009798 <_svfprintf_r+0x12f4>
 8008550:	2200      	movs	r2, #0
 8008552:	1c6b      	adds	r3, r5, #1
 8008554:	4693      	mov	fp, r2
 8008556:	f04f 35ff 	mov.w	r5, #4294967295
 800855a:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 800855e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008560:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008564:	920a      	str	r2, [sp, #40]	@ 0x28
 8008566:	9310      	str	r3, [sp, #64]	@ 0x40
 8008568:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800856a:	3b20      	subs	r3, #32
 800856c:	2b5a      	cmp	r3, #90	@ 0x5a
 800856e:	f200 8596 	bhi.w	800909e <_svfprintf_r+0xbfa>
 8008572:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008576:	009e      	.short	0x009e
 8008578:	05940594 	.word	0x05940594
 800857c:	059400a6 	.word	0x059400a6
 8008580:	05940594 	.word	0x05940594
 8008584:	05940086 	.word	0x05940086
 8008588:	00a90594 	.word	0x00a90594
 800858c:	059400b3 	.word	0x059400b3
 8008590:	00b500b0 	.word	0x00b500b0
 8008594:	00ce0594 	.word	0x00ce0594
 8008598:	00d100d1 	.word	0x00d100d1
 800859c:	00d100d1 	.word	0x00d100d1
 80085a0:	00d100d1 	.word	0x00d100d1
 80085a4:	00d100d1 	.word	0x00d100d1
 80085a8:	059400d1 	.word	0x059400d1
 80085ac:	05940594 	.word	0x05940594
 80085b0:	05940594 	.word	0x05940594
 80085b4:	05940594 	.word	0x05940594
 80085b8:	05940140 	.word	0x05940140
 80085bc:	011100ff 	.word	0x011100ff
 80085c0:	01400140 	.word	0x01400140
 80085c4:	05940140 	.word	0x05940140
 80085c8:	05940594 	.word	0x05940594
 80085cc:	00e20594 	.word	0x00e20594
 80085d0:	05940594 	.word	0x05940594
 80085d4:	0594048f 	.word	0x0594048f
 80085d8:	05940594 	.word	0x05940594
 80085dc:	059404d7 	.word	0x059404d7
 80085e0:	059404f6 	.word	0x059404f6
 80085e4:	05180594 	.word	0x05180594
 80085e8:	05940594 	.word	0x05940594
 80085ec:	05940594 	.word	0x05940594
 80085f0:	05940594 	.word	0x05940594
 80085f4:	05940594 	.word	0x05940594
 80085f8:	05940140 	.word	0x05940140
 80085fc:	011300ff 	.word	0x011300ff
 8008600:	01400140 	.word	0x01400140
 8008604:	00e50140 	.word	0x00e50140
 8008608:	00f90113 	.word	0x00f90113
 800860c:	00f20594 	.word	0x00f20594
 8008610:	046c0594 	.word	0x046c0594
 8008614:	04c60491 	.word	0x04c60491
 8008618:	059400f9 	.word	0x059400f9
 800861c:	009c04d7 	.word	0x009c04d7
 8008620:	059404f8 	.word	0x059404f8
 8008624:	00650594 	.word	0x00650594
 8008628:	009c0594 	.word	0x009c0594
 800862c:	4641      	mov	r1, r8
 800862e:	9807      	ldr	r0, [sp, #28]
 8008630:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008632:	f005 f83d 	bl	800d6b0 <__ssprint_r>
 8008636:	2800      	cmp	r0, #0
 8008638:	f040 8145 	bne.w	80088c6 <_svfprintf_r+0x422>
 800863c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800863e:	e780      	b.n	8008542 <_svfprintf_r+0x9e>
 8008640:	4ba6      	ldr	r3, [pc, #664]	@ (80088dc <_svfprintf_r+0x438>)
 8008642:	931d      	str	r3, [sp, #116]	@ 0x74
 8008644:	f01b 0320 	ands.w	r3, fp, #32
 8008648:	f000 84b0 	beq.w	8008fac <_svfprintf_r+0xb08>
 800864c:	3607      	adds	r6, #7
 800864e:	f026 0307 	bic.w	r3, r6, #7
 8008652:	461a      	mov	r2, r3
 8008654:	f852 6b08 	ldr.w	r6, [r2], #8
 8008658:	685f      	ldr	r7, [r3, #4]
 800865a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800865c:	f01b 0f01 	tst.w	fp, #1
 8008660:	d00a      	beq.n	8008678 <_svfprintf_r+0x1d4>
 8008662:	ea56 0307 	orrs.w	r3, r6, r7
 8008666:	d007      	beq.n	8008678 <_svfprintf_r+0x1d4>
 8008668:	2330      	movs	r3, #48	@ 0x30
 800866a:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 800866e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008670:	f04b 0b02 	orr.w	fp, fp, #2
 8008674:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8008678:	2302      	movs	r3, #2
 800867a:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 800867e:	f000 bc19 	b.w	8008eb4 <_svfprintf_r+0xa10>
 8008682:	9807      	ldr	r0, [sp, #28]
 8008684:	f003 fc00 	bl	800be88 <_localeconv_r>
 8008688:	6843      	ldr	r3, [r0, #4]
 800868a:	4618      	mov	r0, r3
 800868c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800868e:	f7f7 fd5f 	bl	8000150 <strlen>
 8008692:	9016      	str	r0, [sp, #88]	@ 0x58
 8008694:	9807      	ldr	r0, [sp, #28]
 8008696:	f003 fbf7 	bl	800be88 <_localeconv_r>
 800869a:	6883      	ldr	r3, [r0, #8]
 800869c:	930d      	str	r3, [sp, #52]	@ 0x34
 800869e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80086a0:	b12b      	cbz	r3, 80086ae <_svfprintf_r+0x20a>
 80086a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086a4:	b11b      	cbz	r3, 80086ae <_svfprintf_r+0x20a>
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	b10b      	cbz	r3, 80086ae <_svfprintf_r+0x20a>
 80086aa:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 80086ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80086b0:	e756      	b.n	8008560 <_svfprintf_r+0xbc>
 80086b2:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d1f9      	bne.n	80086ae <_svfprintf_r+0x20a>
 80086ba:	2320      	movs	r3, #32
 80086bc:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80086c0:	e7f5      	b.n	80086ae <_svfprintf_r+0x20a>
 80086c2:	f04b 0b01 	orr.w	fp, fp, #1
 80086c6:	e7f2      	b.n	80086ae <_svfprintf_r+0x20a>
 80086c8:	f856 3b04 	ldr.w	r3, [r6], #4
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	9312      	str	r3, [sp, #72]	@ 0x48
 80086d0:	daed      	bge.n	80086ae <_svfprintf_r+0x20a>
 80086d2:	425b      	negs	r3, r3
 80086d4:	9312      	str	r3, [sp, #72]	@ 0x48
 80086d6:	f04b 0b04 	orr.w	fp, fp, #4
 80086da:	e7e8      	b.n	80086ae <_svfprintf_r+0x20a>
 80086dc:	232b      	movs	r3, #43	@ 0x2b
 80086de:	e7ed      	b.n	80086bc <_svfprintf_r+0x218>
 80086e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80086e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086e6:	2a2a      	cmp	r2, #42	@ 0x2a
 80086e8:	920a      	str	r2, [sp, #40]	@ 0x28
 80086ea:	d10f      	bne.n	800870c <_svfprintf_r+0x268>
 80086ec:	f856 5b04 	ldr.w	r5, [r6], #4
 80086f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80086f2:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 80086f6:	e7da      	b.n	80086ae <_svfprintf_r+0x20a>
 80086f8:	fb01 2505 	mla	r5, r1, r5, r2
 80086fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008700:	920a      	str	r2, [sp, #40]	@ 0x28
 8008702:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008704:	3a30      	subs	r2, #48	@ 0x30
 8008706:	2a09      	cmp	r2, #9
 8008708:	d9f6      	bls.n	80086f8 <_svfprintf_r+0x254>
 800870a:	e72c      	b.n	8008566 <_svfprintf_r+0xc2>
 800870c:	2500      	movs	r5, #0
 800870e:	210a      	movs	r1, #10
 8008710:	e7f7      	b.n	8008702 <_svfprintf_r+0x25e>
 8008712:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8008716:	e7ca      	b.n	80086ae <_svfprintf_r+0x20a>
 8008718:	2200      	movs	r2, #0
 800871a:	210a      	movs	r1, #10
 800871c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800871e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008720:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008722:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008724:	3a30      	subs	r2, #48	@ 0x30
 8008726:	fb01 2200 	mla	r2, r1, r0, r2
 800872a:	9212      	str	r2, [sp, #72]	@ 0x48
 800872c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008730:	920a      	str	r2, [sp, #40]	@ 0x28
 8008732:	3a30      	subs	r2, #48	@ 0x30
 8008734:	2a09      	cmp	r2, #9
 8008736:	d9f3      	bls.n	8008720 <_svfprintf_r+0x27c>
 8008738:	e715      	b.n	8008566 <_svfprintf_r+0xc2>
 800873a:	f04b 0b08 	orr.w	fp, fp, #8
 800873e:	e7b6      	b.n	80086ae <_svfprintf_r+0x20a>
 8008740:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	2b68      	cmp	r3, #104	@ 0x68
 8008746:	bf01      	itttt	eq
 8008748:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 800874a:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 800874e:	3301      	addeq	r3, #1
 8008750:	9310      	streq	r3, [sp, #64]	@ 0x40
 8008752:	bf18      	it	ne
 8008754:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8008758:	e7a9      	b.n	80086ae <_svfprintf_r+0x20a>
 800875a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	2b6c      	cmp	r3, #108	@ 0x6c
 8008760:	d105      	bne.n	800876e <_svfprintf_r+0x2ca>
 8008762:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008764:	3301      	adds	r3, #1
 8008766:	9310      	str	r3, [sp, #64]	@ 0x40
 8008768:	f04b 0b20 	orr.w	fp, fp, #32
 800876c:	e79f      	b.n	80086ae <_svfprintf_r+0x20a>
 800876e:	f04b 0b10 	orr.w	fp, fp, #16
 8008772:	e79c      	b.n	80086ae <_svfprintf_r+0x20a>
 8008774:	4632      	mov	r2, r6
 8008776:	f852 3b04 	ldr.w	r3, [r2], #4
 800877a:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 800877e:	2300      	movs	r3, #0
 8008780:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008782:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008786:	469a      	mov	sl, r3
 8008788:	2501      	movs	r5, #1
 800878a:	461f      	mov	r7, r3
 800878c:	461e      	mov	r6, r3
 800878e:	9314      	str	r3, [sp, #80]	@ 0x50
 8008790:	930c      	str	r3, [sp, #48]	@ 0x30
 8008792:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 8008796:	e1cd      	b.n	8008b34 <_svfprintf_r+0x690>
 8008798:	f04b 0b10 	orr.w	fp, fp, #16
 800879c:	f01b 0f20 	tst.w	fp, #32
 80087a0:	d011      	beq.n	80087c6 <_svfprintf_r+0x322>
 80087a2:	3607      	adds	r6, #7
 80087a4:	f026 0307 	bic.w	r3, r6, #7
 80087a8:	461a      	mov	r2, r3
 80087aa:	f852 6b08 	ldr.w	r6, [r2], #8
 80087ae:	685f      	ldr	r7, [r3, #4]
 80087b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80087b2:	2f00      	cmp	r7, #0
 80087b4:	da05      	bge.n	80087c2 <_svfprintf_r+0x31e>
 80087b6:	232d      	movs	r3, #45	@ 0x2d
 80087b8:	4276      	negs	r6, r6
 80087ba:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80087be:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80087c2:	2301      	movs	r3, #1
 80087c4:	e379      	b.n	8008eba <_svfprintf_r+0xa16>
 80087c6:	4633      	mov	r3, r6
 80087c8:	f853 7b04 	ldr.w	r7, [r3], #4
 80087cc:	f01b 0f10 	tst.w	fp, #16
 80087d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087d2:	d002      	beq.n	80087da <_svfprintf_r+0x336>
 80087d4:	463e      	mov	r6, r7
 80087d6:	17ff      	asrs	r7, r7, #31
 80087d8:	e7eb      	b.n	80087b2 <_svfprintf_r+0x30e>
 80087da:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80087de:	d003      	beq.n	80087e8 <_svfprintf_r+0x344>
 80087e0:	b23e      	sxth	r6, r7
 80087e2:	f347 37c0 	sbfx	r7, r7, #15, #1
 80087e6:	e7e4      	b.n	80087b2 <_svfprintf_r+0x30e>
 80087e8:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80087ec:	d0f2      	beq.n	80087d4 <_svfprintf_r+0x330>
 80087ee:	b27e      	sxtb	r6, r7
 80087f0:	f347 17c0 	sbfx	r7, r7, #7, #1
 80087f4:	e7dd      	b.n	80087b2 <_svfprintf_r+0x30e>
 80087f6:	3607      	adds	r6, #7
 80087f8:	f026 0307 	bic.w	r3, r6, #7
 80087fc:	4619      	mov	r1, r3
 80087fe:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008802:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8008806:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008808:	910b      	str	r1, [sp, #44]	@ 0x2c
 800880a:	931e      	str	r3, [sp, #120]	@ 0x78
 800880c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800880e:	f04f 32ff 	mov.w	r2, #4294967295
 8008812:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008816:	931f      	str	r3, [sp, #124]	@ 0x7c
 8008818:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 800881c:	4b30      	ldr	r3, [pc, #192]	@ (80088e0 <_svfprintf_r+0x43c>)
 800881e:	f7f8 f8f5 	bl	8000a0c <__aeabi_dcmpun>
 8008822:	bb08      	cbnz	r0, 8008868 <_svfprintf_r+0x3c4>
 8008824:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8008828:	f04f 32ff 	mov.w	r2, #4294967295
 800882c:	4b2c      	ldr	r3, [pc, #176]	@ (80088e0 <_svfprintf_r+0x43c>)
 800882e:	f7f8 f8cf 	bl	80009d0 <__aeabi_dcmple>
 8008832:	b9c8      	cbnz	r0, 8008868 <_svfprintf_r+0x3c4>
 8008834:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008838:	2200      	movs	r2, #0
 800883a:	2300      	movs	r3, #0
 800883c:	f7f8 f8be 	bl	80009bc <__aeabi_dcmplt>
 8008840:	b110      	cbz	r0, 8008848 <_svfprintf_r+0x3a4>
 8008842:	232d      	movs	r3, #45	@ 0x2d
 8008844:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008848:	4a26      	ldr	r2, [pc, #152]	@ (80088e4 <_svfprintf_r+0x440>)
 800884a:	4b27      	ldr	r3, [pc, #156]	@ (80088e8 <_svfprintf_r+0x444>)
 800884c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800884e:	f04f 0a00 	mov.w	sl, #0
 8008852:	2947      	cmp	r1, #71	@ 0x47
 8008854:	bfd4      	ite	le
 8008856:	4691      	movle	r9, r2
 8008858:	4699      	movgt	r9, r3
 800885a:	2503      	movs	r5, #3
 800885c:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 8008860:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 8008864:	f000 bfd0 	b.w	8009808 <_svfprintf_r+0x1364>
 8008868:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800886c:	4610      	mov	r0, r2
 800886e:	4619      	mov	r1, r3
 8008870:	f7f8 f8cc 	bl	8000a0c <__aeabi_dcmpun>
 8008874:	4682      	mov	sl, r0
 8008876:	b140      	cbz	r0, 800888a <_svfprintf_r+0x3e6>
 8008878:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800887a:	4a1c      	ldr	r2, [pc, #112]	@ (80088ec <_svfprintf_r+0x448>)
 800887c:	2b00      	cmp	r3, #0
 800887e:	bfbc      	itt	lt
 8008880:	232d      	movlt	r3, #45	@ 0x2d
 8008882:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 8008886:	4b1a      	ldr	r3, [pc, #104]	@ (80088f0 <_svfprintf_r+0x44c>)
 8008888:	e7e0      	b.n	800884c <_svfprintf_r+0x3a8>
 800888a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800888c:	2b61      	cmp	r3, #97	@ 0x61
 800888e:	d023      	beq.n	80088d8 <_svfprintf_r+0x434>
 8008890:	2b41      	cmp	r3, #65	@ 0x41
 8008892:	d12f      	bne.n	80088f4 <_svfprintf_r+0x450>
 8008894:	2358      	movs	r3, #88	@ 0x58
 8008896:	2230      	movs	r2, #48	@ 0x30
 8008898:	2d63      	cmp	r5, #99	@ 0x63
 800889a:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 800889e:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 80088a2:	f04b 0b02 	orr.w	fp, fp, #2
 80088a6:	f340 80a8 	ble.w	80089fa <_svfprintf_r+0x556>
 80088aa:	9807      	ldr	r0, [sp, #28]
 80088ac:	1c69      	adds	r1, r5, #1
 80088ae:	f7fe ffab 	bl	8007808 <_malloc_r>
 80088b2:	4681      	mov	r9, r0
 80088b4:	2800      	cmp	r0, #0
 80088b6:	f040 80a5 	bne.w	8008a04 <_svfprintf_r+0x560>
 80088ba:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80088be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088c2:	f8a8 300c 	strh.w	r3, [r8, #12]
 80088c6:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80088ca:	065b      	lsls	r3, r3, #25
 80088cc:	f53f ae0c 	bmi.w	80084e8 <_svfprintf_r+0x44>
 80088d0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80088d2:	b057      	add	sp, #348	@ 0x15c
 80088d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d8:	2378      	movs	r3, #120	@ 0x78
 80088da:	e7dc      	b.n	8008896 <_svfprintf_r+0x3f2>
 80088dc:	0800e150 	.word	0x0800e150
 80088e0:	7fefffff 	.word	0x7fefffff
 80088e4:	0800e140 	.word	0x0800e140
 80088e8:	0800e144 	.word	0x0800e144
 80088ec:	0800e148 	.word	0x0800e148
 80088f0:	0800e14c 	.word	0x0800e14c
 80088f4:	1c6a      	adds	r2, r5, #1
 80088f6:	f000 8087 	beq.w	8008a08 <_svfprintf_r+0x564>
 80088fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088fc:	f023 0320 	bic.w	r3, r3, #32
 8008900:	2b47      	cmp	r3, #71	@ 0x47
 8008902:	d102      	bne.n	800890a <_svfprintf_r+0x466>
 8008904:	b90d      	cbnz	r5, 800890a <_svfprintf_r+0x466>
 8008906:	46aa      	mov	sl, r5
 8008908:	2501      	movs	r5, #1
 800890a:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 800890e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008910:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008912:	2b00      	cmp	r3, #0
 8008914:	da7a      	bge.n	8008a0c <_svfprintf_r+0x568>
 8008916:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008918:	9318      	str	r3, [sp, #96]	@ 0x60
 800891a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800891c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008920:	9319      	str	r3, [sp, #100]	@ 0x64
 8008922:	232d      	movs	r3, #45	@ 0x2d
 8008924:	9320      	str	r3, [sp, #128]	@ 0x80
 8008926:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008928:	f023 0320 	bic.w	r3, r3, #32
 800892c:	2b41      	cmp	r3, #65	@ 0x41
 800892e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008930:	f040 81d6 	bne.w	8008ce0 <_svfprintf_r+0x83c>
 8008934:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8008938:	aa24      	add	r2, sp, #144	@ 0x90
 800893a:	f003 fafb 	bl	800bf34 <frexp>
 800893e:	2200      	movs	r2, #0
 8008940:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8008944:	f7f7 fdc8 	bl	80004d8 <__aeabi_dmul>
 8008948:	4602      	mov	r2, r0
 800894a:	460b      	mov	r3, r1
 800894c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008950:	2200      	movs	r2, #0
 8008952:	2300      	movs	r3, #0
 8008954:	f7f8 f828 	bl	80009a8 <__aeabi_dcmpeq>
 8008958:	b108      	cbz	r0, 800895e <_svfprintf_r+0x4ba>
 800895a:	2301      	movs	r3, #1
 800895c:	9324      	str	r3, [sp, #144]	@ 0x90
 800895e:	4a2f      	ldr	r2, [pc, #188]	@ (8008a1c <_svfprintf_r+0x578>)
 8008960:	4b2f      	ldr	r3, [pc, #188]	@ (8008a20 <_svfprintf_r+0x57c>)
 8008962:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008964:	464e      	mov	r6, r9
 8008966:	2961      	cmp	r1, #97	@ 0x61
 8008968:	bf18      	it	ne
 800896a:	461a      	movne	r2, r3
 800896c:	1e6f      	subs	r7, r5, #1
 800896e:	9214      	str	r2, [sp, #80]	@ 0x50
 8008970:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008974:	2200      	movs	r2, #0
 8008976:	4b2b      	ldr	r3, [pc, #172]	@ (8008a24 <_svfprintf_r+0x580>)
 8008978:	f7f7 fdae 	bl	80004d8 <__aeabi_dmul>
 800897c:	4602      	mov	r2, r0
 800897e:	460b      	mov	r3, r1
 8008980:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008984:	f7f8 f858 	bl	8000a38 <__aeabi_d2iz>
 8008988:	9017      	str	r0, [sp, #92]	@ 0x5c
 800898a:	f7f7 fd3b 	bl	8000404 <__aeabi_i2d>
 800898e:	4602      	mov	r2, r0
 8008990:	460b      	mov	r3, r1
 8008992:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008996:	f7f7 fbe7 	bl	8000168 <__aeabi_dsub>
 800899a:	4602      	mov	r2, r0
 800899c:	460b      	mov	r3, r1
 800899e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80089a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80089a4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80089a6:	5c9b      	ldrb	r3, [r3, r2]
 80089a8:	f806 3b01 	strb.w	r3, [r6], #1
 80089ac:	1c7b      	adds	r3, r7, #1
 80089ae:	d006      	beq.n	80089be <_svfprintf_r+0x51a>
 80089b0:	1e7b      	subs	r3, r7, #1
 80089b2:	9321      	str	r3, [sp, #132]	@ 0x84
 80089b4:	2200      	movs	r2, #0
 80089b6:	2300      	movs	r3, #0
 80089b8:	f7f7 fff6 	bl	80009a8 <__aeabi_dcmpeq>
 80089bc:	b360      	cbz	r0, 8008a18 <_svfprintf_r+0x574>
 80089be:	2200      	movs	r2, #0
 80089c0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80089c4:	4b18      	ldr	r3, [pc, #96]	@ (8008a28 <_svfprintf_r+0x584>)
 80089c6:	f7f8 f817 	bl	80009f8 <__aeabi_dcmpgt>
 80089ca:	bb78      	cbnz	r0, 8008a2c <_svfprintf_r+0x588>
 80089cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80089d0:	2200      	movs	r2, #0
 80089d2:	4b15      	ldr	r3, [pc, #84]	@ (8008a28 <_svfprintf_r+0x584>)
 80089d4:	f7f7 ffe8 	bl	80009a8 <__aeabi_dcmpeq>
 80089d8:	b110      	cbz	r0, 80089e0 <_svfprintf_r+0x53c>
 80089da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089dc:	07da      	lsls	r2, r3, #31
 80089de:	d425      	bmi.n	8008a2c <_svfprintf_r+0x588>
 80089e0:	4633      	mov	r3, r6
 80089e2:	2030      	movs	r0, #48	@ 0x30
 80089e4:	19f1      	adds	r1, r6, r7
 80089e6:	1aca      	subs	r2, r1, r3
 80089e8:	2a00      	cmp	r2, #0
 80089ea:	f280 8176 	bge.w	8008cda <_svfprintf_r+0x836>
 80089ee:	1c7b      	adds	r3, r7, #1
 80089f0:	3701      	adds	r7, #1
 80089f2:	bfb8      	it	lt
 80089f4:	2300      	movlt	r3, #0
 80089f6:	441e      	add	r6, r3
 80089f8:	e02c      	b.n	8008a54 <_svfprintf_r+0x5b0>
 80089fa:	f04f 0a00 	mov.w	sl, #0
 80089fe:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 8008a02:	e782      	b.n	800890a <_svfprintf_r+0x466>
 8008a04:	4682      	mov	sl, r0
 8008a06:	e780      	b.n	800890a <_svfprintf_r+0x466>
 8008a08:	2506      	movs	r5, #6
 8008a0a:	e77e      	b.n	800890a <_svfprintf_r+0x466>
 8008a0c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a10:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8008a14:	2300      	movs	r3, #0
 8008a16:	e785      	b.n	8008924 <_svfprintf_r+0x480>
 8008a18:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8008a1a:	e7a9      	b.n	8008970 <_svfprintf_r+0x4cc>
 8008a1c:	0800e150 	.word	0x0800e150
 8008a20:	0800e161 	.word	0x0800e161
 8008a24:	40300000 	.word	0x40300000
 8008a28:	3fe00000 	.word	0x3fe00000
 8008a2c:	2030      	movs	r0, #48	@ 0x30
 8008a2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a30:	9628      	str	r6, [sp, #160]	@ 0xa0
 8008a32:	7bd9      	ldrb	r1, [r3, #15]
 8008a34:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8008a36:	1e53      	subs	r3, r2, #1
 8008a38:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008a3a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008a3e:	428b      	cmp	r3, r1
 8008a40:	f000 8148 	beq.w	8008cd4 <_svfprintf_r+0x830>
 8008a44:	2b39      	cmp	r3, #57	@ 0x39
 8008a46:	bf0b      	itete	eq
 8008a48:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8008a4a:	3301      	addne	r3, #1
 8008a4c:	7a9b      	ldrbeq	r3, [r3, #10]
 8008a4e:	b2db      	uxtbne	r3, r3
 8008a50:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008a54:	eba6 0309 	sub.w	r3, r6, r9
 8008a58:	9308      	str	r3, [sp, #32]
 8008a5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a5c:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8008a5e:	2b47      	cmp	r3, #71	@ 0x47
 8008a60:	f040 8187 	bne.w	8008d72 <_svfprintf_r+0x8ce>
 8008a64:	1cf3      	adds	r3, r6, #3
 8008a66:	db02      	blt.n	8008a6e <_svfprintf_r+0x5ca>
 8008a68:	42ae      	cmp	r6, r5
 8008a6a:	f340 81a5 	ble.w	8008db8 <_svfprintf_r+0x914>
 8008a6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a70:	3b02      	subs	r3, #2
 8008a72:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a74:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a76:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8008a7a:	f021 0120 	bic.w	r1, r1, #32
 8008a7e:	2941      	cmp	r1, #65	@ 0x41
 8008a80:	bf08      	it	eq
 8008a82:	320f      	addeq	r2, #15
 8008a84:	f106 33ff 	add.w	r3, r6, #4294967295
 8008a88:	bf06      	itte	eq
 8008a8a:	b2d2      	uxtbeq	r2, r2
 8008a8c:	2101      	moveq	r1, #1
 8008a8e:	2100      	movne	r1, #0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8008a96:	bfb4      	ite	lt
 8008a98:	222d      	movlt	r2, #45	@ 0x2d
 8008a9a:	222b      	movge	r2, #43	@ 0x2b
 8008a9c:	9324      	str	r3, [sp, #144]	@ 0x90
 8008a9e:	bfb8      	it	lt
 8008aa0:	f1c6 0301 	rsblt	r3, r6, #1
 8008aa4:	2b09      	cmp	r3, #9
 8008aa6:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 8008aaa:	f340 8178 	ble.w	8008d9e <_svfprintf_r+0x8fa>
 8008aae:	260a      	movs	r6, #10
 8008ab0:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8008ab4:	fbb3 f5f6 	udiv	r5, r3, r6
 8008ab8:	4602      	mov	r2, r0
 8008aba:	fb06 3115 	mls	r1, r6, r5, r3
 8008abe:	3130      	adds	r1, #48	@ 0x30
 8008ac0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	2963      	cmp	r1, #99	@ 0x63
 8008ac8:	462b      	mov	r3, r5
 8008aca:	f100 30ff 	add.w	r0, r0, #4294967295
 8008ace:	dcf1      	bgt.n	8008ab4 <_svfprintf_r+0x610>
 8008ad0:	3330      	adds	r3, #48	@ 0x30
 8008ad2:	1e91      	subs	r1, r2, #2
 8008ad4:	f800 3c01 	strb.w	r3, [r0, #-1]
 8008ad8:	460b      	mov	r3, r1
 8008ada:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 8008ade:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8008ae2:	4283      	cmp	r3, r0
 8008ae4:	f0c0 8156 	bcc.w	8008d94 <_svfprintf_r+0x8f0>
 8008ae8:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 8008aec:	1a9b      	subs	r3, r3, r2
 8008aee:	4281      	cmp	r1, r0
 8008af0:	bf88      	it	hi
 8008af2:	2300      	movhi	r3, #0
 8008af4:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8008af8:	441a      	add	r2, r3
 8008afa:	ab26      	add	r3, sp, #152	@ 0x98
 8008afc:	1ad3      	subs	r3, r2, r3
 8008afe:	9a08      	ldr	r2, [sp, #32]
 8008b00:	931c      	str	r3, [sp, #112]	@ 0x70
 8008b02:	2a01      	cmp	r2, #1
 8008b04:	eb03 0502 	add.w	r5, r3, r2
 8008b08:	dc02      	bgt.n	8008b10 <_svfprintf_r+0x66c>
 8008b0a:	f01b 0f01 	tst.w	fp, #1
 8008b0e:	d001      	beq.n	8008b14 <_svfprintf_r+0x670>
 8008b10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008b12:	441d      	add	r5, r3
 8008b14:	2700      	movs	r7, #0
 8008b16:	463e      	mov	r6, r7
 8008b18:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8008b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b20:	9315      	str	r3, [sp, #84]	@ 0x54
 8008b22:	970c      	str	r7, [sp, #48]	@ 0x30
 8008b24:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f040 818d 	bne.w	8008e46 <_svfprintf_r+0x9a2>
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8008b32:	9314      	str	r3, [sp, #80]	@ 0x50
 8008b34:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008b36:	42ab      	cmp	r3, r5
 8008b38:	bfb8      	it	lt
 8008b3a:	462b      	movlt	r3, r5
 8008b3c:	9315      	str	r3, [sp, #84]	@ 0x54
 8008b3e:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8008b42:	b113      	cbz	r3, 8008b4a <_svfprintf_r+0x6a6>
 8008b44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008b46:	3301      	adds	r3, #1
 8008b48:	9315      	str	r3, [sp, #84]	@ 0x54
 8008b4a:	f01b 0302 	ands.w	r3, fp, #2
 8008b4e:	9320      	str	r3, [sp, #128]	@ 0x80
 8008b50:	bf1e      	ittt	ne
 8008b52:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8008b54:	3302      	addne	r3, #2
 8008b56:	9315      	strne	r3, [sp, #84]	@ 0x54
 8008b58:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8008b5c:	9321      	str	r3, [sp, #132]	@ 0x84
 8008b5e:	d121      	bne.n	8008ba4 <_svfprintf_r+0x700>
 8008b60:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008b62:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008b64:	1a9b      	subs	r3, r3, r2
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008b6a:	dd1b      	ble.n	8008ba4 <_svfprintf_r+0x700>
 8008b6c:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8008b70:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8008b72:	3201      	adds	r2, #1
 8008b74:	2810      	cmp	r0, #16
 8008b76:	489d      	ldr	r0, [pc, #628]	@ (8008dec <_svfprintf_r+0x948>)
 8008b78:	f104 0108 	add.w	r1, r4, #8
 8008b7c:	6020      	str	r0, [r4, #0]
 8008b7e:	f300 829a 	bgt.w	80090b6 <_svfprintf_r+0xc12>
 8008b82:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8008b84:	2a07      	cmp	r2, #7
 8008b86:	4403      	add	r3, r0
 8008b88:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008b8c:	6060      	str	r0, [r4, #4]
 8008b8e:	f340 82a7 	ble.w	80090e0 <_svfprintf_r+0xc3c>
 8008b92:	4641      	mov	r1, r8
 8008b94:	9807      	ldr	r0, [sp, #28]
 8008b96:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008b98:	f004 fd8a 	bl	800d6b0 <__ssprint_r>
 8008b9c:	2800      	cmp	r0, #0
 8008b9e:	f040 85d9 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8008ba2:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008ba4:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 8008ba8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008baa:	b16a      	cbz	r2, 8008bc8 <_svfprintf_r+0x724>
 8008bac:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8008bb0:	6022      	str	r2, [r4, #0]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	4413      	add	r3, r2
 8008bb6:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008bb8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008bba:	6062      	str	r2, [r4, #4]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	2b07      	cmp	r3, #7
 8008bc0:	932b      	str	r3, [sp, #172]	@ 0xac
 8008bc2:	f300 828f 	bgt.w	80090e4 <_svfprintf_r+0xc40>
 8008bc6:	3408      	adds	r4, #8
 8008bc8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008bca:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008bcc:	b162      	cbz	r2, 8008be8 <_svfprintf_r+0x744>
 8008bce:	aa23      	add	r2, sp, #140	@ 0x8c
 8008bd0:	6022      	str	r2, [r4, #0]
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	4413      	add	r3, r2
 8008bd6:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008bd8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008bda:	6062      	str	r2, [r4, #4]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	2b07      	cmp	r3, #7
 8008be0:	932b      	str	r3, [sp, #172]	@ 0xac
 8008be2:	f300 8289 	bgt.w	80090f8 <_svfprintf_r+0xc54>
 8008be6:	3408      	adds	r4, #8
 8008be8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008bea:	2b80      	cmp	r3, #128	@ 0x80
 8008bec:	d121      	bne.n	8008c32 <_svfprintf_r+0x78e>
 8008bee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008bf0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008bf2:	1a9b      	subs	r3, r3, r2
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008bf8:	dd1b      	ble.n	8008c32 <_svfprintf_r+0x78e>
 8008bfa:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8008bfe:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8008c00:	3201      	adds	r2, #1
 8008c02:	2810      	cmp	r0, #16
 8008c04:	487a      	ldr	r0, [pc, #488]	@ (8008df0 <_svfprintf_r+0x94c>)
 8008c06:	f104 0108 	add.w	r1, r4, #8
 8008c0a:	6020      	str	r0, [r4, #0]
 8008c0c:	f300 827e 	bgt.w	800910c <_svfprintf_r+0xc68>
 8008c10:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8008c12:	2a07      	cmp	r2, #7
 8008c14:	4403      	add	r3, r0
 8008c16:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008c1a:	6060      	str	r0, [r4, #4]
 8008c1c:	f340 828b 	ble.w	8009136 <_svfprintf_r+0xc92>
 8008c20:	4641      	mov	r1, r8
 8008c22:	9807      	ldr	r0, [sp, #28]
 8008c24:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008c26:	f004 fd43 	bl	800d6b0 <__ssprint_r>
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	f040 8592 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8008c30:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008c32:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008c34:	1b5b      	subs	r3, r3, r5
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	9314      	str	r3, [sp, #80]	@ 0x50
 8008c3a:	dd1b      	ble.n	8008c74 <_svfprintf_r+0x7d0>
 8008c3c:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8008c40:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8008c42:	3201      	adds	r2, #1
 8008c44:	2810      	cmp	r0, #16
 8008c46:	486a      	ldr	r0, [pc, #424]	@ (8008df0 <_svfprintf_r+0x94c>)
 8008c48:	f104 0108 	add.w	r1, r4, #8
 8008c4c:	6020      	str	r0, [r4, #0]
 8008c4e:	f300 8274 	bgt.w	800913a <_svfprintf_r+0xc96>
 8008c52:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8008c54:	2a07      	cmp	r2, #7
 8008c56:	4403      	add	r3, r0
 8008c58:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008c5c:	6060      	str	r0, [r4, #4]
 8008c5e:	f340 8281 	ble.w	8009164 <_svfprintf_r+0xcc0>
 8008c62:	4641      	mov	r1, r8
 8008c64:	9807      	ldr	r0, [sp, #28]
 8008c66:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008c68:	f004 fd22 	bl	800d6b0 <__ssprint_r>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	f040 8571 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8008c72:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008c74:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008c76:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 8008c7a:	9314      	str	r3, [sp, #80]	@ 0x50
 8008c7c:	f040 8278 	bne.w	8009170 <_svfprintf_r+0xccc>
 8008c80:	e9c4 9500 	strd	r9, r5, [r4]
 8008c84:	441d      	add	r5, r3
 8008c86:	952c      	str	r5, [sp, #176]	@ 0xb0
 8008c88:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	2b07      	cmp	r3, #7
 8008c8e:	932b      	str	r3, [sp, #172]	@ 0xac
 8008c90:	f300 82b4 	bgt.w	80091fc <_svfprintf_r+0xd58>
 8008c94:	3408      	adds	r4, #8
 8008c96:	f01b 0f04 	tst.w	fp, #4
 8008c9a:	f040 853d 	bne.w	8009718 <_svfprintf_r+0x1274>
 8008c9e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 8008ca2:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8008ca4:	428a      	cmp	r2, r1
 8008ca6:	bfac      	ite	ge
 8008ca8:	189b      	addge	r3, r3, r2
 8008caa:	185b      	addlt	r3, r3, r1
 8008cac:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008cae:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008cb0:	b13b      	cbz	r3, 8008cc2 <_svfprintf_r+0x81e>
 8008cb2:	4641      	mov	r1, r8
 8008cb4:	9807      	ldr	r0, [sp, #28]
 8008cb6:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008cb8:	f004 fcfa 	bl	800d6b0 <__ssprint_r>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	f040 8549 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	932b      	str	r3, [sp, #172]	@ 0xac
 8008cc6:	f1ba 0f00 	cmp.w	sl, #0
 8008cca:	f040 855f 	bne.w	800978c <_svfprintf_r+0x12e8>
 8008cce:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008cd0:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008cd2:	e0c6      	b.n	8008e62 <_svfprintf_r+0x9be>
 8008cd4:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008cd8:	e6ac      	b.n	8008a34 <_svfprintf_r+0x590>
 8008cda:	f803 0b01 	strb.w	r0, [r3], #1
 8008cde:	e682      	b.n	80089e6 <_svfprintf_r+0x542>
 8008ce0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ce2:	2b46      	cmp	r3, #70	@ 0x46
 8008ce4:	d004      	beq.n	8008cf0 <_svfprintf_r+0x84c>
 8008ce6:	2b45      	cmp	r3, #69	@ 0x45
 8008ce8:	d11c      	bne.n	8008d24 <_svfprintf_r+0x880>
 8008cea:	1c6e      	adds	r6, r5, #1
 8008cec:	2302      	movs	r3, #2
 8008cee:	e001      	b.n	8008cf4 <_svfprintf_r+0x850>
 8008cf0:	462e      	mov	r6, r5
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	aa28      	add	r2, sp, #160	@ 0xa0
 8008cf6:	9204      	str	r2, [sp, #16]
 8008cf8:	aa25      	add	r2, sp, #148	@ 0x94
 8008cfa:	9203      	str	r2, [sp, #12]
 8008cfc:	aa24      	add	r2, sp, #144	@ 0x90
 8008cfe:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8008d02:	9300      	str	r3, [sp, #0]
 8008d04:	9807      	ldr	r0, [sp, #28]
 8008d06:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8008d0a:	f003 fa11 	bl	800c130 <_dtoa_r>
 8008d0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d10:	4681      	mov	r9, r0
 8008d12:	2b47      	cmp	r3, #71	@ 0x47
 8008d14:	d119      	bne.n	8008d4a <_svfprintf_r+0x8a6>
 8008d16:	f01b 0f01 	tst.w	fp, #1
 8008d1a:	d105      	bne.n	8008d28 <_svfprintf_r+0x884>
 8008d1c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008d1e:	eba3 0309 	sub.w	r3, r3, r9
 8008d22:	e699      	b.n	8008a58 <_svfprintf_r+0x5b4>
 8008d24:	462e      	mov	r6, r5
 8008d26:	e7e1      	b.n	8008cec <_svfprintf_r+0x848>
 8008d28:	1987      	adds	r7, r0, r6
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8008d30:	2300      	movs	r3, #0
 8008d32:	f7f7 fe39 	bl	80009a8 <__aeabi_dcmpeq>
 8008d36:	b100      	cbz	r0, 8008d3a <_svfprintf_r+0x896>
 8008d38:	9728      	str	r7, [sp, #160]	@ 0xa0
 8008d3a:	2230      	movs	r2, #48	@ 0x30
 8008d3c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008d3e:	429f      	cmp	r7, r3
 8008d40:	d9ec      	bls.n	8008d1c <_svfprintf_r+0x878>
 8008d42:	1c59      	adds	r1, r3, #1
 8008d44:	9128      	str	r1, [sp, #160]	@ 0xa0
 8008d46:	701a      	strb	r2, [r3, #0]
 8008d48:	e7f8      	b.n	8008d3c <_svfprintf_r+0x898>
 8008d4a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d4c:	1987      	adds	r7, r0, r6
 8008d4e:	2b46      	cmp	r3, #70	@ 0x46
 8008d50:	d1eb      	bne.n	8008d2a <_svfprintf_r+0x886>
 8008d52:	7803      	ldrb	r3, [r0, #0]
 8008d54:	2b30      	cmp	r3, #48	@ 0x30
 8008d56:	d109      	bne.n	8008d6c <_svfprintf_r+0x8c8>
 8008d58:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	2300      	movs	r3, #0
 8008d60:	f7f7 fe22 	bl	80009a8 <__aeabi_dcmpeq>
 8008d64:	b910      	cbnz	r0, 8008d6c <_svfprintf_r+0x8c8>
 8008d66:	f1c6 0601 	rsb	r6, r6, #1
 8008d6a:	9624      	str	r6, [sp, #144]	@ 0x90
 8008d6c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008d6e:	441f      	add	r7, r3
 8008d70:	e7db      	b.n	8008d2a <_svfprintf_r+0x886>
 8008d72:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d74:	2b46      	cmp	r3, #70	@ 0x46
 8008d76:	f47f ae7d 	bne.w	8008a74 <_svfprintf_r+0x5d0>
 8008d7a:	f00b 0301 	and.w	r3, fp, #1
 8008d7e:	2e00      	cmp	r6, #0
 8008d80:	ea43 0305 	orr.w	r3, r3, r5
 8008d84:	dd25      	ble.n	8008dd2 <_svfprintf_r+0x92e>
 8008d86:	b37b      	cbz	r3, 8008de8 <_svfprintf_r+0x944>
 8008d88:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d8a:	18f3      	adds	r3, r6, r3
 8008d8c:	441d      	add	r5, r3
 8008d8e:	2366      	movs	r3, #102	@ 0x66
 8008d90:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d92:	e032      	b.n	8008dfa <_svfprintf_r+0x956>
 8008d94:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008d98:	f805 6f01 	strb.w	r6, [r5, #1]!
 8008d9c:	e6a1      	b.n	8008ae2 <_svfprintf_r+0x63e>
 8008d9e:	b941      	cbnz	r1, 8008db2 <_svfprintf_r+0x90e>
 8008da0:	2230      	movs	r2, #48	@ 0x30
 8008da2:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 8008da6:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 8008daa:	3330      	adds	r3, #48	@ 0x30
 8008dac:	f802 3b01 	strb.w	r3, [r2], #1
 8008db0:	e6a3      	b.n	8008afa <_svfprintf_r+0x656>
 8008db2:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8008db6:	e7f8      	b.n	8008daa <_svfprintf_r+0x906>
 8008db8:	9b08      	ldr	r3, [sp, #32]
 8008dba:	429e      	cmp	r6, r3
 8008dbc:	da0d      	bge.n	8008dda <_svfprintf_r+0x936>
 8008dbe:	9b08      	ldr	r3, [sp, #32]
 8008dc0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008dc2:	2e00      	cmp	r6, #0
 8008dc4:	eb03 0502 	add.w	r5, r3, r2
 8008dc8:	dc0c      	bgt.n	8008de4 <_svfprintf_r+0x940>
 8008dca:	f1c6 0301 	rsb	r3, r6, #1
 8008dce:	441d      	add	r5, r3
 8008dd0:	e008      	b.n	8008de4 <_svfprintf_r+0x940>
 8008dd2:	b17b      	cbz	r3, 8008df4 <_svfprintf_r+0x950>
 8008dd4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	e7d8      	b.n	8008d8c <_svfprintf_r+0x8e8>
 8008dda:	f01b 0f01 	tst.w	fp, #1
 8008dde:	d01f      	beq.n	8008e20 <_svfprintf_r+0x97c>
 8008de0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008de2:	18f5      	adds	r5, r6, r3
 8008de4:	2367      	movs	r3, #103	@ 0x67
 8008de6:	e7d3      	b.n	8008d90 <_svfprintf_r+0x8ec>
 8008de8:	4635      	mov	r5, r6
 8008dea:	e7d0      	b.n	8008d8e <_svfprintf_r+0x8ea>
 8008dec:	0800e184 	.word	0x0800e184
 8008df0:	0800e174 	.word	0x0800e174
 8008df4:	2366      	movs	r3, #102	@ 0x66
 8008df6:	2501      	movs	r5, #1
 8008df8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dfa:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 8008dfe:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e00:	d01f      	beq.n	8008e42 <_svfprintf_r+0x99e>
 8008e02:	2700      	movs	r7, #0
 8008e04:	2e00      	cmp	r6, #0
 8008e06:	970c      	str	r7, [sp, #48]	@ 0x30
 8008e08:	f77f ae8c 	ble.w	8008b24 <_svfprintf_r+0x680>
 8008e0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	2bff      	cmp	r3, #255	@ 0xff
 8008e12:	d107      	bne.n	8008e24 <_svfprintf_r+0x980>
 8008e14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e16:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008e18:	443b      	add	r3, r7
 8008e1a:	fb02 5503 	mla	r5, r2, r3, r5
 8008e1e:	e681      	b.n	8008b24 <_svfprintf_r+0x680>
 8008e20:	4635      	mov	r5, r6
 8008e22:	e7df      	b.n	8008de4 <_svfprintf_r+0x940>
 8008e24:	42b3      	cmp	r3, r6
 8008e26:	daf5      	bge.n	8008e14 <_svfprintf_r+0x970>
 8008e28:	1af6      	subs	r6, r6, r3
 8008e2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e2c:	785b      	ldrb	r3, [r3, #1]
 8008e2e:	b133      	cbz	r3, 8008e3e <_svfprintf_r+0x99a>
 8008e30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e32:	3301      	adds	r3, #1
 8008e34:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e38:	3301      	adds	r3, #1
 8008e3a:	930d      	str	r3, [sp, #52]	@ 0x34
 8008e3c:	e7e6      	b.n	8008e0c <_svfprintf_r+0x968>
 8008e3e:	3701      	adds	r7, #1
 8008e40:	e7e4      	b.n	8008e0c <_svfprintf_r+0x968>
 8008e42:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8008e44:	e66e      	b.n	8008b24 <_svfprintf_r+0x680>
 8008e46:	232d      	movs	r3, #45	@ 0x2d
 8008e48:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008e4c:	e66e      	b.n	8008b2c <_svfprintf_r+0x688>
 8008e4e:	f01b 0f20 	tst.w	fp, #32
 8008e52:	d00a      	beq.n	8008e6a <_svfprintf_r+0x9c6>
 8008e54:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e56:	6833      	ldr	r3, [r6, #0]
 8008e58:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008e5a:	17d2      	asrs	r2, r2, #31
 8008e5c:	e9c3 1200 	strd	r1, r2, [r3]
 8008e60:	3604      	adds	r6, #4
 8008e62:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 8008e66:	f7ff bb57 	b.w	8008518 <_svfprintf_r+0x74>
 8008e6a:	f01b 0f10 	tst.w	fp, #16
 8008e6e:	d003      	beq.n	8008e78 <_svfprintf_r+0x9d4>
 8008e70:	6833      	ldr	r3, [r6, #0]
 8008e72:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e74:	601a      	str	r2, [r3, #0]
 8008e76:	e7f3      	b.n	8008e60 <_svfprintf_r+0x9bc>
 8008e78:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8008e7c:	d003      	beq.n	8008e86 <_svfprintf_r+0x9e2>
 8008e7e:	6833      	ldr	r3, [r6, #0]
 8008e80:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e82:	801a      	strh	r2, [r3, #0]
 8008e84:	e7ec      	b.n	8008e60 <_svfprintf_r+0x9bc>
 8008e86:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8008e8a:	d0f1      	beq.n	8008e70 <_svfprintf_r+0x9cc>
 8008e8c:	6833      	ldr	r3, [r6, #0]
 8008e8e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e90:	701a      	strb	r2, [r3, #0]
 8008e92:	e7e5      	b.n	8008e60 <_svfprintf_r+0x9bc>
 8008e94:	f04b 0b10 	orr.w	fp, fp, #16
 8008e98:	f01b 0320 	ands.w	r3, fp, #32
 8008e9c:	d01e      	beq.n	8008edc <_svfprintf_r+0xa38>
 8008e9e:	3607      	adds	r6, #7
 8008ea0:	f026 0307 	bic.w	r3, r6, #7
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	f852 6b08 	ldr.w	r6, [r2], #8
 8008eaa:	685f      	ldr	r7, [r3, #4]
 8008eac:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008eae:	2300      	movs	r3, #0
 8008eb0:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8008eba:	1c68      	adds	r0, r5, #1
 8008ebc:	f000 8477 	beq.w	80097ae <_svfprintf_r+0x130a>
 8008ec0:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8008ec4:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ec6:	ea56 0207 	orrs.w	r2, r6, r7
 8008eca:	f040 8476 	bne.w	80097ba <_svfprintf_r+0x1316>
 8008ece:	2d00      	cmp	r5, #0
 8008ed0:	f000 80dc 	beq.w	800908c <_svfprintf_r+0xbe8>
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	f040 8473 	bne.w	80097c0 <_svfprintf_r+0x131c>
 8008eda:	e081      	b.n	8008fe0 <_svfprintf_r+0xb3c>
 8008edc:	4632      	mov	r2, r6
 8008ede:	f852 6b04 	ldr.w	r6, [r2], #4
 8008ee2:	f01b 0710 	ands.w	r7, fp, #16
 8008ee6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008ee8:	d001      	beq.n	8008eee <_svfprintf_r+0xa4a>
 8008eea:	461f      	mov	r7, r3
 8008eec:	e7df      	b.n	8008eae <_svfprintf_r+0xa0a>
 8008eee:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8008ef2:	d001      	beq.n	8008ef8 <_svfprintf_r+0xa54>
 8008ef4:	b2b6      	uxth	r6, r6
 8008ef6:	e7da      	b.n	8008eae <_svfprintf_r+0xa0a>
 8008ef8:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8008efc:	d0d7      	beq.n	8008eae <_svfprintf_r+0xa0a>
 8008efe:	b2f6      	uxtb	r6, r6
 8008f00:	e7f3      	b.n	8008eea <_svfprintf_r+0xa46>
 8008f02:	4633      	mov	r3, r6
 8008f04:	f853 6b04 	ldr.w	r6, [r3], #4
 8008f08:	2278      	movs	r2, #120	@ 0x78
 8008f0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f0c:	f647 0330 	movw	r3, #30768	@ 0x7830
 8008f10:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8008f14:	4b94      	ldr	r3, [pc, #592]	@ (8009168 <_svfprintf_r+0xcc4>)
 8008f16:	2700      	movs	r7, #0
 8008f18:	931d      	str	r3, [sp, #116]	@ 0x74
 8008f1a:	f04b 0b02 	orr.w	fp, fp, #2
 8008f1e:	2302      	movs	r3, #2
 8008f20:	920a      	str	r2, [sp, #40]	@ 0x28
 8008f22:	e7c7      	b.n	8008eb4 <_svfprintf_r+0xa10>
 8008f24:	4633      	mov	r3, r6
 8008f26:	2600      	movs	r6, #0
 8008f28:	f853 9b04 	ldr.w	r9, [r3], #4
 8008f2c:	1c6f      	adds	r7, r5, #1
 8008f2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f30:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8008f34:	d00f      	beq.n	8008f56 <_svfprintf_r+0xab2>
 8008f36:	462a      	mov	r2, r5
 8008f38:	4631      	mov	r1, r6
 8008f3a:	4648      	mov	r0, r9
 8008f3c:	f002 ffde 	bl	800befc <memchr>
 8008f40:	4682      	mov	sl, r0
 8008f42:	2800      	cmp	r0, #0
 8008f44:	f43f ac8c 	beq.w	8008860 <_svfprintf_r+0x3bc>
 8008f48:	46b2      	mov	sl, r6
 8008f4a:	4637      	mov	r7, r6
 8008f4c:	eba0 0509 	sub.w	r5, r0, r9
 8008f50:	9614      	str	r6, [sp, #80]	@ 0x50
 8008f52:	960c      	str	r6, [sp, #48]	@ 0x30
 8008f54:	e5ee      	b.n	8008b34 <_svfprintf_r+0x690>
 8008f56:	4648      	mov	r0, r9
 8008f58:	f7f7 f8fa 	bl	8000150 <strlen>
 8008f5c:	46b2      	mov	sl, r6
 8008f5e:	4605      	mov	r5, r0
 8008f60:	e47e      	b.n	8008860 <_svfprintf_r+0x3bc>
 8008f62:	f04b 0b10 	orr.w	fp, fp, #16
 8008f66:	f01b 0320 	ands.w	r3, fp, #32
 8008f6a:	d009      	beq.n	8008f80 <_svfprintf_r+0xadc>
 8008f6c:	3607      	adds	r6, #7
 8008f6e:	f026 0307 	bic.w	r3, r6, #7
 8008f72:	461a      	mov	r2, r3
 8008f74:	f852 6b08 	ldr.w	r6, [r2], #8
 8008f78:	685f      	ldr	r7, [r3, #4]
 8008f7a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	e799      	b.n	8008eb4 <_svfprintf_r+0xa10>
 8008f80:	4632      	mov	r2, r6
 8008f82:	f852 6b04 	ldr.w	r6, [r2], #4
 8008f86:	f01b 0710 	ands.w	r7, fp, #16
 8008f8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008f8c:	d001      	beq.n	8008f92 <_svfprintf_r+0xaee>
 8008f8e:	461f      	mov	r7, r3
 8008f90:	e7f4      	b.n	8008f7c <_svfprintf_r+0xad8>
 8008f92:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8008f96:	d001      	beq.n	8008f9c <_svfprintf_r+0xaf8>
 8008f98:	b2b6      	uxth	r6, r6
 8008f9a:	e7ef      	b.n	8008f7c <_svfprintf_r+0xad8>
 8008f9c:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8008fa0:	d0ec      	beq.n	8008f7c <_svfprintf_r+0xad8>
 8008fa2:	b2f6      	uxtb	r6, r6
 8008fa4:	e7f3      	b.n	8008f8e <_svfprintf_r+0xaea>
 8008fa6:	4b71      	ldr	r3, [pc, #452]	@ (800916c <_svfprintf_r+0xcc8>)
 8008fa8:	f7ff bb4b 	b.w	8008642 <_svfprintf_r+0x19e>
 8008fac:	4632      	mov	r2, r6
 8008fae:	f852 6b04 	ldr.w	r6, [r2], #4
 8008fb2:	f01b 0710 	ands.w	r7, fp, #16
 8008fb6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008fb8:	d002      	beq.n	8008fc0 <_svfprintf_r+0xb1c>
 8008fba:	461f      	mov	r7, r3
 8008fbc:	f7ff bb4e 	b.w	800865c <_svfprintf_r+0x1b8>
 8008fc0:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8008fc4:	d002      	beq.n	8008fcc <_svfprintf_r+0xb28>
 8008fc6:	b2b6      	uxth	r6, r6
 8008fc8:	f7ff bb48 	b.w	800865c <_svfprintf_r+0x1b8>
 8008fcc:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8008fd0:	f43f ab44 	beq.w	800865c <_svfprintf_r+0x1b8>
 8008fd4:	b2f6      	uxtb	r6, r6
 8008fd6:	e7f0      	b.n	8008fba <_svfprintf_r+0xb16>
 8008fd8:	2e0a      	cmp	r6, #10
 8008fda:	f177 0300 	sbcs.w	r3, r7, #0
 8008fde:	d207      	bcs.n	8008ff0 <_svfprintf_r+0xb4c>
 8008fe0:	3630      	adds	r6, #48	@ 0x30
 8008fe2:	b2f6      	uxtb	r6, r6
 8008fe4:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 8008fe8:	f20d 1957 	addw	r9, sp, #343	@ 0x157
 8008fec:	f000 bc04 	b.w	80097f8 <_svfprintf_r+0x1354>
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	9308      	str	r3, [sp, #32]
 8008ff4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ff6:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 8008ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ffe:	9314      	str	r3, [sp, #80]	@ 0x50
 8009000:	220a      	movs	r2, #10
 8009002:	2300      	movs	r3, #0
 8009004:	4630      	mov	r0, r6
 8009006:	4639      	mov	r1, r7
 8009008:	f7f7 fd8e 	bl	8000b28 <__aeabi_uldivmod>
 800900c:	3230      	adds	r2, #48	@ 0x30
 800900e:	f80a 2c01 	strb.w	r2, [sl, #-1]
 8009012:	9a08      	ldr	r2, [sp, #32]
 8009014:	4683      	mov	fp, r0
 8009016:	3201      	adds	r2, #1
 8009018:	9208      	str	r2, [sp, #32]
 800901a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800901c:	460b      	mov	r3, r1
 800901e:	f10a 39ff 	add.w	r9, sl, #4294967295
 8009022:	b1e2      	cbz	r2, 800905e <_svfprintf_r+0xbba>
 8009024:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009026:	9908      	ldr	r1, [sp, #32]
 8009028:	7812      	ldrb	r2, [r2, #0]
 800902a:	4291      	cmp	r1, r2
 800902c:	d117      	bne.n	800905e <_svfprintf_r+0xbba>
 800902e:	29ff      	cmp	r1, #255	@ 0xff
 8009030:	d015      	beq.n	800905e <_svfprintf_r+0xbba>
 8009032:	2e0a      	cmp	r6, #10
 8009034:	f177 0200 	sbcs.w	r2, r7, #0
 8009038:	d311      	bcc.n	800905e <_svfprintf_r+0xbba>
 800903a:	9308      	str	r3, [sp, #32]
 800903c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800903e:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8009040:	eba9 0903 	sub.w	r9, r9, r3
 8009044:	461a      	mov	r2, r3
 8009046:	4648      	mov	r0, r9
 8009048:	f002 ff04 	bl	800be54 <strncpy>
 800904c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800904e:	785a      	ldrb	r2, [r3, #1]
 8009050:	9b08      	ldr	r3, [sp, #32]
 8009052:	b11a      	cbz	r2, 800905c <_svfprintf_r+0xbb8>
 8009054:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009056:	3201      	adds	r2, #1
 8009058:	920d      	str	r2, [sp, #52]	@ 0x34
 800905a:	2200      	movs	r2, #0
 800905c:	9208      	str	r2, [sp, #32]
 800905e:	2e0a      	cmp	r6, #10
 8009060:	f177 0700 	sbcs.w	r7, r7, #0
 8009064:	f0c0 83c8 	bcc.w	80097f8 <_svfprintf_r+0x1354>
 8009068:	465e      	mov	r6, fp
 800906a:	461f      	mov	r7, r3
 800906c:	46ca      	mov	sl, r9
 800906e:	e7c7      	b.n	8009000 <_svfprintf_r+0xb5c>
 8009070:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009072:	f006 030f 	and.w	r3, r6, #15
 8009076:	5cd3      	ldrb	r3, [r2, r3]
 8009078:	0936      	lsrs	r6, r6, #4
 800907a:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800907e:	093f      	lsrs	r7, r7, #4
 8009080:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009084:	ea56 0307 	orrs.w	r3, r6, r7
 8009088:	d1f2      	bne.n	8009070 <_svfprintf_r+0xbcc>
 800908a:	e3b5      	b.n	80097f8 <_svfprintf_r+0x1354>
 800908c:	b923      	cbnz	r3, 8009098 <_svfprintf_r+0xbf4>
 800908e:	f01b 0f01 	tst.w	fp, #1
 8009092:	d001      	beq.n	8009098 <_svfprintf_r+0xbf4>
 8009094:	2630      	movs	r6, #48	@ 0x30
 8009096:	e7a5      	b.n	8008fe4 <_svfprintf_r+0xb40>
 8009098:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 800909c:	e3ac      	b.n	80097f8 <_svfprintf_r+0x1354>
 800909e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	f000 8379 	beq.w	8009798 <_svfprintf_r+0x12f4>
 80090a6:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80090aa:	2300      	movs	r3, #0
 80090ac:	960b      	str	r6, [sp, #44]	@ 0x2c
 80090ae:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80090b2:	f7ff bb68 	b.w	8008786 <_svfprintf_r+0x2e2>
 80090b6:	2010      	movs	r0, #16
 80090b8:	2a07      	cmp	r2, #7
 80090ba:	4403      	add	r3, r0
 80090bc:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80090c0:	6060      	str	r0, [r4, #4]
 80090c2:	dd08      	ble.n	80090d6 <_svfprintf_r+0xc32>
 80090c4:	4641      	mov	r1, r8
 80090c6:	9807      	ldr	r0, [sp, #28]
 80090c8:	aa2a      	add	r2, sp, #168	@ 0xa8
 80090ca:	f004 faf1 	bl	800d6b0 <__ssprint_r>
 80090ce:	2800      	cmp	r0, #0
 80090d0:	f040 8340 	bne.w	8009754 <_svfprintf_r+0x12b0>
 80090d4:	a92d      	add	r1, sp, #180	@ 0xb4
 80090d6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80090d8:	460c      	mov	r4, r1
 80090da:	3b10      	subs	r3, #16
 80090dc:	9317      	str	r3, [sp, #92]	@ 0x5c
 80090de:	e545      	b.n	8008b6c <_svfprintf_r+0x6c8>
 80090e0:	460c      	mov	r4, r1
 80090e2:	e55f      	b.n	8008ba4 <_svfprintf_r+0x700>
 80090e4:	4641      	mov	r1, r8
 80090e6:	9807      	ldr	r0, [sp, #28]
 80090e8:	aa2a      	add	r2, sp, #168	@ 0xa8
 80090ea:	f004 fae1 	bl	800d6b0 <__ssprint_r>
 80090ee:	2800      	cmp	r0, #0
 80090f0:	f040 8330 	bne.w	8009754 <_svfprintf_r+0x12b0>
 80090f4:	ac2d      	add	r4, sp, #180	@ 0xb4
 80090f6:	e567      	b.n	8008bc8 <_svfprintf_r+0x724>
 80090f8:	4641      	mov	r1, r8
 80090fa:	9807      	ldr	r0, [sp, #28]
 80090fc:	aa2a      	add	r2, sp, #168	@ 0xa8
 80090fe:	f004 fad7 	bl	800d6b0 <__ssprint_r>
 8009102:	2800      	cmp	r0, #0
 8009104:	f040 8326 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009108:	ac2d      	add	r4, sp, #180	@ 0xb4
 800910a:	e56d      	b.n	8008be8 <_svfprintf_r+0x744>
 800910c:	2010      	movs	r0, #16
 800910e:	2a07      	cmp	r2, #7
 8009110:	4403      	add	r3, r0
 8009112:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009116:	6060      	str	r0, [r4, #4]
 8009118:	dd08      	ble.n	800912c <_svfprintf_r+0xc88>
 800911a:	4641      	mov	r1, r8
 800911c:	9807      	ldr	r0, [sp, #28]
 800911e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009120:	f004 fac6 	bl	800d6b0 <__ssprint_r>
 8009124:	2800      	cmp	r0, #0
 8009126:	f040 8315 	bne.w	8009754 <_svfprintf_r+0x12b0>
 800912a:	a92d      	add	r1, sp, #180	@ 0xb4
 800912c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800912e:	460c      	mov	r4, r1
 8009130:	3b10      	subs	r3, #16
 8009132:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009134:	e561      	b.n	8008bfa <_svfprintf_r+0x756>
 8009136:	460c      	mov	r4, r1
 8009138:	e57b      	b.n	8008c32 <_svfprintf_r+0x78e>
 800913a:	2010      	movs	r0, #16
 800913c:	2a07      	cmp	r2, #7
 800913e:	4403      	add	r3, r0
 8009140:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009144:	6060      	str	r0, [r4, #4]
 8009146:	dd08      	ble.n	800915a <_svfprintf_r+0xcb6>
 8009148:	4641      	mov	r1, r8
 800914a:	9807      	ldr	r0, [sp, #28]
 800914c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800914e:	f004 faaf 	bl	800d6b0 <__ssprint_r>
 8009152:	2800      	cmp	r0, #0
 8009154:	f040 82fe 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009158:	a92d      	add	r1, sp, #180	@ 0xb4
 800915a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800915c:	460c      	mov	r4, r1
 800915e:	3b10      	subs	r3, #16
 8009160:	9314      	str	r3, [sp, #80]	@ 0x50
 8009162:	e56b      	b.n	8008c3c <_svfprintf_r+0x798>
 8009164:	460c      	mov	r4, r1
 8009166:	e585      	b.n	8008c74 <_svfprintf_r+0x7d0>
 8009168:	0800e150 	.word	0x0800e150
 800916c:	0800e161 	.word	0x0800e161
 8009170:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009172:	2b65      	cmp	r3, #101	@ 0x65
 8009174:	f340 8234 	ble.w	80095e0 <_svfprintf_r+0x113c>
 8009178:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800917c:	2200      	movs	r2, #0
 800917e:	2300      	movs	r3, #0
 8009180:	f7f7 fc12 	bl	80009a8 <__aeabi_dcmpeq>
 8009184:	2800      	cmp	r0, #0
 8009186:	d069      	beq.n	800925c <_svfprintf_r+0xdb8>
 8009188:	4b6e      	ldr	r3, [pc, #440]	@ (8009344 <_svfprintf_r+0xea0>)
 800918a:	6023      	str	r3, [r4, #0]
 800918c:	2301      	movs	r3, #1
 800918e:	6063      	str	r3, [r4, #4]
 8009190:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009192:	3301      	adds	r3, #1
 8009194:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009196:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009198:	3301      	adds	r3, #1
 800919a:	2b07      	cmp	r3, #7
 800919c:	932b      	str	r3, [sp, #172]	@ 0xac
 800919e:	dc37      	bgt.n	8009210 <_svfprintf_r+0xd6c>
 80091a0:	3408      	adds	r4, #8
 80091a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80091a4:	9a08      	ldr	r2, [sp, #32]
 80091a6:	4293      	cmp	r3, r2
 80091a8:	db03      	blt.n	80091b2 <_svfprintf_r+0xd0e>
 80091aa:	f01b 0f01 	tst.w	fp, #1
 80091ae:	f43f ad72 	beq.w	8008c96 <_svfprintf_r+0x7f2>
 80091b2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80091b4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80091b6:	6023      	str	r3, [r4, #0]
 80091b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80091ba:	6063      	str	r3, [r4, #4]
 80091bc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80091be:	4413      	add	r3, r2
 80091c0:	932c      	str	r3, [sp, #176]	@ 0xb0
 80091c2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80091c4:	3301      	adds	r3, #1
 80091c6:	2b07      	cmp	r3, #7
 80091c8:	932b      	str	r3, [sp, #172]	@ 0xac
 80091ca:	dc2b      	bgt.n	8009224 <_svfprintf_r+0xd80>
 80091cc:	3408      	adds	r4, #8
 80091ce:	9b08      	ldr	r3, [sp, #32]
 80091d0:	1e5d      	subs	r5, r3, #1
 80091d2:	2d00      	cmp	r5, #0
 80091d4:	f77f ad5f 	ble.w	8008c96 <_svfprintf_r+0x7f2>
 80091d8:	2710      	movs	r7, #16
 80091da:	4e5b      	ldr	r6, [pc, #364]	@ (8009348 <_svfprintf_r+0xea4>)
 80091dc:	2d10      	cmp	r5, #16
 80091de:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80091e2:	f104 0108 	add.w	r1, r4, #8
 80091e6:	f103 0301 	add.w	r3, r3, #1
 80091ea:	6026      	str	r6, [r4, #0]
 80091ec:	dc24      	bgt.n	8009238 <_svfprintf_r+0xd94>
 80091ee:	6065      	str	r5, [r4, #4]
 80091f0:	2b07      	cmp	r3, #7
 80091f2:	4415      	add	r5, r2
 80091f4:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 80091f8:	f340 828b 	ble.w	8009712 <_svfprintf_r+0x126e>
 80091fc:	4641      	mov	r1, r8
 80091fe:	9807      	ldr	r0, [sp, #28]
 8009200:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009202:	f004 fa55 	bl	800d6b0 <__ssprint_r>
 8009206:	2800      	cmp	r0, #0
 8009208:	f040 82a4 	bne.w	8009754 <_svfprintf_r+0x12b0>
 800920c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800920e:	e542      	b.n	8008c96 <_svfprintf_r+0x7f2>
 8009210:	4641      	mov	r1, r8
 8009212:	9807      	ldr	r0, [sp, #28]
 8009214:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009216:	f004 fa4b 	bl	800d6b0 <__ssprint_r>
 800921a:	2800      	cmp	r0, #0
 800921c:	f040 829a 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009220:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009222:	e7be      	b.n	80091a2 <_svfprintf_r+0xcfe>
 8009224:	4641      	mov	r1, r8
 8009226:	9807      	ldr	r0, [sp, #28]
 8009228:	aa2a      	add	r2, sp, #168	@ 0xa8
 800922a:	f004 fa41 	bl	800d6b0 <__ssprint_r>
 800922e:	2800      	cmp	r0, #0
 8009230:	f040 8290 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009234:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009236:	e7ca      	b.n	80091ce <_svfprintf_r+0xd2a>
 8009238:	3210      	adds	r2, #16
 800923a:	2b07      	cmp	r3, #7
 800923c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009240:	6067      	str	r7, [r4, #4]
 8009242:	dd08      	ble.n	8009256 <_svfprintf_r+0xdb2>
 8009244:	4641      	mov	r1, r8
 8009246:	9807      	ldr	r0, [sp, #28]
 8009248:	aa2a      	add	r2, sp, #168	@ 0xa8
 800924a:	f004 fa31 	bl	800d6b0 <__ssprint_r>
 800924e:	2800      	cmp	r0, #0
 8009250:	f040 8280 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009254:	a92d      	add	r1, sp, #180	@ 0xb4
 8009256:	460c      	mov	r4, r1
 8009258:	3d10      	subs	r5, #16
 800925a:	e7bf      	b.n	80091dc <_svfprintf_r+0xd38>
 800925c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800925e:	2b00      	cmp	r3, #0
 8009260:	dc74      	bgt.n	800934c <_svfprintf_r+0xea8>
 8009262:	4b38      	ldr	r3, [pc, #224]	@ (8009344 <_svfprintf_r+0xea0>)
 8009264:	6023      	str	r3, [r4, #0]
 8009266:	2301      	movs	r3, #1
 8009268:	6063      	str	r3, [r4, #4]
 800926a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800926c:	3301      	adds	r3, #1
 800926e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009270:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009272:	3301      	adds	r3, #1
 8009274:	2b07      	cmp	r3, #7
 8009276:	932b      	str	r3, [sp, #172]	@ 0xac
 8009278:	dc3d      	bgt.n	80092f6 <_svfprintf_r+0xe52>
 800927a:	3408      	adds	r4, #8
 800927c:	9908      	ldr	r1, [sp, #32]
 800927e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009280:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8009282:	430b      	orrs	r3, r1
 8009284:	f00b 0101 	and.w	r1, fp, #1
 8009288:	430b      	orrs	r3, r1
 800928a:	f43f ad04 	beq.w	8008c96 <_svfprintf_r+0x7f2>
 800928e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009290:	6023      	str	r3, [r4, #0]
 8009292:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009294:	441a      	add	r2, r3
 8009296:	6063      	str	r3, [r4, #4]
 8009298:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800929a:	922c      	str	r2, [sp, #176]	@ 0xb0
 800929c:	3301      	adds	r3, #1
 800929e:	2b07      	cmp	r3, #7
 80092a0:	932b      	str	r3, [sp, #172]	@ 0xac
 80092a2:	dc32      	bgt.n	800930a <_svfprintf_r+0xe66>
 80092a4:	3408      	adds	r4, #8
 80092a6:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 80092a8:	2d00      	cmp	r5, #0
 80092aa:	da1b      	bge.n	80092e4 <_svfprintf_r+0xe40>
 80092ac:	4623      	mov	r3, r4
 80092ae:	2710      	movs	r7, #16
 80092b0:	4e25      	ldr	r6, [pc, #148]	@ (8009348 <_svfprintf_r+0xea4>)
 80092b2:	426d      	negs	r5, r5
 80092b4:	2d10      	cmp	r5, #16
 80092b6:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 80092ba:	f104 0408 	add.w	r4, r4, #8
 80092be:	f102 0201 	add.w	r2, r2, #1
 80092c2:	601e      	str	r6, [r3, #0]
 80092c4:	dc2b      	bgt.n	800931e <_svfprintf_r+0xe7a>
 80092c6:	605d      	str	r5, [r3, #4]
 80092c8:	2a07      	cmp	r2, #7
 80092ca:	440d      	add	r5, r1
 80092cc:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 80092d0:	dd08      	ble.n	80092e4 <_svfprintf_r+0xe40>
 80092d2:	4641      	mov	r1, r8
 80092d4:	9807      	ldr	r0, [sp, #28]
 80092d6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80092d8:	f004 f9ea 	bl	800d6b0 <__ssprint_r>
 80092dc:	2800      	cmp	r0, #0
 80092de:	f040 8239 	bne.w	8009754 <_svfprintf_r+0x12b0>
 80092e2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80092e4:	9b08      	ldr	r3, [sp, #32]
 80092e6:	9a08      	ldr	r2, [sp, #32]
 80092e8:	6063      	str	r3, [r4, #4]
 80092ea:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80092ec:	f8c4 9000 	str.w	r9, [r4]
 80092f0:	4413      	add	r3, r2
 80092f2:	932c      	str	r3, [sp, #176]	@ 0xb0
 80092f4:	e4c8      	b.n	8008c88 <_svfprintf_r+0x7e4>
 80092f6:	4641      	mov	r1, r8
 80092f8:	9807      	ldr	r0, [sp, #28]
 80092fa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80092fc:	f004 f9d8 	bl	800d6b0 <__ssprint_r>
 8009300:	2800      	cmp	r0, #0
 8009302:	f040 8227 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009306:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009308:	e7b8      	b.n	800927c <_svfprintf_r+0xdd8>
 800930a:	4641      	mov	r1, r8
 800930c:	9807      	ldr	r0, [sp, #28]
 800930e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009310:	f004 f9ce 	bl	800d6b0 <__ssprint_r>
 8009314:	2800      	cmp	r0, #0
 8009316:	f040 821d 	bne.w	8009754 <_svfprintf_r+0x12b0>
 800931a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800931c:	e7c3      	b.n	80092a6 <_svfprintf_r+0xe02>
 800931e:	3110      	adds	r1, #16
 8009320:	2a07      	cmp	r2, #7
 8009322:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8009326:	605f      	str	r7, [r3, #4]
 8009328:	dd08      	ble.n	800933c <_svfprintf_r+0xe98>
 800932a:	4641      	mov	r1, r8
 800932c:	9807      	ldr	r0, [sp, #28]
 800932e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009330:	f004 f9be 	bl	800d6b0 <__ssprint_r>
 8009334:	2800      	cmp	r0, #0
 8009336:	f040 820d 	bne.w	8009754 <_svfprintf_r+0x12b0>
 800933a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800933c:	4623      	mov	r3, r4
 800933e:	3d10      	subs	r5, #16
 8009340:	e7b8      	b.n	80092b4 <_svfprintf_r+0xe10>
 8009342:	bf00      	nop
 8009344:	0800e172 	.word	0x0800e172
 8009348:	0800e174 	.word	0x0800e174
 800934c:	9b08      	ldr	r3, [sp, #32]
 800934e:	444b      	add	r3, r9
 8009350:	930a      	str	r3, [sp, #40]	@ 0x28
 8009352:	9b08      	ldr	r3, [sp, #32]
 8009354:	42b3      	cmp	r3, r6
 8009356:	bfa8      	it	ge
 8009358:	4633      	movge	r3, r6
 800935a:	2b00      	cmp	r3, #0
 800935c:	461d      	mov	r5, r3
 800935e:	dd0b      	ble.n	8009378 <_svfprintf_r+0xed4>
 8009360:	e9c4 9300 	strd	r9, r3, [r4]
 8009364:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009366:	442b      	add	r3, r5
 8009368:	932c      	str	r3, [sp, #176]	@ 0xb0
 800936a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800936c:	3301      	adds	r3, #1
 800936e:	2b07      	cmp	r3, #7
 8009370:	932b      	str	r3, [sp, #172]	@ 0xac
 8009372:	f300 8082 	bgt.w	800947a <_svfprintf_r+0xfd6>
 8009376:	3408      	adds	r4, #8
 8009378:	2d00      	cmp	r5, #0
 800937a:	bfb4      	ite	lt
 800937c:	4635      	movlt	r5, r6
 800937e:	1b75      	subge	r5, r6, r5
 8009380:	2d00      	cmp	r5, #0
 8009382:	dd19      	ble.n	80093b8 <_svfprintf_r+0xf14>
 8009384:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009388:	4894      	ldr	r0, [pc, #592]	@ (80095dc <_svfprintf_r+0x1138>)
 800938a:	2d10      	cmp	r5, #16
 800938c:	f103 0301 	add.w	r3, r3, #1
 8009390:	f104 0108 	add.w	r1, r4, #8
 8009394:	6020      	str	r0, [r4, #0]
 8009396:	dc7a      	bgt.n	800948e <_svfprintf_r+0xfea>
 8009398:	6065      	str	r5, [r4, #4]
 800939a:	2b07      	cmp	r3, #7
 800939c:	4415      	add	r5, r2
 800939e:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 80093a2:	f340 8087 	ble.w	80094b4 <_svfprintf_r+0x1010>
 80093a6:	4641      	mov	r1, r8
 80093a8:	9807      	ldr	r0, [sp, #28]
 80093aa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80093ac:	f004 f980 	bl	800d6b0 <__ssprint_r>
 80093b0:	2800      	cmp	r0, #0
 80093b2:	f040 81cf 	bne.w	8009754 <_svfprintf_r+0x12b0>
 80093b6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80093b8:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 80093bc:	444e      	add	r6, r9
 80093be:	d008      	beq.n	80093d2 <_svfprintf_r+0xf2e>
 80093c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d178      	bne.n	80094b8 <_svfprintf_r+0x1014>
 80093c6:	2f00      	cmp	r7, #0
 80093c8:	d178      	bne.n	80094bc <_svfprintf_r+0x1018>
 80093ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093cc:	429e      	cmp	r6, r3
 80093ce:	bf28      	it	cs
 80093d0:	461e      	movcs	r6, r3
 80093d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80093d4:	9a08      	ldr	r2, [sp, #32]
 80093d6:	4293      	cmp	r3, r2
 80093d8:	db02      	blt.n	80093e0 <_svfprintf_r+0xf3c>
 80093da:	f01b 0f01 	tst.w	fp, #1
 80093de:	d00e      	beq.n	80093fe <_svfprintf_r+0xf5a>
 80093e0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80093e2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80093e4:	6023      	str	r3, [r4, #0]
 80093e6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80093e8:	6063      	str	r3, [r4, #4]
 80093ea:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80093ec:	4413      	add	r3, r2
 80093ee:	932c      	str	r3, [sp, #176]	@ 0xb0
 80093f0:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80093f2:	3301      	adds	r3, #1
 80093f4:	2b07      	cmp	r3, #7
 80093f6:	932b      	str	r3, [sp, #172]	@ 0xac
 80093f8:	f300 80db 	bgt.w	80095b2 <_svfprintf_r+0x110e>
 80093fc:	3408      	adds	r4, #8
 80093fe:	9b08      	ldr	r3, [sp, #32]
 8009400:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 8009402:	1bdf      	subs	r7, r3, r7
 8009404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009406:	1b9b      	subs	r3, r3, r6
 8009408:	429f      	cmp	r7, r3
 800940a:	bfa8      	it	ge
 800940c:	461f      	movge	r7, r3
 800940e:	2f00      	cmp	r7, #0
 8009410:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009412:	dd0a      	ble.n	800942a <_svfprintf_r+0xf86>
 8009414:	443b      	add	r3, r7
 8009416:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009418:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800941a:	e9c4 6700 	strd	r6, r7, [r4]
 800941e:	3301      	adds	r3, #1
 8009420:	2b07      	cmp	r3, #7
 8009422:	932b      	str	r3, [sp, #172]	@ 0xac
 8009424:	f300 80cf 	bgt.w	80095c6 <_svfprintf_r+0x1122>
 8009428:	3408      	adds	r4, #8
 800942a:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800942c:	9b08      	ldr	r3, [sp, #32]
 800942e:	2f00      	cmp	r7, #0
 8009430:	eba3 0505 	sub.w	r5, r3, r5
 8009434:	bfa8      	it	ge
 8009436:	1bed      	subge	r5, r5, r7
 8009438:	2d00      	cmp	r5, #0
 800943a:	f77f ac2c 	ble.w	8008c96 <_svfprintf_r+0x7f2>
 800943e:	2710      	movs	r7, #16
 8009440:	4e66      	ldr	r6, [pc, #408]	@ (80095dc <_svfprintf_r+0x1138>)
 8009442:	2d10      	cmp	r5, #16
 8009444:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009448:	f104 0108 	add.w	r1, r4, #8
 800944c:	f103 0301 	add.w	r3, r3, #1
 8009450:	6026      	str	r6, [r4, #0]
 8009452:	f77f aecc 	ble.w	80091ee <_svfprintf_r+0xd4a>
 8009456:	3210      	adds	r2, #16
 8009458:	2b07      	cmp	r3, #7
 800945a:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800945e:	6067      	str	r7, [r4, #4]
 8009460:	dd08      	ble.n	8009474 <_svfprintf_r+0xfd0>
 8009462:	4641      	mov	r1, r8
 8009464:	9807      	ldr	r0, [sp, #28]
 8009466:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009468:	f004 f922 	bl	800d6b0 <__ssprint_r>
 800946c:	2800      	cmp	r0, #0
 800946e:	f040 8171 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009472:	a92d      	add	r1, sp, #180	@ 0xb4
 8009474:	460c      	mov	r4, r1
 8009476:	3d10      	subs	r5, #16
 8009478:	e7e3      	b.n	8009442 <_svfprintf_r+0xf9e>
 800947a:	4641      	mov	r1, r8
 800947c:	9807      	ldr	r0, [sp, #28]
 800947e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009480:	f004 f916 	bl	800d6b0 <__ssprint_r>
 8009484:	2800      	cmp	r0, #0
 8009486:	f040 8165 	bne.w	8009754 <_svfprintf_r+0x12b0>
 800948a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800948c:	e774      	b.n	8009378 <_svfprintf_r+0xed4>
 800948e:	2010      	movs	r0, #16
 8009490:	2b07      	cmp	r3, #7
 8009492:	4402      	add	r2, r0
 8009494:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009498:	6060      	str	r0, [r4, #4]
 800949a:	dd08      	ble.n	80094ae <_svfprintf_r+0x100a>
 800949c:	4641      	mov	r1, r8
 800949e:	9807      	ldr	r0, [sp, #28]
 80094a0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80094a2:	f004 f905 	bl	800d6b0 <__ssprint_r>
 80094a6:	2800      	cmp	r0, #0
 80094a8:	f040 8154 	bne.w	8009754 <_svfprintf_r+0x12b0>
 80094ac:	a92d      	add	r1, sp, #180	@ 0xb4
 80094ae:	460c      	mov	r4, r1
 80094b0:	3d10      	subs	r5, #16
 80094b2:	e767      	b.n	8009384 <_svfprintf_r+0xee0>
 80094b4:	460c      	mov	r4, r1
 80094b6:	e77f      	b.n	80093b8 <_svfprintf_r+0xf14>
 80094b8:	2f00      	cmp	r7, #0
 80094ba:	d04a      	beq.n	8009552 <_svfprintf_r+0x10ae>
 80094bc:	3f01      	subs	r7, #1
 80094be:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80094c0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80094c2:	6023      	str	r3, [r4, #0]
 80094c4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80094c6:	6063      	str	r3, [r4, #4]
 80094c8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80094ca:	4413      	add	r3, r2
 80094cc:	932c      	str	r3, [sp, #176]	@ 0xb0
 80094ce:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80094d0:	3301      	adds	r3, #1
 80094d2:	2b07      	cmp	r3, #7
 80094d4:	932b      	str	r3, [sp, #172]	@ 0xac
 80094d6:	dc43      	bgt.n	8009560 <_svfprintf_r+0x10bc>
 80094d8:	3408      	adds	r4, #8
 80094da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80094dc:	f893 9000 	ldrb.w	r9, [r3]
 80094e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094e2:	1b9b      	subs	r3, r3, r6
 80094e4:	4599      	cmp	r9, r3
 80094e6:	bfa8      	it	ge
 80094e8:	4699      	movge	r9, r3
 80094ea:	f1b9 0f00 	cmp.w	r9, #0
 80094ee:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80094f0:	dd09      	ble.n	8009506 <_svfprintf_r+0x1062>
 80094f2:	444b      	add	r3, r9
 80094f4:	932c      	str	r3, [sp, #176]	@ 0xb0
 80094f6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80094f8:	e9c4 6900 	strd	r6, r9, [r4]
 80094fc:	3301      	adds	r3, #1
 80094fe:	2b07      	cmp	r3, #7
 8009500:	932b      	str	r3, [sp, #172]	@ 0xac
 8009502:	dc37      	bgt.n	8009574 <_svfprintf_r+0x10d0>
 8009504:	3408      	adds	r4, #8
 8009506:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009508:	f1b9 0f00 	cmp.w	r9, #0
 800950c:	781d      	ldrb	r5, [r3, #0]
 800950e:	bfa8      	it	ge
 8009510:	eba5 0509 	subge.w	r5, r5, r9
 8009514:	2d00      	cmp	r5, #0
 8009516:	dd18      	ble.n	800954a <_svfprintf_r+0x10a6>
 8009518:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800951c:	482f      	ldr	r0, [pc, #188]	@ (80095dc <_svfprintf_r+0x1138>)
 800951e:	2d10      	cmp	r5, #16
 8009520:	f103 0301 	add.w	r3, r3, #1
 8009524:	f104 0108 	add.w	r1, r4, #8
 8009528:	6020      	str	r0, [r4, #0]
 800952a:	dc2d      	bgt.n	8009588 <_svfprintf_r+0x10e4>
 800952c:	6065      	str	r5, [r4, #4]
 800952e:	2b07      	cmp	r3, #7
 8009530:	4415      	add	r5, r2
 8009532:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8009536:	dd3a      	ble.n	80095ae <_svfprintf_r+0x110a>
 8009538:	4641      	mov	r1, r8
 800953a:	9807      	ldr	r0, [sp, #28]
 800953c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800953e:	f004 f8b7 	bl	800d6b0 <__ssprint_r>
 8009542:	2800      	cmp	r0, #0
 8009544:	f040 8106 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009548:	ac2d      	add	r4, sp, #180	@ 0xb4
 800954a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	441e      	add	r6, r3
 8009550:	e736      	b.n	80093c0 <_svfprintf_r+0xf1c>
 8009552:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009554:	3b01      	subs	r3, #1
 8009556:	930d      	str	r3, [sp, #52]	@ 0x34
 8009558:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800955a:	3b01      	subs	r3, #1
 800955c:	930c      	str	r3, [sp, #48]	@ 0x30
 800955e:	e7ae      	b.n	80094be <_svfprintf_r+0x101a>
 8009560:	4641      	mov	r1, r8
 8009562:	9807      	ldr	r0, [sp, #28]
 8009564:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009566:	f004 f8a3 	bl	800d6b0 <__ssprint_r>
 800956a:	2800      	cmp	r0, #0
 800956c:	f040 80f2 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009570:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009572:	e7b2      	b.n	80094da <_svfprintf_r+0x1036>
 8009574:	4641      	mov	r1, r8
 8009576:	9807      	ldr	r0, [sp, #28]
 8009578:	aa2a      	add	r2, sp, #168	@ 0xa8
 800957a:	f004 f899 	bl	800d6b0 <__ssprint_r>
 800957e:	2800      	cmp	r0, #0
 8009580:	f040 80e8 	bne.w	8009754 <_svfprintf_r+0x12b0>
 8009584:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009586:	e7be      	b.n	8009506 <_svfprintf_r+0x1062>
 8009588:	2010      	movs	r0, #16
 800958a:	2b07      	cmp	r3, #7
 800958c:	4402      	add	r2, r0
 800958e:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009592:	6060      	str	r0, [r4, #4]
 8009594:	dd08      	ble.n	80095a8 <_svfprintf_r+0x1104>
 8009596:	4641      	mov	r1, r8
 8009598:	9807      	ldr	r0, [sp, #28]
 800959a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800959c:	f004 f888 	bl	800d6b0 <__ssprint_r>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	f040 80d7 	bne.w	8009754 <_svfprintf_r+0x12b0>
 80095a6:	a92d      	add	r1, sp, #180	@ 0xb4
 80095a8:	460c      	mov	r4, r1
 80095aa:	3d10      	subs	r5, #16
 80095ac:	e7b4      	b.n	8009518 <_svfprintf_r+0x1074>
 80095ae:	460c      	mov	r4, r1
 80095b0:	e7cb      	b.n	800954a <_svfprintf_r+0x10a6>
 80095b2:	4641      	mov	r1, r8
 80095b4:	9807      	ldr	r0, [sp, #28]
 80095b6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80095b8:	f004 f87a 	bl	800d6b0 <__ssprint_r>
 80095bc:	2800      	cmp	r0, #0
 80095be:	f040 80c9 	bne.w	8009754 <_svfprintf_r+0x12b0>
 80095c2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80095c4:	e71b      	b.n	80093fe <_svfprintf_r+0xf5a>
 80095c6:	4641      	mov	r1, r8
 80095c8:	9807      	ldr	r0, [sp, #28]
 80095ca:	aa2a      	add	r2, sp, #168	@ 0xa8
 80095cc:	f004 f870 	bl	800d6b0 <__ssprint_r>
 80095d0:	2800      	cmp	r0, #0
 80095d2:	f040 80bf 	bne.w	8009754 <_svfprintf_r+0x12b0>
 80095d6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80095d8:	e727      	b.n	800942a <_svfprintf_r+0xf86>
 80095da:	bf00      	nop
 80095dc:	0800e174 	.word	0x0800e174
 80095e0:	9908      	ldr	r1, [sp, #32]
 80095e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80095e4:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 80095e6:	2901      	cmp	r1, #1
 80095e8:	f103 0301 	add.w	r3, r3, #1
 80095ec:	f102 0201 	add.w	r2, r2, #1
 80095f0:	f104 0508 	add.w	r5, r4, #8
 80095f4:	dc02      	bgt.n	80095fc <_svfprintf_r+0x1158>
 80095f6:	f01b 0f01 	tst.w	fp, #1
 80095fa:	d07f      	beq.n	80096fc <_svfprintf_r+0x1258>
 80095fc:	2101      	movs	r1, #1
 80095fe:	2a07      	cmp	r2, #7
 8009600:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009604:	f8c4 9000 	str.w	r9, [r4]
 8009608:	6061      	str	r1, [r4, #4]
 800960a:	dd08      	ble.n	800961e <_svfprintf_r+0x117a>
 800960c:	4641      	mov	r1, r8
 800960e:	9807      	ldr	r0, [sp, #28]
 8009610:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009612:	f004 f84d 	bl	800d6b0 <__ssprint_r>
 8009616:	2800      	cmp	r0, #0
 8009618:	f040 809c 	bne.w	8009754 <_svfprintf_r+0x12b0>
 800961c:	ad2d      	add	r5, sp, #180	@ 0xb4
 800961e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009620:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009622:	602b      	str	r3, [r5, #0]
 8009624:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009626:	606b      	str	r3, [r5, #4]
 8009628:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800962a:	4413      	add	r3, r2
 800962c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800962e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009630:	3301      	adds	r3, #1
 8009632:	2b07      	cmp	r3, #7
 8009634:	932b      	str	r3, [sp, #172]	@ 0xac
 8009636:	dc32      	bgt.n	800969e <_svfprintf_r+0x11fa>
 8009638:	3508      	adds	r5, #8
 800963a:	9b08      	ldr	r3, [sp, #32]
 800963c:	2200      	movs	r2, #0
 800963e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009642:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 8009646:	1e5c      	subs	r4, r3, #1
 8009648:	2300      	movs	r3, #0
 800964a:	f7f7 f9ad 	bl	80009a8 <__aeabi_dcmpeq>
 800964e:	2800      	cmp	r0, #0
 8009650:	d12e      	bne.n	80096b0 <_svfprintf_r+0x120c>
 8009652:	f109 0301 	add.w	r3, r9, #1
 8009656:	e9c5 3400 	strd	r3, r4, [r5]
 800965a:	9b08      	ldr	r3, [sp, #32]
 800965c:	3701      	adds	r7, #1
 800965e:	3e01      	subs	r6, #1
 8009660:	441e      	add	r6, r3
 8009662:	2f07      	cmp	r7, #7
 8009664:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 8009668:	dd51      	ble.n	800970e <_svfprintf_r+0x126a>
 800966a:	4641      	mov	r1, r8
 800966c:	9807      	ldr	r0, [sp, #28]
 800966e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009670:	f004 f81e 	bl	800d6b0 <__ssprint_r>
 8009674:	2800      	cmp	r0, #0
 8009676:	d16d      	bne.n	8009754 <_svfprintf_r+0x12b0>
 8009678:	ad2d      	add	r5, sp, #180	@ 0xb4
 800967a:	ab26      	add	r3, sp, #152	@ 0x98
 800967c:	602b      	str	r3, [r5, #0]
 800967e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8009680:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009682:	606b      	str	r3, [r5, #4]
 8009684:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009686:	4413      	add	r3, r2
 8009688:	932c      	str	r3, [sp, #176]	@ 0xb0
 800968a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800968c:	3301      	adds	r3, #1
 800968e:	2b07      	cmp	r3, #7
 8009690:	932b      	str	r3, [sp, #172]	@ 0xac
 8009692:	f73f adb3 	bgt.w	80091fc <_svfprintf_r+0xd58>
 8009696:	f105 0408 	add.w	r4, r5, #8
 800969a:	f7ff bafc 	b.w	8008c96 <_svfprintf_r+0x7f2>
 800969e:	4641      	mov	r1, r8
 80096a0:	9807      	ldr	r0, [sp, #28]
 80096a2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80096a4:	f004 f804 	bl	800d6b0 <__ssprint_r>
 80096a8:	2800      	cmp	r0, #0
 80096aa:	d153      	bne.n	8009754 <_svfprintf_r+0x12b0>
 80096ac:	ad2d      	add	r5, sp, #180	@ 0xb4
 80096ae:	e7c4      	b.n	800963a <_svfprintf_r+0x1196>
 80096b0:	9b08      	ldr	r3, [sp, #32]
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	dde1      	ble.n	800967a <_svfprintf_r+0x11d6>
 80096b6:	2710      	movs	r7, #16
 80096b8:	4e56      	ldr	r6, [pc, #344]	@ (8009814 <_svfprintf_r+0x1370>)
 80096ba:	2c10      	cmp	r4, #16
 80096bc:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80096c0:	f105 0108 	add.w	r1, r5, #8
 80096c4:	f103 0301 	add.w	r3, r3, #1
 80096c8:	602e      	str	r6, [r5, #0]
 80096ca:	dc07      	bgt.n	80096dc <_svfprintf_r+0x1238>
 80096cc:	606c      	str	r4, [r5, #4]
 80096ce:	2b07      	cmp	r3, #7
 80096d0:	4414      	add	r4, r2
 80096d2:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 80096d6:	dcc8      	bgt.n	800966a <_svfprintf_r+0x11c6>
 80096d8:	460d      	mov	r5, r1
 80096da:	e7ce      	b.n	800967a <_svfprintf_r+0x11d6>
 80096dc:	3210      	adds	r2, #16
 80096de:	2b07      	cmp	r3, #7
 80096e0:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80096e4:	606f      	str	r7, [r5, #4]
 80096e6:	dd06      	ble.n	80096f6 <_svfprintf_r+0x1252>
 80096e8:	4641      	mov	r1, r8
 80096ea:	9807      	ldr	r0, [sp, #28]
 80096ec:	aa2a      	add	r2, sp, #168	@ 0xa8
 80096ee:	f003 ffdf 	bl	800d6b0 <__ssprint_r>
 80096f2:	bb78      	cbnz	r0, 8009754 <_svfprintf_r+0x12b0>
 80096f4:	a92d      	add	r1, sp, #180	@ 0xb4
 80096f6:	460d      	mov	r5, r1
 80096f8:	3c10      	subs	r4, #16
 80096fa:	e7de      	b.n	80096ba <_svfprintf_r+0x1216>
 80096fc:	2101      	movs	r1, #1
 80096fe:	2a07      	cmp	r2, #7
 8009700:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009704:	f8c4 9000 	str.w	r9, [r4]
 8009708:	6061      	str	r1, [r4, #4]
 800970a:	ddb6      	ble.n	800967a <_svfprintf_r+0x11d6>
 800970c:	e7ad      	b.n	800966a <_svfprintf_r+0x11c6>
 800970e:	3508      	adds	r5, #8
 8009710:	e7b3      	b.n	800967a <_svfprintf_r+0x11d6>
 8009712:	460c      	mov	r4, r1
 8009714:	f7ff babf 	b.w	8008c96 <_svfprintf_r+0x7f2>
 8009718:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800971a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800971c:	1a9d      	subs	r5, r3, r2
 800971e:	2d00      	cmp	r5, #0
 8009720:	f77f aabd 	ble.w	8008c9e <_svfprintf_r+0x7fa>
 8009724:	2710      	movs	r7, #16
 8009726:	4e3c      	ldr	r6, [pc, #240]	@ (8009818 <_svfprintf_r+0x1374>)
 8009728:	2d10      	cmp	r5, #16
 800972a:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800972e:	6026      	str	r6, [r4, #0]
 8009730:	f103 0301 	add.w	r3, r3, #1
 8009734:	dc18      	bgt.n	8009768 <_svfprintf_r+0x12c4>
 8009736:	442a      	add	r2, r5
 8009738:	2b07      	cmp	r3, #7
 800973a:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800973e:	6065      	str	r5, [r4, #4]
 8009740:	f77f aaad 	ble.w	8008c9e <_svfprintf_r+0x7fa>
 8009744:	4641      	mov	r1, r8
 8009746:	9807      	ldr	r0, [sp, #28]
 8009748:	aa2a      	add	r2, sp, #168	@ 0xa8
 800974a:	f003 ffb1 	bl	800d6b0 <__ssprint_r>
 800974e:	2800      	cmp	r0, #0
 8009750:	f43f aaa5 	beq.w	8008c9e <_svfprintf_r+0x7fa>
 8009754:	f1ba 0f00 	cmp.w	sl, #0
 8009758:	f43f a8b5 	beq.w	80088c6 <_svfprintf_r+0x422>
 800975c:	4651      	mov	r1, sl
 800975e:	9807      	ldr	r0, [sp, #28]
 8009760:	f7fe fde0 	bl	8008324 <_free_r>
 8009764:	f7ff b8af 	b.w	80088c6 <_svfprintf_r+0x422>
 8009768:	3210      	adds	r2, #16
 800976a:	2b07      	cmp	r3, #7
 800976c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009770:	6067      	str	r7, [r4, #4]
 8009772:	dc02      	bgt.n	800977a <_svfprintf_r+0x12d6>
 8009774:	3408      	adds	r4, #8
 8009776:	3d10      	subs	r5, #16
 8009778:	e7d6      	b.n	8009728 <_svfprintf_r+0x1284>
 800977a:	4641      	mov	r1, r8
 800977c:	9807      	ldr	r0, [sp, #28]
 800977e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009780:	f003 ff96 	bl	800d6b0 <__ssprint_r>
 8009784:	2800      	cmp	r0, #0
 8009786:	d1e5      	bne.n	8009754 <_svfprintf_r+0x12b0>
 8009788:	ac2d      	add	r4, sp, #180	@ 0xb4
 800978a:	e7f4      	b.n	8009776 <_svfprintf_r+0x12d2>
 800978c:	4651      	mov	r1, sl
 800978e:	9807      	ldr	r0, [sp, #28]
 8009790:	f7fe fdc8 	bl	8008324 <_free_r>
 8009794:	f7ff ba9b 	b.w	8008cce <_svfprintf_r+0x82a>
 8009798:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800979a:	2b00      	cmp	r3, #0
 800979c:	f43f a893 	beq.w	80088c6 <_svfprintf_r+0x422>
 80097a0:	4641      	mov	r1, r8
 80097a2:	9807      	ldr	r0, [sp, #28]
 80097a4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80097a6:	f003 ff83 	bl	800d6b0 <__ssprint_r>
 80097aa:	f7ff b88c 	b.w	80088c6 <_svfprintf_r+0x422>
 80097ae:	ea56 0207 	orrs.w	r2, r6, r7
 80097b2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80097b6:	f43f ab8d 	beq.w	8008ed4 <_svfprintf_r+0xa30>
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	f43f ac0c 	beq.w	8008fd8 <_svfprintf_r+0xb34>
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 80097c6:	f43f ac53 	beq.w	8009070 <_svfprintf_r+0xbcc>
 80097ca:	f006 0307 	and.w	r3, r6, #7
 80097ce:	08f6      	lsrs	r6, r6, #3
 80097d0:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80097d4:	08ff      	lsrs	r7, r7, #3
 80097d6:	3330      	adds	r3, #48	@ 0x30
 80097d8:	ea56 0107 	orrs.w	r1, r6, r7
 80097dc:	464a      	mov	r2, r9
 80097de:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80097e2:	d1f2      	bne.n	80097ca <_svfprintf_r+0x1326>
 80097e4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80097e6:	07c9      	lsls	r1, r1, #31
 80097e8:	d506      	bpl.n	80097f8 <_svfprintf_r+0x1354>
 80097ea:	2b30      	cmp	r3, #48	@ 0x30
 80097ec:	d004      	beq.n	80097f8 <_svfprintf_r+0x1354>
 80097ee:	2330      	movs	r3, #48	@ 0x30
 80097f0:	f809 3c01 	strb.w	r3, [r9, #-1]
 80097f4:	f1a2 0902 	sub.w	r9, r2, #2
 80097f8:	f04f 0a00 	mov.w	sl, #0
 80097fc:	ab56      	add	r3, sp, #344	@ 0x158
 80097fe:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8009802:	9514      	str	r5, [sp, #80]	@ 0x50
 8009804:	eba3 0509 	sub.w	r5, r3, r9
 8009808:	4657      	mov	r7, sl
 800980a:	4656      	mov	r6, sl
 800980c:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8009810:	f7ff b990 	b.w	8008b34 <_svfprintf_r+0x690>
 8009814:	0800e174 	.word	0x0800e174
 8009818:	0800e184 	.word	0x0800e184

0800981c <_vfprintf_r>:
 800981c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009820:	b0d7      	sub	sp, #348	@ 0x15c
 8009822:	4688      	mov	r8, r1
 8009824:	4692      	mov	sl, r2
 8009826:	461c      	mov	r4, r3
 8009828:	461e      	mov	r6, r3
 800982a:	9007      	str	r0, [sp, #28]
 800982c:	f002 fb2c 	bl	800be88 <_localeconv_r>
 8009830:	6803      	ldr	r3, [r0, #0]
 8009832:	4618      	mov	r0, r3
 8009834:	931a      	str	r3, [sp, #104]	@ 0x68
 8009836:	f7f6 fc8b 	bl	8000150 <strlen>
 800983a:	9b07      	ldr	r3, [sp, #28]
 800983c:	9011      	str	r0, [sp, #68]	@ 0x44
 800983e:	b123      	cbz	r3, 800984a <_vfprintf_r+0x2e>
 8009840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009842:	b913      	cbnz	r3, 800984a <_vfprintf_r+0x2e>
 8009844:	9807      	ldr	r0, [sp, #28]
 8009846:	f7fe fab1 	bl	8007dac <__sinit>
 800984a:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 800984e:	07d8      	lsls	r0, r3, #31
 8009850:	d407      	bmi.n	8009862 <_vfprintf_r+0x46>
 8009852:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009856:	0599      	lsls	r1, r3, #22
 8009858:	d403      	bmi.n	8009862 <_vfprintf_r+0x46>
 800985a:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 800985e:	f7fe fced 	bl	800823c <__retarget_lock_acquire_recursive>
 8009862:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8009866:	049a      	lsls	r2, r3, #18
 8009868:	d409      	bmi.n	800987e <_vfprintf_r+0x62>
 800986a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800986e:	f8a8 300c 	strh.w	r3, [r8, #12]
 8009872:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8009876:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800987a:	f8c8 3064 	str.w	r3, [r8, #100]	@ 0x64
 800987e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009882:	071b      	lsls	r3, r3, #28
 8009884:	d502      	bpl.n	800988c <_vfprintf_r+0x70>
 8009886:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800988a:	b9c3      	cbnz	r3, 80098be <_vfprintf_r+0xa2>
 800988c:	4641      	mov	r1, r8
 800988e:	9807      	ldr	r0, [sp, #28]
 8009890:	f002 fa06 	bl	800bca0 <__swsetup_r>
 8009894:	b198      	cbz	r0, 80098be <_vfprintf_r+0xa2>
 8009896:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 800989a:	07df      	lsls	r7, r3, #31
 800989c:	d506      	bpl.n	80098ac <_vfprintf_r+0x90>
 800989e:	f04f 33ff 	mov.w	r3, #4294967295
 80098a2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80098a4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80098a6:	b057      	add	sp, #348	@ 0x15c
 80098a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ac:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80098b0:	059e      	lsls	r6, r3, #22
 80098b2:	d4f4      	bmi.n	800989e <_vfprintf_r+0x82>
 80098b4:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80098b8:	f7fe fcc1 	bl	800823e <__retarget_lock_release_recursive>
 80098bc:	e7ef      	b.n	800989e <_vfprintf_r+0x82>
 80098be:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 80098c2:	f003 021a 	and.w	r2, r3, #26
 80098c6:	2a0a      	cmp	r2, #10
 80098c8:	d116      	bne.n	80098f8 <_vfprintf_r+0xdc>
 80098ca:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 80098ce:	2a00      	cmp	r2, #0
 80098d0:	db12      	blt.n	80098f8 <_vfprintf_r+0xdc>
 80098d2:	f8d8 2064 	ldr.w	r2, [r8, #100]	@ 0x64
 80098d6:	07d5      	lsls	r5, r2, #31
 80098d8:	d405      	bmi.n	80098e6 <_vfprintf_r+0xca>
 80098da:	0598      	lsls	r0, r3, #22
 80098dc:	d403      	bmi.n	80098e6 <_vfprintf_r+0xca>
 80098de:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80098e2:	f7fe fcac 	bl	800823e <__retarget_lock_release_recursive>
 80098e6:	4623      	mov	r3, r4
 80098e8:	4652      	mov	r2, sl
 80098ea:	4641      	mov	r1, r8
 80098ec:	9807      	ldr	r0, [sp, #28]
 80098ee:	b057      	add	sp, #348	@ 0x15c
 80098f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f4:	f001 b99e 	b.w	800ac34 <__sbprintf>
 80098f8:	2300      	movs	r3, #0
 80098fa:	2200      	movs	r2, #0
 80098fc:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 8009900:	9308      	str	r3, [sp, #32]
 8009902:	2300      	movs	r3, #0
 8009904:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8009908:	2300      	movs	r3, #0
 800990a:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 800990e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009910:	942a      	str	r4, [sp, #168]	@ 0xa8
 8009912:	930d      	str	r3, [sp, #52]	@ 0x34
 8009914:	9316      	str	r3, [sp, #88]	@ 0x58
 8009916:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009918:	9313      	str	r3, [sp, #76]	@ 0x4c
 800991a:	4653      	mov	r3, sl
 800991c:	461d      	mov	r5, r3
 800991e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009922:	b10a      	cbz	r2, 8009928 <_vfprintf_r+0x10c>
 8009924:	2a25      	cmp	r2, #37	@ 0x25
 8009926:	d1f9      	bne.n	800991c <_vfprintf_r+0x100>
 8009928:	ebb5 070a 	subs.w	r7, r5, sl
 800992c:	d00d      	beq.n	800994a <_vfprintf_r+0x12e>
 800992e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009930:	e9c4 a700 	strd	sl, r7, [r4]
 8009934:	443b      	add	r3, r7
 8009936:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009938:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800993a:	3301      	adds	r3, #1
 800993c:	2b07      	cmp	r3, #7
 800993e:	932b      	str	r3, [sp, #172]	@ 0xac
 8009940:	dc75      	bgt.n	8009a2e <_vfprintf_r+0x212>
 8009942:	3408      	adds	r4, #8
 8009944:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009946:	443b      	add	r3, r7
 8009948:	9313      	str	r3, [sp, #76]	@ 0x4c
 800994a:	782b      	ldrb	r3, [r5, #0]
 800994c:	2b00      	cmp	r3, #0
 800994e:	f001 812b 	beq.w	800aba8 <_vfprintf_r+0x138c>
 8009952:	2200      	movs	r2, #0
 8009954:	1c6b      	adds	r3, r5, #1
 8009956:	4693      	mov	fp, r2
 8009958:	f04f 35ff 	mov.w	r5, #4294967295
 800995c:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8009960:	9212      	str	r2, [sp, #72]	@ 0x48
 8009962:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009966:	920a      	str	r2, [sp, #40]	@ 0x28
 8009968:	9310      	str	r3, [sp, #64]	@ 0x40
 800996a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800996c:	3b20      	subs	r3, #32
 800996e:	2b5a      	cmp	r3, #90	@ 0x5a
 8009970:	f200 859e 	bhi.w	800a4b0 <_vfprintf_r+0xc94>
 8009974:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009978:	059c009e 	.word	0x059c009e
 800997c:	00a6059c 	.word	0x00a6059c
 8009980:	059c059c 	.word	0x059c059c
 8009984:	0086059c 	.word	0x0086059c
 8009988:	059c059c 	.word	0x059c059c
 800998c:	00b300a9 	.word	0x00b300a9
 8009990:	00b0059c 	.word	0x00b0059c
 8009994:	059c00b5 	.word	0x059c00b5
 8009998:	00d100ce 	.word	0x00d100ce
 800999c:	00d100d1 	.word	0x00d100d1
 80099a0:	00d100d1 	.word	0x00d100d1
 80099a4:	00d100d1 	.word	0x00d100d1
 80099a8:	00d100d1 	.word	0x00d100d1
 80099ac:	059c059c 	.word	0x059c059c
 80099b0:	059c059c 	.word	0x059c059c
 80099b4:	059c059c 	.word	0x059c059c
 80099b8:	0140059c 	.word	0x0140059c
 80099bc:	00ff059c 	.word	0x00ff059c
 80099c0:	01400111 	.word	0x01400111
 80099c4:	01400140 	.word	0x01400140
 80099c8:	059c059c 	.word	0x059c059c
 80099cc:	059c059c 	.word	0x059c059c
 80099d0:	059c00e2 	.word	0x059c00e2
 80099d4:	0497059c 	.word	0x0497059c
 80099d8:	059c059c 	.word	0x059c059c
 80099dc:	04df059c 	.word	0x04df059c
 80099e0:	04fe059c 	.word	0x04fe059c
 80099e4:	059c059c 	.word	0x059c059c
 80099e8:	059c0520 	.word	0x059c0520
 80099ec:	059c059c 	.word	0x059c059c
 80099f0:	059c059c 	.word	0x059c059c
 80099f4:	059c059c 	.word	0x059c059c
 80099f8:	0140059c 	.word	0x0140059c
 80099fc:	00ff059c 	.word	0x00ff059c
 8009a00:	01400113 	.word	0x01400113
 8009a04:	01400140 	.word	0x01400140
 8009a08:	011300e5 	.word	0x011300e5
 8009a0c:	059c00f9 	.word	0x059c00f9
 8009a10:	059c00f2 	.word	0x059c00f2
 8009a14:	04990477 	.word	0x04990477
 8009a18:	00f904ce 	.word	0x00f904ce
 8009a1c:	04df059c 	.word	0x04df059c
 8009a20:	0500009c 	.word	0x0500009c
 8009a24:	059c059c 	.word	0x059c059c
 8009a28:	059c0065 	.word	0x059c0065
 8009a2c:	009c      	.short	0x009c
 8009a2e:	4641      	mov	r1, r8
 8009a30:	9807      	ldr	r0, [sp, #28]
 8009a32:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009a34:	f001 f93e 	bl	800acb4 <__sprint_r>
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	f040 8145 	bne.w	8009cc8 <_vfprintf_r+0x4ac>
 8009a3e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009a40:	e780      	b.n	8009944 <_vfprintf_r+0x128>
 8009a42:	4bab      	ldr	r3, [pc, #684]	@ (8009cf0 <_vfprintf_r+0x4d4>)
 8009a44:	931d      	str	r3, [sp, #116]	@ 0x74
 8009a46:	f01b 0320 	ands.w	r3, fp, #32
 8009a4a:	f000 84b8 	beq.w	800a3be <_vfprintf_r+0xba2>
 8009a4e:	3607      	adds	r6, #7
 8009a50:	f026 0307 	bic.w	r3, r6, #7
 8009a54:	461a      	mov	r2, r3
 8009a56:	f852 6b08 	ldr.w	r6, [r2], #8
 8009a5a:	685f      	ldr	r7, [r3, #4]
 8009a5c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009a5e:	f01b 0f01 	tst.w	fp, #1
 8009a62:	d00a      	beq.n	8009a7a <_vfprintf_r+0x25e>
 8009a64:	ea56 0307 	orrs.w	r3, r6, r7
 8009a68:	d007      	beq.n	8009a7a <_vfprintf_r+0x25e>
 8009a6a:	2330      	movs	r3, #48	@ 0x30
 8009a6c:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8009a70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a72:	f04b 0b02 	orr.w	fp, fp, #2
 8009a76:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8009a7a:	2302      	movs	r3, #2
 8009a7c:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8009a80:	f000 bc21 	b.w	800a2c6 <_vfprintf_r+0xaaa>
 8009a84:	9807      	ldr	r0, [sp, #28]
 8009a86:	f002 f9ff 	bl	800be88 <_localeconv_r>
 8009a8a:	6843      	ldr	r3, [r0, #4]
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009a90:	f7f6 fb5e 	bl	8000150 <strlen>
 8009a94:	9016      	str	r0, [sp, #88]	@ 0x58
 8009a96:	9807      	ldr	r0, [sp, #28]
 8009a98:	f002 f9f6 	bl	800be88 <_localeconv_r>
 8009a9c:	6883      	ldr	r3, [r0, #8]
 8009a9e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009aa0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009aa2:	b12b      	cbz	r3, 8009ab0 <_vfprintf_r+0x294>
 8009aa4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009aa6:	b11b      	cbz	r3, 8009ab0 <_vfprintf_r+0x294>
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	b10b      	cbz	r3, 8009ab0 <_vfprintf_r+0x294>
 8009aac:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 8009ab0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ab2:	e756      	b.n	8009962 <_vfprintf_r+0x146>
 8009ab4:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d1f9      	bne.n	8009ab0 <_vfprintf_r+0x294>
 8009abc:	2320      	movs	r3, #32
 8009abe:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8009ac2:	e7f5      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009ac4:	f04b 0b01 	orr.w	fp, fp, #1
 8009ac8:	e7f2      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009aca:	f856 3b04 	ldr.w	r3, [r6], #4
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ad2:	daed      	bge.n	8009ab0 <_vfprintf_r+0x294>
 8009ad4:	425b      	negs	r3, r3
 8009ad6:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ad8:	f04b 0b04 	orr.w	fp, fp, #4
 8009adc:	e7e8      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009ade:	232b      	movs	r3, #43	@ 0x2b
 8009ae0:	e7ed      	b.n	8009abe <_vfprintf_r+0x2a2>
 8009ae2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ae4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ae8:	2a2a      	cmp	r2, #42	@ 0x2a
 8009aea:	920a      	str	r2, [sp, #40]	@ 0x28
 8009aec:	d10f      	bne.n	8009b0e <_vfprintf_r+0x2f2>
 8009aee:	f856 5b04 	ldr.w	r5, [r6], #4
 8009af2:	9310      	str	r3, [sp, #64]	@ 0x40
 8009af4:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8009af8:	e7da      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009afa:	fb01 2505 	mla	r5, r1, r5, r2
 8009afe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b02:	920a      	str	r2, [sp, #40]	@ 0x28
 8009b04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b06:	3a30      	subs	r2, #48	@ 0x30
 8009b08:	2a09      	cmp	r2, #9
 8009b0a:	d9f6      	bls.n	8009afa <_vfprintf_r+0x2de>
 8009b0c:	e72c      	b.n	8009968 <_vfprintf_r+0x14c>
 8009b0e:	2500      	movs	r5, #0
 8009b10:	210a      	movs	r1, #10
 8009b12:	e7f7      	b.n	8009b04 <_vfprintf_r+0x2e8>
 8009b14:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8009b18:	e7ca      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	210a      	movs	r1, #10
 8009b1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b20:	9212      	str	r2, [sp, #72]	@ 0x48
 8009b22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b24:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009b26:	3a30      	subs	r2, #48	@ 0x30
 8009b28:	fb01 2200 	mla	r2, r1, r0, r2
 8009b2c:	9212      	str	r2, [sp, #72]	@ 0x48
 8009b2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b32:	920a      	str	r2, [sp, #40]	@ 0x28
 8009b34:	3a30      	subs	r2, #48	@ 0x30
 8009b36:	2a09      	cmp	r2, #9
 8009b38:	d9f3      	bls.n	8009b22 <_vfprintf_r+0x306>
 8009b3a:	e715      	b.n	8009968 <_vfprintf_r+0x14c>
 8009b3c:	f04b 0b08 	orr.w	fp, fp, #8
 8009b40:	e7b6      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009b42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	2b68      	cmp	r3, #104	@ 0x68
 8009b48:	bf01      	itttt	eq
 8009b4a:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8009b4c:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8009b50:	3301      	addeq	r3, #1
 8009b52:	9310      	streq	r3, [sp, #64]	@ 0x40
 8009b54:	bf18      	it	ne
 8009b56:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8009b5a:	e7a9      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009b5c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b5e:	781b      	ldrb	r3, [r3, #0]
 8009b60:	2b6c      	cmp	r3, #108	@ 0x6c
 8009b62:	d105      	bne.n	8009b70 <_vfprintf_r+0x354>
 8009b64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b66:	3301      	adds	r3, #1
 8009b68:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b6a:	f04b 0b20 	orr.w	fp, fp, #32
 8009b6e:	e79f      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009b70:	f04b 0b10 	orr.w	fp, fp, #16
 8009b74:	e79c      	b.n	8009ab0 <_vfprintf_r+0x294>
 8009b76:	4632      	mov	r2, r6
 8009b78:	f852 3b04 	ldr.w	r3, [r2], #4
 8009b7c:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8009b80:	2300      	movs	r3, #0
 8009b82:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009b84:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8009b88:	4699      	mov	r9, r3
 8009b8a:	2501      	movs	r5, #1
 8009b8c:	461f      	mov	r7, r3
 8009b8e:	461e      	mov	r6, r3
 8009b90:	9314      	str	r3, [sp, #80]	@ 0x50
 8009b92:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b94:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8009b98:	e1d6      	b.n	8009f48 <_vfprintf_r+0x72c>
 8009b9a:	f04b 0b10 	orr.w	fp, fp, #16
 8009b9e:	f01b 0f20 	tst.w	fp, #32
 8009ba2:	d011      	beq.n	8009bc8 <_vfprintf_r+0x3ac>
 8009ba4:	3607      	adds	r6, #7
 8009ba6:	f026 0307 	bic.w	r3, r6, #7
 8009baa:	461a      	mov	r2, r3
 8009bac:	f852 6b08 	ldr.w	r6, [r2], #8
 8009bb0:	685f      	ldr	r7, [r3, #4]
 8009bb2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009bb4:	2f00      	cmp	r7, #0
 8009bb6:	da05      	bge.n	8009bc4 <_vfprintf_r+0x3a8>
 8009bb8:	232d      	movs	r3, #45	@ 0x2d
 8009bba:	4276      	negs	r6, r6
 8009bbc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009bc0:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	e381      	b.n	800a2cc <_vfprintf_r+0xab0>
 8009bc8:	4633      	mov	r3, r6
 8009bca:	f853 7b04 	ldr.w	r7, [r3], #4
 8009bce:	f01b 0f10 	tst.w	fp, #16
 8009bd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009bd4:	d002      	beq.n	8009bdc <_vfprintf_r+0x3c0>
 8009bd6:	463e      	mov	r6, r7
 8009bd8:	17ff      	asrs	r7, r7, #31
 8009bda:	e7eb      	b.n	8009bb4 <_vfprintf_r+0x398>
 8009bdc:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8009be0:	d003      	beq.n	8009bea <_vfprintf_r+0x3ce>
 8009be2:	b23e      	sxth	r6, r7
 8009be4:	f347 37c0 	sbfx	r7, r7, #15, #1
 8009be8:	e7e4      	b.n	8009bb4 <_vfprintf_r+0x398>
 8009bea:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8009bee:	d0f2      	beq.n	8009bd6 <_vfprintf_r+0x3ba>
 8009bf0:	b27e      	sxtb	r6, r7
 8009bf2:	f347 17c0 	sbfx	r7, r7, #7, #1
 8009bf6:	e7dd      	b.n	8009bb4 <_vfprintf_r+0x398>
 8009bf8:	3607      	adds	r6, #7
 8009bfa:	f026 0307 	bic.w	r3, r6, #7
 8009bfe:	4619      	mov	r1, r3
 8009c00:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009c04:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8009c08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c0a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009c0c:	931e      	str	r3, [sp, #120]	@ 0x78
 8009c0e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c10:	f04f 32ff 	mov.w	r2, #4294967295
 8009c14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009c18:	931f      	str	r3, [sp, #124]	@ 0x7c
 8009c1a:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8009c1e:	4b35      	ldr	r3, [pc, #212]	@ (8009cf4 <_vfprintf_r+0x4d8>)
 8009c20:	f7f6 fef4 	bl	8000a0c <__aeabi_dcmpun>
 8009c24:	bb08      	cbnz	r0, 8009c6a <_vfprintf_r+0x44e>
 8009c26:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8009c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c2e:	4b31      	ldr	r3, [pc, #196]	@ (8009cf4 <_vfprintf_r+0x4d8>)
 8009c30:	f7f6 fece 	bl	80009d0 <__aeabi_dcmple>
 8009c34:	b9c8      	cbnz	r0, 8009c6a <_vfprintf_r+0x44e>
 8009c36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	f7f6 febd 	bl	80009bc <__aeabi_dcmplt>
 8009c42:	b110      	cbz	r0, 8009c4a <_vfprintf_r+0x42e>
 8009c44:	232d      	movs	r3, #45	@ 0x2d
 8009c46:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8009c4a:	4a2b      	ldr	r2, [pc, #172]	@ (8009cf8 <_vfprintf_r+0x4dc>)
 8009c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8009cfc <_vfprintf_r+0x4e0>)
 8009c4e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c50:	f04f 0900 	mov.w	r9, #0
 8009c54:	2947      	cmp	r1, #71	@ 0x47
 8009c56:	bfd4      	ite	le
 8009c58:	4692      	movle	sl, r2
 8009c5a:	469a      	movgt	sl, r3
 8009c5c:	2503      	movs	r5, #3
 8009c5e:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 8009c62:	f8cd 9050 	str.w	r9, [sp, #80]	@ 0x50
 8009c66:	f000 bfdb 	b.w	800ac20 <_vfprintf_r+0x1404>
 8009c6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c6e:	4610      	mov	r0, r2
 8009c70:	4619      	mov	r1, r3
 8009c72:	f7f6 fecb 	bl	8000a0c <__aeabi_dcmpun>
 8009c76:	4681      	mov	r9, r0
 8009c78:	b140      	cbz	r0, 8009c8c <_vfprintf_r+0x470>
 8009c7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c7c:	4a20      	ldr	r2, [pc, #128]	@ (8009d00 <_vfprintf_r+0x4e4>)
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	bfbc      	itt	lt
 8009c82:	232d      	movlt	r3, #45	@ 0x2d
 8009c84:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 8009c88:	4b1e      	ldr	r3, [pc, #120]	@ (8009d04 <_vfprintf_r+0x4e8>)
 8009c8a:	e7e0      	b.n	8009c4e <_vfprintf_r+0x432>
 8009c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c8e:	2b61      	cmp	r3, #97	@ 0x61
 8009c90:	d02c      	beq.n	8009cec <_vfprintf_r+0x4d0>
 8009c92:	2b41      	cmp	r3, #65	@ 0x41
 8009c94:	d138      	bne.n	8009d08 <_vfprintf_r+0x4ec>
 8009c96:	2358      	movs	r3, #88	@ 0x58
 8009c98:	2230      	movs	r2, #48	@ 0x30
 8009c9a:	2d63      	cmp	r5, #99	@ 0x63
 8009c9c:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 8009ca0:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8009ca4:	f04b 0b02 	orr.w	fp, fp, #2
 8009ca8:	f340 80b1 	ble.w	8009e0e <_vfprintf_r+0x5f2>
 8009cac:	9807      	ldr	r0, [sp, #28]
 8009cae:	1c69      	adds	r1, r5, #1
 8009cb0:	f7fd fdaa 	bl	8007808 <_malloc_r>
 8009cb4:	4682      	mov	sl, r0
 8009cb6:	2800      	cmp	r0, #0
 8009cb8:	f040 80ae 	bne.w	8009e18 <_vfprintf_r+0x5fc>
 8009cbc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009cc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cc4:	f8a8 300c 	strh.w	r3, [r8, #12]
 8009cc8:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8009ccc:	07d9      	lsls	r1, r3, #31
 8009cce:	d407      	bmi.n	8009ce0 <_vfprintf_r+0x4c4>
 8009cd0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009cd4:	059a      	lsls	r2, r3, #22
 8009cd6:	d403      	bmi.n	8009ce0 <_vfprintf_r+0x4c4>
 8009cd8:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8009cdc:	f7fe faaf 	bl	800823e <__retarget_lock_release_recursive>
 8009ce0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009ce4:	065b      	lsls	r3, r3, #25
 8009ce6:	f57f addd 	bpl.w	80098a4 <_vfprintf_r+0x88>
 8009cea:	e5d8      	b.n	800989e <_vfprintf_r+0x82>
 8009cec:	2378      	movs	r3, #120	@ 0x78
 8009cee:	e7d3      	b.n	8009c98 <_vfprintf_r+0x47c>
 8009cf0:	0800e150 	.word	0x0800e150
 8009cf4:	7fefffff 	.word	0x7fefffff
 8009cf8:	0800e140 	.word	0x0800e140
 8009cfc:	0800e144 	.word	0x0800e144
 8009d00:	0800e148 	.word	0x0800e148
 8009d04:	0800e14c 	.word	0x0800e14c
 8009d08:	1c69      	adds	r1, r5, #1
 8009d0a:	f000 8087 	beq.w	8009e1c <_vfprintf_r+0x600>
 8009d0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d10:	f023 0320 	bic.w	r3, r3, #32
 8009d14:	2b47      	cmp	r3, #71	@ 0x47
 8009d16:	d102      	bne.n	8009d1e <_vfprintf_r+0x502>
 8009d18:	b90d      	cbnz	r5, 8009d1e <_vfprintf_r+0x502>
 8009d1a:	46a9      	mov	r9, r5
 8009d1c:	2501      	movs	r5, #1
 8009d1e:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 8009d22:	9315      	str	r3, [sp, #84]	@ 0x54
 8009d24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	da7a      	bge.n	8009e20 <_vfprintf_r+0x604>
 8009d2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d2c:	9318      	str	r3, [sp, #96]	@ 0x60
 8009d2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d30:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009d34:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d36:	232d      	movs	r3, #45	@ 0x2d
 8009d38:	9320      	str	r3, [sp, #128]	@ 0x80
 8009d3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d3c:	f023 0320 	bic.w	r3, r3, #32
 8009d40:	2b41      	cmp	r3, #65	@ 0x41
 8009d42:	930c      	str	r3, [sp, #48]	@ 0x30
 8009d44:	f040 81d8 	bne.w	800a0f8 <_vfprintf_r+0x8dc>
 8009d48:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8009d4c:	aa24      	add	r2, sp, #144	@ 0x90
 8009d4e:	f002 f8f1 	bl	800bf34 <frexp>
 8009d52:	2200      	movs	r2, #0
 8009d54:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8009d58:	f7f6 fbbe 	bl	80004d8 <__aeabi_dmul>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	460b      	mov	r3, r1
 8009d60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d64:	2200      	movs	r2, #0
 8009d66:	2300      	movs	r3, #0
 8009d68:	f7f6 fe1e 	bl	80009a8 <__aeabi_dcmpeq>
 8009d6c:	b108      	cbz	r0, 8009d72 <_vfprintf_r+0x556>
 8009d6e:	2301      	movs	r3, #1
 8009d70:	9324      	str	r3, [sp, #144]	@ 0x90
 8009d72:	4a2f      	ldr	r2, [pc, #188]	@ (8009e30 <_vfprintf_r+0x614>)
 8009d74:	4b2f      	ldr	r3, [pc, #188]	@ (8009e34 <_vfprintf_r+0x618>)
 8009d76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009d78:	4656      	mov	r6, sl
 8009d7a:	2961      	cmp	r1, #97	@ 0x61
 8009d7c:	bf18      	it	ne
 8009d7e:	461a      	movne	r2, r3
 8009d80:	1e6f      	subs	r7, r5, #1
 8009d82:	9214      	str	r2, [sp, #80]	@ 0x50
 8009d84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8009e38 <_vfprintf_r+0x61c>)
 8009d8c:	f7f6 fba4 	bl	80004d8 <__aeabi_dmul>
 8009d90:	4602      	mov	r2, r0
 8009d92:	460b      	mov	r3, r1
 8009d94:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d98:	f7f6 fe4e 	bl	8000a38 <__aeabi_d2iz>
 8009d9c:	9017      	str	r0, [sp, #92]	@ 0x5c
 8009d9e:	f7f6 fb31 	bl	8000404 <__aeabi_i2d>
 8009da2:	4602      	mov	r2, r0
 8009da4:	460b      	mov	r3, r1
 8009da6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009daa:	f7f6 f9dd 	bl	8000168 <__aeabi_dsub>
 8009dae:	4602      	mov	r2, r0
 8009db0:	460b      	mov	r3, r1
 8009db2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009db6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009db8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009dba:	5c9b      	ldrb	r3, [r3, r2]
 8009dbc:	1c7a      	adds	r2, r7, #1
 8009dbe:	f806 3b01 	strb.w	r3, [r6], #1
 8009dc2:	d006      	beq.n	8009dd2 <_vfprintf_r+0x5b6>
 8009dc4:	1e7b      	subs	r3, r7, #1
 8009dc6:	9321      	str	r3, [sp, #132]	@ 0x84
 8009dc8:	2200      	movs	r2, #0
 8009dca:	2300      	movs	r3, #0
 8009dcc:	f7f6 fdec 	bl	80009a8 <__aeabi_dcmpeq>
 8009dd0:	b360      	cbz	r0, 8009e2c <_vfprintf_r+0x610>
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009dd8:	4b18      	ldr	r3, [pc, #96]	@ (8009e3c <_vfprintf_r+0x620>)
 8009dda:	f7f6 fe0d 	bl	80009f8 <__aeabi_dcmpgt>
 8009dde:	bb78      	cbnz	r0, 8009e40 <_vfprintf_r+0x624>
 8009de0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009de4:	2200      	movs	r2, #0
 8009de6:	4b15      	ldr	r3, [pc, #84]	@ (8009e3c <_vfprintf_r+0x620>)
 8009de8:	f7f6 fdde 	bl	80009a8 <__aeabi_dcmpeq>
 8009dec:	b110      	cbz	r0, 8009df4 <_vfprintf_r+0x5d8>
 8009dee:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009df0:	07db      	lsls	r3, r3, #31
 8009df2:	d425      	bmi.n	8009e40 <_vfprintf_r+0x624>
 8009df4:	4633      	mov	r3, r6
 8009df6:	2030      	movs	r0, #48	@ 0x30
 8009df8:	19f1      	adds	r1, r6, r7
 8009dfa:	1aca      	subs	r2, r1, r3
 8009dfc:	2a00      	cmp	r2, #0
 8009dfe:	f280 8178 	bge.w	800a0f2 <_vfprintf_r+0x8d6>
 8009e02:	1c7b      	adds	r3, r7, #1
 8009e04:	3701      	adds	r7, #1
 8009e06:	bfb8      	it	lt
 8009e08:	2300      	movlt	r3, #0
 8009e0a:	441e      	add	r6, r3
 8009e0c:	e02c      	b.n	8009e68 <_vfprintf_r+0x64c>
 8009e0e:	f04f 0900 	mov.w	r9, #0
 8009e12:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8009e16:	e782      	b.n	8009d1e <_vfprintf_r+0x502>
 8009e18:	4681      	mov	r9, r0
 8009e1a:	e780      	b.n	8009d1e <_vfprintf_r+0x502>
 8009e1c:	2506      	movs	r5, #6
 8009e1e:	e77e      	b.n	8009d1e <_vfprintf_r+0x502>
 8009e20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e24:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8009e28:	2300      	movs	r3, #0
 8009e2a:	e785      	b.n	8009d38 <_vfprintf_r+0x51c>
 8009e2c:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8009e2e:	e7a9      	b.n	8009d84 <_vfprintf_r+0x568>
 8009e30:	0800e150 	.word	0x0800e150
 8009e34:	0800e161 	.word	0x0800e161
 8009e38:	40300000 	.word	0x40300000
 8009e3c:	3fe00000 	.word	0x3fe00000
 8009e40:	2030      	movs	r0, #48	@ 0x30
 8009e42:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e44:	9628      	str	r6, [sp, #160]	@ 0xa0
 8009e46:	7bd9      	ldrb	r1, [r3, #15]
 8009e48:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8009e4a:	1e53      	subs	r3, r2, #1
 8009e4c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009e4e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009e52:	428b      	cmp	r3, r1
 8009e54:	f000 814a 	beq.w	800a0ec <_vfprintf_r+0x8d0>
 8009e58:	2b39      	cmp	r3, #57	@ 0x39
 8009e5a:	bf0b      	itete	eq
 8009e5c:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8009e5e:	3301      	addne	r3, #1
 8009e60:	7a9b      	ldrbeq	r3, [r3, #10]
 8009e62:	b2db      	uxtbne	r3, r3
 8009e64:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009e68:	eba6 030a 	sub.w	r3, r6, sl
 8009e6c:	9308      	str	r3, [sp, #32]
 8009e6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e70:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8009e72:	2b47      	cmp	r3, #71	@ 0x47
 8009e74:	f040 8189 	bne.w	800a18a <_vfprintf_r+0x96e>
 8009e78:	1cf0      	adds	r0, r6, #3
 8009e7a:	db02      	blt.n	8009e82 <_vfprintf_r+0x666>
 8009e7c:	42b5      	cmp	r5, r6
 8009e7e:	f280 81a7 	bge.w	800a1d0 <_vfprintf_r+0x9b4>
 8009e82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e84:	3b02      	subs	r3, #2
 8009e86:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e88:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009e8a:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8009e8e:	f021 0120 	bic.w	r1, r1, #32
 8009e92:	2941      	cmp	r1, #65	@ 0x41
 8009e94:	bf08      	it	eq
 8009e96:	320f      	addeq	r2, #15
 8009e98:	f106 33ff 	add.w	r3, r6, #4294967295
 8009e9c:	bf06      	itte	eq
 8009e9e:	b2d2      	uxtbeq	r2, r2
 8009ea0:	2101      	moveq	r1, #1
 8009ea2:	2100      	movne	r1, #0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8009eaa:	bfb4      	ite	lt
 8009eac:	222d      	movlt	r2, #45	@ 0x2d
 8009eae:	222b      	movge	r2, #43	@ 0x2b
 8009eb0:	9324      	str	r3, [sp, #144]	@ 0x90
 8009eb2:	bfb8      	it	lt
 8009eb4:	f1c6 0301 	rsblt	r3, r6, #1
 8009eb8:	2b09      	cmp	r3, #9
 8009eba:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 8009ebe:	f340 817a 	ble.w	800a1b6 <_vfprintf_r+0x99a>
 8009ec2:	260a      	movs	r6, #10
 8009ec4:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8009ec8:	fbb3 f5f6 	udiv	r5, r3, r6
 8009ecc:	4602      	mov	r2, r0
 8009ece:	fb06 3115 	mls	r1, r6, r5, r3
 8009ed2:	3130      	adds	r1, #48	@ 0x30
 8009ed4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009ed8:	4619      	mov	r1, r3
 8009eda:	2963      	cmp	r1, #99	@ 0x63
 8009edc:	462b      	mov	r3, r5
 8009ede:	f100 30ff 	add.w	r0, r0, #4294967295
 8009ee2:	dcf1      	bgt.n	8009ec8 <_vfprintf_r+0x6ac>
 8009ee4:	3330      	adds	r3, #48	@ 0x30
 8009ee6:	1e91      	subs	r1, r2, #2
 8009ee8:	f800 3c01 	strb.w	r3, [r0, #-1]
 8009eec:	460b      	mov	r3, r1
 8009eee:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 8009ef2:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8009ef6:	4283      	cmp	r3, r0
 8009ef8:	f0c0 8158 	bcc.w	800a1ac <_vfprintf_r+0x990>
 8009efc:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 8009f00:	1a9b      	subs	r3, r3, r2
 8009f02:	4281      	cmp	r1, r0
 8009f04:	bf88      	it	hi
 8009f06:	2300      	movhi	r3, #0
 8009f08:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8009f0c:	441a      	add	r2, r3
 8009f0e:	ab26      	add	r3, sp, #152	@ 0x98
 8009f10:	1ad3      	subs	r3, r2, r3
 8009f12:	9a08      	ldr	r2, [sp, #32]
 8009f14:	931c      	str	r3, [sp, #112]	@ 0x70
 8009f16:	2a01      	cmp	r2, #1
 8009f18:	eb03 0502 	add.w	r5, r3, r2
 8009f1c:	dc02      	bgt.n	8009f24 <_vfprintf_r+0x708>
 8009f1e:	f01b 0f01 	tst.w	fp, #1
 8009f22:	d001      	beq.n	8009f28 <_vfprintf_r+0x70c>
 8009f24:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f26:	441d      	add	r5, r3
 8009f28:	2700      	movs	r7, #0
 8009f2a:	463e      	mov	r6, r7
 8009f2c:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8009f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f34:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f36:	970c      	str	r7, [sp, #48]	@ 0x30
 8009f38:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f040 818f 	bne.w	800a25e <_vfprintf_r+0xa42>
 8009f40:	2300      	movs	r3, #0
 8009f42:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8009f46:	9314      	str	r3, [sp, #80]	@ 0x50
 8009f48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009f4a:	42ab      	cmp	r3, r5
 8009f4c:	bfb8      	it	lt
 8009f4e:	462b      	movlt	r3, r5
 8009f50:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f52:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8009f56:	b113      	cbz	r3, 8009f5e <_vfprintf_r+0x742>
 8009f58:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f5e:	f01b 0302 	ands.w	r3, fp, #2
 8009f62:	9320      	str	r3, [sp, #128]	@ 0x80
 8009f64:	bf1e      	ittt	ne
 8009f66:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8009f68:	3302      	addne	r3, #2
 8009f6a:	9315      	strne	r3, [sp, #84]	@ 0x54
 8009f6c:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8009f70:	9321      	str	r3, [sp, #132]	@ 0x84
 8009f72:	d121      	bne.n	8009fb8 <_vfprintf_r+0x79c>
 8009f74:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f76:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009f78:	1a9b      	subs	r3, r3, r2
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009f7e:	dd1b      	ble.n	8009fb8 <_vfprintf_r+0x79c>
 8009f80:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8009f84:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8009f86:	3201      	adds	r2, #1
 8009f88:	2810      	cmp	r0, #16
 8009f8a:	489e      	ldr	r0, [pc, #632]	@ (800a204 <_vfprintf_r+0x9e8>)
 8009f8c:	f104 0108 	add.w	r1, r4, #8
 8009f90:	6020      	str	r0, [r4, #0]
 8009f92:	f300 8299 	bgt.w	800a4c8 <_vfprintf_r+0xcac>
 8009f96:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8009f98:	2a07      	cmp	r2, #7
 8009f9a:	4403      	add	r3, r0
 8009f9c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009fa0:	6060      	str	r0, [r4, #4]
 8009fa2:	f340 82a6 	ble.w	800a4f2 <_vfprintf_r+0xcd6>
 8009fa6:	4641      	mov	r1, r8
 8009fa8:	9807      	ldr	r0, [sp, #28]
 8009faa:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009fac:	f000 fe82 	bl	800acb4 <__sprint_r>
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	f040 85d7 	bne.w	800ab64 <_vfprintf_r+0x1348>
 8009fb6:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009fb8:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 8009fbc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009fbe:	b16a      	cbz	r2, 8009fdc <_vfprintf_r+0x7c0>
 8009fc0:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8009fc4:	6022      	str	r2, [r4, #0]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	4413      	add	r3, r2
 8009fca:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009fcc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009fce:	6062      	str	r2, [r4, #4]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	2b07      	cmp	r3, #7
 8009fd4:	932b      	str	r3, [sp, #172]	@ 0xac
 8009fd6:	f300 828e 	bgt.w	800a4f6 <_vfprintf_r+0xcda>
 8009fda:	3408      	adds	r4, #8
 8009fdc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009fde:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009fe0:	b162      	cbz	r2, 8009ffc <_vfprintf_r+0x7e0>
 8009fe2:	aa23      	add	r2, sp, #140	@ 0x8c
 8009fe4:	6022      	str	r2, [r4, #0]
 8009fe6:	2202      	movs	r2, #2
 8009fe8:	4413      	add	r3, r2
 8009fea:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009fec:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009fee:	6062      	str	r2, [r4, #4]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	2b07      	cmp	r3, #7
 8009ff4:	932b      	str	r3, [sp, #172]	@ 0xac
 8009ff6:	f300 8288 	bgt.w	800a50a <_vfprintf_r+0xcee>
 8009ffa:	3408      	adds	r4, #8
 8009ffc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ffe:	2b80      	cmp	r3, #128	@ 0x80
 800a000:	d121      	bne.n	800a046 <_vfprintf_r+0x82a>
 800a002:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a004:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a006:	1a9b      	subs	r3, r3, r2
 800a008:	2b00      	cmp	r3, #0
 800a00a:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a00c:	dd1b      	ble.n	800a046 <_vfprintf_r+0x82a>
 800a00e:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800a012:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800a014:	3201      	adds	r2, #1
 800a016:	2810      	cmp	r0, #16
 800a018:	487b      	ldr	r0, [pc, #492]	@ (800a208 <_vfprintf_r+0x9ec>)
 800a01a:	f104 0108 	add.w	r1, r4, #8
 800a01e:	6020      	str	r0, [r4, #0]
 800a020:	f300 827d 	bgt.w	800a51e <_vfprintf_r+0xd02>
 800a024:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800a026:	2a07      	cmp	r2, #7
 800a028:	4403      	add	r3, r0
 800a02a:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a02e:	6060      	str	r0, [r4, #4]
 800a030:	f340 828a 	ble.w	800a548 <_vfprintf_r+0xd2c>
 800a034:	4641      	mov	r1, r8
 800a036:	9807      	ldr	r0, [sp, #28]
 800a038:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a03a:	f000 fe3b 	bl	800acb4 <__sprint_r>
 800a03e:	2800      	cmp	r0, #0
 800a040:	f040 8590 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a044:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a046:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a048:	1b5b      	subs	r3, r3, r5
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	9314      	str	r3, [sp, #80]	@ 0x50
 800a04e:	dd1b      	ble.n	800a088 <_vfprintf_r+0x86c>
 800a050:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800a054:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800a056:	3201      	adds	r2, #1
 800a058:	2810      	cmp	r0, #16
 800a05a:	486b      	ldr	r0, [pc, #428]	@ (800a208 <_vfprintf_r+0x9ec>)
 800a05c:	f104 0108 	add.w	r1, r4, #8
 800a060:	6020      	str	r0, [r4, #0]
 800a062:	f300 8273 	bgt.w	800a54c <_vfprintf_r+0xd30>
 800a066:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800a068:	2a07      	cmp	r2, #7
 800a06a:	4403      	add	r3, r0
 800a06c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a070:	6060      	str	r0, [r4, #4]
 800a072:	f340 8280 	ble.w	800a576 <_vfprintf_r+0xd5a>
 800a076:	4641      	mov	r1, r8
 800a078:	9807      	ldr	r0, [sp, #28]
 800a07a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a07c:	f000 fe1a 	bl	800acb4 <__sprint_r>
 800a080:	2800      	cmp	r0, #0
 800a082:	f040 856f 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a086:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a088:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a08a:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 800a08e:	9314      	str	r3, [sp, #80]	@ 0x50
 800a090:	f040 8278 	bne.w	800a584 <_vfprintf_r+0xd68>
 800a094:	e9c4 a500 	strd	sl, r5, [r4]
 800a098:	441d      	add	r5, r3
 800a09a:	952c      	str	r5, [sp, #176]	@ 0xb0
 800a09c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a09e:	3301      	adds	r3, #1
 800a0a0:	2b07      	cmp	r3, #7
 800a0a2:	932b      	str	r3, [sp, #172]	@ 0xac
 800a0a4:	f300 82b4 	bgt.w	800a610 <_vfprintf_r+0xdf4>
 800a0a8:	3408      	adds	r4, #8
 800a0aa:	f01b 0f04 	tst.w	fp, #4
 800a0ae:	f040 853b 	bne.w	800ab28 <_vfprintf_r+0x130c>
 800a0b2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 800a0b6:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800a0b8:	428a      	cmp	r2, r1
 800a0ba:	bfac      	ite	ge
 800a0bc:	189b      	addge	r3, r3, r2
 800a0be:	185b      	addlt	r3, r3, r1
 800a0c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a0c2:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a0c4:	b13b      	cbz	r3, 800a0d6 <_vfprintf_r+0x8ba>
 800a0c6:	4641      	mov	r1, r8
 800a0c8:	9807      	ldr	r0, [sp, #28]
 800a0ca:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a0cc:	f000 fdf2 	bl	800acb4 <__sprint_r>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	f040 8547 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	932b      	str	r3, [sp, #172]	@ 0xac
 800a0da:	f1b9 0f00 	cmp.w	r9, #0
 800a0de:	f040 855d 	bne.w	800ab9c <_vfprintf_r+0x1380>
 800a0e2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a0e4:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a0e6:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 800a0ea:	e416      	b.n	800991a <_vfprintf_r+0xfe>
 800a0ec:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a0f0:	e6aa      	b.n	8009e48 <_vfprintf_r+0x62c>
 800a0f2:	f803 0b01 	strb.w	r0, [r3], #1
 800a0f6:	e680      	b.n	8009dfa <_vfprintf_r+0x5de>
 800a0f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0fa:	2b46      	cmp	r3, #70	@ 0x46
 800a0fc:	d004      	beq.n	800a108 <_vfprintf_r+0x8ec>
 800a0fe:	2b45      	cmp	r3, #69	@ 0x45
 800a100:	d11c      	bne.n	800a13c <_vfprintf_r+0x920>
 800a102:	1c6e      	adds	r6, r5, #1
 800a104:	2302      	movs	r3, #2
 800a106:	e001      	b.n	800a10c <_vfprintf_r+0x8f0>
 800a108:	462e      	mov	r6, r5
 800a10a:	2303      	movs	r3, #3
 800a10c:	aa28      	add	r2, sp, #160	@ 0xa0
 800a10e:	9204      	str	r2, [sp, #16]
 800a110:	aa25      	add	r2, sp, #148	@ 0x94
 800a112:	9203      	str	r2, [sp, #12]
 800a114:	aa24      	add	r2, sp, #144	@ 0x90
 800a116:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800a11a:	9300      	str	r3, [sp, #0]
 800a11c:	9807      	ldr	r0, [sp, #28]
 800a11e:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 800a122:	f002 f805 	bl	800c130 <_dtoa_r>
 800a126:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a128:	4682      	mov	sl, r0
 800a12a:	2b47      	cmp	r3, #71	@ 0x47
 800a12c:	d119      	bne.n	800a162 <_vfprintf_r+0x946>
 800a12e:	f01b 0f01 	tst.w	fp, #1
 800a132:	d105      	bne.n	800a140 <_vfprintf_r+0x924>
 800a134:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800a136:	eba3 030a 	sub.w	r3, r3, sl
 800a13a:	e697      	b.n	8009e6c <_vfprintf_r+0x650>
 800a13c:	462e      	mov	r6, r5
 800a13e:	e7e1      	b.n	800a104 <_vfprintf_r+0x8e8>
 800a140:	1987      	adds	r7, r0, r6
 800a142:	2200      	movs	r2, #0
 800a144:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 800a148:	2300      	movs	r3, #0
 800a14a:	f7f6 fc2d 	bl	80009a8 <__aeabi_dcmpeq>
 800a14e:	b100      	cbz	r0, 800a152 <_vfprintf_r+0x936>
 800a150:	9728      	str	r7, [sp, #160]	@ 0xa0
 800a152:	2230      	movs	r2, #48	@ 0x30
 800a154:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800a156:	429f      	cmp	r7, r3
 800a158:	d9ec      	bls.n	800a134 <_vfprintf_r+0x918>
 800a15a:	1c59      	adds	r1, r3, #1
 800a15c:	9128      	str	r1, [sp, #160]	@ 0xa0
 800a15e:	701a      	strb	r2, [r3, #0]
 800a160:	e7f8      	b.n	800a154 <_vfprintf_r+0x938>
 800a162:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a164:	1987      	adds	r7, r0, r6
 800a166:	2b46      	cmp	r3, #70	@ 0x46
 800a168:	d1eb      	bne.n	800a142 <_vfprintf_r+0x926>
 800a16a:	7803      	ldrb	r3, [r0, #0]
 800a16c:	2b30      	cmp	r3, #48	@ 0x30
 800a16e:	d109      	bne.n	800a184 <_vfprintf_r+0x968>
 800a170:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 800a174:	2200      	movs	r2, #0
 800a176:	2300      	movs	r3, #0
 800a178:	f7f6 fc16 	bl	80009a8 <__aeabi_dcmpeq>
 800a17c:	b910      	cbnz	r0, 800a184 <_vfprintf_r+0x968>
 800a17e:	f1c6 0601 	rsb	r6, r6, #1
 800a182:	9624      	str	r6, [sp, #144]	@ 0x90
 800a184:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a186:	441f      	add	r7, r3
 800a188:	e7db      	b.n	800a142 <_vfprintf_r+0x926>
 800a18a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a18c:	2b46      	cmp	r3, #70	@ 0x46
 800a18e:	f47f ae7b 	bne.w	8009e88 <_vfprintf_r+0x66c>
 800a192:	f00b 0301 	and.w	r3, fp, #1
 800a196:	2e00      	cmp	r6, #0
 800a198:	ea43 0305 	orr.w	r3, r3, r5
 800a19c:	dd25      	ble.n	800a1ea <_vfprintf_r+0x9ce>
 800a19e:	b37b      	cbz	r3, 800a200 <_vfprintf_r+0x9e4>
 800a1a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1a2:	18f3      	adds	r3, r6, r3
 800a1a4:	441d      	add	r5, r3
 800a1a6:	2366      	movs	r3, #102	@ 0x66
 800a1a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1aa:	e032      	b.n	800a212 <_vfprintf_r+0x9f6>
 800a1ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a1b0:	f805 6f01 	strb.w	r6, [r5, #1]!
 800a1b4:	e69f      	b.n	8009ef6 <_vfprintf_r+0x6da>
 800a1b6:	b941      	cbnz	r1, 800a1ca <_vfprintf_r+0x9ae>
 800a1b8:	2230      	movs	r2, #48	@ 0x30
 800a1ba:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 800a1be:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 800a1c2:	3330      	adds	r3, #48	@ 0x30
 800a1c4:	f802 3b01 	strb.w	r3, [r2], #1
 800a1c8:	e6a1      	b.n	8009f0e <_vfprintf_r+0x6f2>
 800a1ca:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 800a1ce:	e7f8      	b.n	800a1c2 <_vfprintf_r+0x9a6>
 800a1d0:	9b08      	ldr	r3, [sp, #32]
 800a1d2:	42b3      	cmp	r3, r6
 800a1d4:	dd0d      	ble.n	800a1f2 <_vfprintf_r+0x9d6>
 800a1d6:	9b08      	ldr	r3, [sp, #32]
 800a1d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a1da:	2e00      	cmp	r6, #0
 800a1dc:	eb03 0502 	add.w	r5, r3, r2
 800a1e0:	dc0c      	bgt.n	800a1fc <_vfprintf_r+0x9e0>
 800a1e2:	f1c6 0301 	rsb	r3, r6, #1
 800a1e6:	441d      	add	r5, r3
 800a1e8:	e008      	b.n	800a1fc <_vfprintf_r+0x9e0>
 800a1ea:	b17b      	cbz	r3, 800a20c <_vfprintf_r+0x9f0>
 800a1ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	e7d8      	b.n	800a1a4 <_vfprintf_r+0x988>
 800a1f2:	f01b 0f01 	tst.w	fp, #1
 800a1f6:	d01f      	beq.n	800a238 <_vfprintf_r+0xa1c>
 800a1f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1fa:	18f5      	adds	r5, r6, r3
 800a1fc:	2367      	movs	r3, #103	@ 0x67
 800a1fe:	e7d3      	b.n	800a1a8 <_vfprintf_r+0x98c>
 800a200:	4635      	mov	r5, r6
 800a202:	e7d0      	b.n	800a1a6 <_vfprintf_r+0x98a>
 800a204:	0800e1a4 	.word	0x0800e1a4
 800a208:	0800e194 	.word	0x0800e194
 800a20c:	2366      	movs	r3, #102	@ 0x66
 800a20e:	2501      	movs	r5, #1
 800a210:	930a      	str	r3, [sp, #40]	@ 0x28
 800a212:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 800a216:	930c      	str	r3, [sp, #48]	@ 0x30
 800a218:	d01f      	beq.n	800a25a <_vfprintf_r+0xa3e>
 800a21a:	2700      	movs	r7, #0
 800a21c:	2e00      	cmp	r6, #0
 800a21e:	970c      	str	r7, [sp, #48]	@ 0x30
 800a220:	f77f ae8a 	ble.w	8009f38 <_vfprintf_r+0x71c>
 800a224:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a226:	781b      	ldrb	r3, [r3, #0]
 800a228:	2bff      	cmp	r3, #255	@ 0xff
 800a22a:	d107      	bne.n	800a23c <_vfprintf_r+0xa20>
 800a22c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a22e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a230:	443b      	add	r3, r7
 800a232:	fb02 5503 	mla	r5, r2, r3, r5
 800a236:	e67f      	b.n	8009f38 <_vfprintf_r+0x71c>
 800a238:	4635      	mov	r5, r6
 800a23a:	e7df      	b.n	800a1fc <_vfprintf_r+0x9e0>
 800a23c:	42b3      	cmp	r3, r6
 800a23e:	daf5      	bge.n	800a22c <_vfprintf_r+0xa10>
 800a240:	1af6      	subs	r6, r6, r3
 800a242:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a244:	785b      	ldrb	r3, [r3, #1]
 800a246:	b133      	cbz	r3, 800a256 <_vfprintf_r+0xa3a>
 800a248:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a24a:	3301      	adds	r3, #1
 800a24c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a24e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a250:	3301      	adds	r3, #1
 800a252:	930d      	str	r3, [sp, #52]	@ 0x34
 800a254:	e7e6      	b.n	800a224 <_vfprintf_r+0xa08>
 800a256:	3701      	adds	r7, #1
 800a258:	e7e4      	b.n	800a224 <_vfprintf_r+0xa08>
 800a25a:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800a25c:	e66c      	b.n	8009f38 <_vfprintf_r+0x71c>
 800a25e:	232d      	movs	r3, #45	@ 0x2d
 800a260:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800a264:	e66c      	b.n	8009f40 <_vfprintf_r+0x724>
 800a266:	f01b 0f20 	tst.w	fp, #32
 800a26a:	d007      	beq.n	800a27c <_vfprintf_r+0xa60>
 800a26c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a26e:	6833      	ldr	r3, [r6, #0]
 800a270:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a272:	17d2      	asrs	r2, r2, #31
 800a274:	e9c3 1200 	strd	r1, r2, [r3]
 800a278:	3604      	adds	r6, #4
 800a27a:	e734      	b.n	800a0e6 <_vfprintf_r+0x8ca>
 800a27c:	f01b 0f10 	tst.w	fp, #16
 800a280:	d003      	beq.n	800a28a <_vfprintf_r+0xa6e>
 800a282:	6833      	ldr	r3, [r6, #0]
 800a284:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a286:	601a      	str	r2, [r3, #0]
 800a288:	e7f6      	b.n	800a278 <_vfprintf_r+0xa5c>
 800a28a:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 800a28e:	d003      	beq.n	800a298 <_vfprintf_r+0xa7c>
 800a290:	6833      	ldr	r3, [r6, #0]
 800a292:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a294:	801a      	strh	r2, [r3, #0]
 800a296:	e7ef      	b.n	800a278 <_vfprintf_r+0xa5c>
 800a298:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 800a29c:	d0f1      	beq.n	800a282 <_vfprintf_r+0xa66>
 800a29e:	6833      	ldr	r3, [r6, #0]
 800a2a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a2a2:	701a      	strb	r2, [r3, #0]
 800a2a4:	e7e8      	b.n	800a278 <_vfprintf_r+0xa5c>
 800a2a6:	f04b 0b10 	orr.w	fp, fp, #16
 800a2aa:	f01b 0320 	ands.w	r3, fp, #32
 800a2ae:	d01e      	beq.n	800a2ee <_vfprintf_r+0xad2>
 800a2b0:	3607      	adds	r6, #7
 800a2b2:	f026 0307 	bic.w	r3, r6, #7
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	f852 6b08 	ldr.w	r6, [r2], #8
 800a2bc:	685f      	ldr	r7, [r3, #4]
 800a2be:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 800a2cc:	1c6a      	adds	r2, r5, #1
 800a2ce:	f000 847a 	beq.w	800abc6 <_vfprintf_r+0x13aa>
 800a2d2:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 800a2d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a2d8:	ea56 0207 	orrs.w	r2, r6, r7
 800a2dc:	f040 8479 	bne.w	800abd2 <_vfprintf_r+0x13b6>
 800a2e0:	2d00      	cmp	r5, #0
 800a2e2:	f000 80dc 	beq.w	800a49e <_vfprintf_r+0xc82>
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	f040 8476 	bne.w	800abd8 <_vfprintf_r+0x13bc>
 800a2ec:	e081      	b.n	800a3f2 <_vfprintf_r+0xbd6>
 800a2ee:	4632      	mov	r2, r6
 800a2f0:	f852 6b04 	ldr.w	r6, [r2], #4
 800a2f4:	f01b 0710 	ands.w	r7, fp, #16
 800a2f8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a2fa:	d001      	beq.n	800a300 <_vfprintf_r+0xae4>
 800a2fc:	461f      	mov	r7, r3
 800a2fe:	e7df      	b.n	800a2c0 <_vfprintf_r+0xaa4>
 800a300:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 800a304:	d001      	beq.n	800a30a <_vfprintf_r+0xaee>
 800a306:	b2b6      	uxth	r6, r6
 800a308:	e7da      	b.n	800a2c0 <_vfprintf_r+0xaa4>
 800a30a:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800a30e:	d0d7      	beq.n	800a2c0 <_vfprintf_r+0xaa4>
 800a310:	b2f6      	uxtb	r6, r6
 800a312:	e7f3      	b.n	800a2fc <_vfprintf_r+0xae0>
 800a314:	4633      	mov	r3, r6
 800a316:	f853 6b04 	ldr.w	r6, [r3], #4
 800a31a:	2278      	movs	r2, #120	@ 0x78
 800a31c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a31e:	f647 0330 	movw	r3, #30768	@ 0x7830
 800a322:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 800a326:	4b95      	ldr	r3, [pc, #596]	@ (800a57c <_vfprintf_r+0xd60>)
 800a328:	2700      	movs	r7, #0
 800a32a:	931d      	str	r3, [sp, #116]	@ 0x74
 800a32c:	f04b 0b02 	orr.w	fp, fp, #2
 800a330:	2302      	movs	r3, #2
 800a332:	920a      	str	r2, [sp, #40]	@ 0x28
 800a334:	e7c7      	b.n	800a2c6 <_vfprintf_r+0xaaa>
 800a336:	4633      	mov	r3, r6
 800a338:	2600      	movs	r6, #0
 800a33a:	f853 ab04 	ldr.w	sl, [r3], #4
 800a33e:	1c69      	adds	r1, r5, #1
 800a340:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a342:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 800a346:	d00f      	beq.n	800a368 <_vfprintf_r+0xb4c>
 800a348:	462a      	mov	r2, r5
 800a34a:	4631      	mov	r1, r6
 800a34c:	4650      	mov	r0, sl
 800a34e:	f001 fdd5 	bl	800befc <memchr>
 800a352:	4681      	mov	r9, r0
 800a354:	2800      	cmp	r0, #0
 800a356:	f43f ac84 	beq.w	8009c62 <_vfprintf_r+0x446>
 800a35a:	46b1      	mov	r9, r6
 800a35c:	4637      	mov	r7, r6
 800a35e:	eba0 050a 	sub.w	r5, r0, sl
 800a362:	9614      	str	r6, [sp, #80]	@ 0x50
 800a364:	960c      	str	r6, [sp, #48]	@ 0x30
 800a366:	e5ef      	b.n	8009f48 <_vfprintf_r+0x72c>
 800a368:	4650      	mov	r0, sl
 800a36a:	f7f5 fef1 	bl	8000150 <strlen>
 800a36e:	46b1      	mov	r9, r6
 800a370:	4605      	mov	r5, r0
 800a372:	e476      	b.n	8009c62 <_vfprintf_r+0x446>
 800a374:	f04b 0b10 	orr.w	fp, fp, #16
 800a378:	f01b 0320 	ands.w	r3, fp, #32
 800a37c:	d009      	beq.n	800a392 <_vfprintf_r+0xb76>
 800a37e:	3607      	adds	r6, #7
 800a380:	f026 0307 	bic.w	r3, r6, #7
 800a384:	461a      	mov	r2, r3
 800a386:	f852 6b08 	ldr.w	r6, [r2], #8
 800a38a:	685f      	ldr	r7, [r3, #4]
 800a38c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a38e:	2301      	movs	r3, #1
 800a390:	e799      	b.n	800a2c6 <_vfprintf_r+0xaaa>
 800a392:	4632      	mov	r2, r6
 800a394:	f852 6b04 	ldr.w	r6, [r2], #4
 800a398:	f01b 0710 	ands.w	r7, fp, #16
 800a39c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a39e:	d001      	beq.n	800a3a4 <_vfprintf_r+0xb88>
 800a3a0:	461f      	mov	r7, r3
 800a3a2:	e7f4      	b.n	800a38e <_vfprintf_r+0xb72>
 800a3a4:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 800a3a8:	d001      	beq.n	800a3ae <_vfprintf_r+0xb92>
 800a3aa:	b2b6      	uxth	r6, r6
 800a3ac:	e7ef      	b.n	800a38e <_vfprintf_r+0xb72>
 800a3ae:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800a3b2:	d0ec      	beq.n	800a38e <_vfprintf_r+0xb72>
 800a3b4:	b2f6      	uxtb	r6, r6
 800a3b6:	e7f3      	b.n	800a3a0 <_vfprintf_r+0xb84>
 800a3b8:	4b71      	ldr	r3, [pc, #452]	@ (800a580 <_vfprintf_r+0xd64>)
 800a3ba:	f7ff bb43 	b.w	8009a44 <_vfprintf_r+0x228>
 800a3be:	4632      	mov	r2, r6
 800a3c0:	f852 6b04 	ldr.w	r6, [r2], #4
 800a3c4:	f01b 0710 	ands.w	r7, fp, #16
 800a3c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a3ca:	d002      	beq.n	800a3d2 <_vfprintf_r+0xbb6>
 800a3cc:	461f      	mov	r7, r3
 800a3ce:	f7ff bb46 	b.w	8009a5e <_vfprintf_r+0x242>
 800a3d2:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 800a3d6:	d002      	beq.n	800a3de <_vfprintf_r+0xbc2>
 800a3d8:	b2b6      	uxth	r6, r6
 800a3da:	f7ff bb40 	b.w	8009a5e <_vfprintf_r+0x242>
 800a3de:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800a3e2:	f43f ab3c 	beq.w	8009a5e <_vfprintf_r+0x242>
 800a3e6:	b2f6      	uxtb	r6, r6
 800a3e8:	e7f0      	b.n	800a3cc <_vfprintf_r+0xbb0>
 800a3ea:	2e0a      	cmp	r6, #10
 800a3ec:	f177 0300 	sbcs.w	r3, r7, #0
 800a3f0:	d207      	bcs.n	800a402 <_vfprintf_r+0xbe6>
 800a3f2:	3630      	adds	r6, #48	@ 0x30
 800a3f4:	b2f6      	uxtb	r6, r6
 800a3f6:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 800a3fa:	f20d 1a57 	addw	sl, sp, #343	@ 0x157
 800a3fe:	f000 bc07 	b.w	800ac10 <_vfprintf_r+0x13f4>
 800a402:	2300      	movs	r3, #0
 800a404:	9308      	str	r3, [sp, #32]
 800a406:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a408:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 800a40c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a410:	9314      	str	r3, [sp, #80]	@ 0x50
 800a412:	220a      	movs	r2, #10
 800a414:	2300      	movs	r3, #0
 800a416:	4630      	mov	r0, r6
 800a418:	4639      	mov	r1, r7
 800a41a:	f7f6 fb85 	bl	8000b28 <__aeabi_uldivmod>
 800a41e:	3230      	adds	r2, #48	@ 0x30
 800a420:	f809 2c01 	strb.w	r2, [r9, #-1]
 800a424:	9a08      	ldr	r2, [sp, #32]
 800a426:	4683      	mov	fp, r0
 800a428:	3201      	adds	r2, #1
 800a42a:	9208      	str	r2, [sp, #32]
 800a42c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a42e:	460b      	mov	r3, r1
 800a430:	f109 3aff 	add.w	sl, r9, #4294967295
 800a434:	b1e2      	cbz	r2, 800a470 <_vfprintf_r+0xc54>
 800a436:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a438:	9908      	ldr	r1, [sp, #32]
 800a43a:	7812      	ldrb	r2, [r2, #0]
 800a43c:	4291      	cmp	r1, r2
 800a43e:	d117      	bne.n	800a470 <_vfprintf_r+0xc54>
 800a440:	29ff      	cmp	r1, #255	@ 0xff
 800a442:	d015      	beq.n	800a470 <_vfprintf_r+0xc54>
 800a444:	2e0a      	cmp	r6, #10
 800a446:	f177 0200 	sbcs.w	r2, r7, #0
 800a44a:	d311      	bcc.n	800a470 <_vfprintf_r+0xc54>
 800a44c:	9308      	str	r3, [sp, #32]
 800a44e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a450:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800a452:	ebaa 0a03 	sub.w	sl, sl, r3
 800a456:	461a      	mov	r2, r3
 800a458:	4650      	mov	r0, sl
 800a45a:	f001 fcfb 	bl	800be54 <strncpy>
 800a45e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a460:	785a      	ldrb	r2, [r3, #1]
 800a462:	9b08      	ldr	r3, [sp, #32]
 800a464:	b11a      	cbz	r2, 800a46e <_vfprintf_r+0xc52>
 800a466:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a468:	3201      	adds	r2, #1
 800a46a:	920d      	str	r2, [sp, #52]	@ 0x34
 800a46c:	2200      	movs	r2, #0
 800a46e:	9208      	str	r2, [sp, #32]
 800a470:	2e0a      	cmp	r6, #10
 800a472:	f177 0700 	sbcs.w	r7, r7, #0
 800a476:	f0c0 83cb 	bcc.w	800ac10 <_vfprintf_r+0x13f4>
 800a47a:	465e      	mov	r6, fp
 800a47c:	461f      	mov	r7, r3
 800a47e:	46d1      	mov	r9, sl
 800a480:	e7c7      	b.n	800a412 <_vfprintf_r+0xbf6>
 800a482:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a484:	f006 030f 	and.w	r3, r6, #15
 800a488:	5cd3      	ldrb	r3, [r2, r3]
 800a48a:	0936      	lsrs	r6, r6, #4
 800a48c:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800a490:	093f      	lsrs	r7, r7, #4
 800a492:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800a496:	ea56 0307 	orrs.w	r3, r6, r7
 800a49a:	d1f2      	bne.n	800a482 <_vfprintf_r+0xc66>
 800a49c:	e3b8      	b.n	800ac10 <_vfprintf_r+0x13f4>
 800a49e:	b923      	cbnz	r3, 800a4aa <_vfprintf_r+0xc8e>
 800a4a0:	f01b 0f01 	tst.w	fp, #1
 800a4a4:	d001      	beq.n	800a4aa <_vfprintf_r+0xc8e>
 800a4a6:	2630      	movs	r6, #48	@ 0x30
 800a4a8:	e7a5      	b.n	800a3f6 <_vfprintf_r+0xbda>
 800a4aa:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 800a4ae:	e3af      	b.n	800ac10 <_vfprintf_r+0x13f4>
 800a4b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	f000 8378 	beq.w	800aba8 <_vfprintf_r+0x138c>
 800a4b8:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 800a4bc:	2300      	movs	r3, #0
 800a4be:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a4c0:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800a4c4:	f7ff bb60 	b.w	8009b88 <_vfprintf_r+0x36c>
 800a4c8:	2010      	movs	r0, #16
 800a4ca:	2a07      	cmp	r2, #7
 800a4cc:	4403      	add	r3, r0
 800a4ce:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a4d2:	6060      	str	r0, [r4, #4]
 800a4d4:	dd08      	ble.n	800a4e8 <_vfprintf_r+0xccc>
 800a4d6:	4641      	mov	r1, r8
 800a4d8:	9807      	ldr	r0, [sp, #28]
 800a4da:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a4dc:	f000 fbea 	bl	800acb4 <__sprint_r>
 800a4e0:	2800      	cmp	r0, #0
 800a4e2:	f040 833f 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a4e6:	a92d      	add	r1, sp, #180	@ 0xb4
 800a4e8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a4ea:	460c      	mov	r4, r1
 800a4ec:	3b10      	subs	r3, #16
 800a4ee:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a4f0:	e546      	b.n	8009f80 <_vfprintf_r+0x764>
 800a4f2:	460c      	mov	r4, r1
 800a4f4:	e560      	b.n	8009fb8 <_vfprintf_r+0x79c>
 800a4f6:	4641      	mov	r1, r8
 800a4f8:	9807      	ldr	r0, [sp, #28]
 800a4fa:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a4fc:	f000 fbda 	bl	800acb4 <__sprint_r>
 800a500:	2800      	cmp	r0, #0
 800a502:	f040 832f 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a506:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a508:	e568      	b.n	8009fdc <_vfprintf_r+0x7c0>
 800a50a:	4641      	mov	r1, r8
 800a50c:	9807      	ldr	r0, [sp, #28]
 800a50e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a510:	f000 fbd0 	bl	800acb4 <__sprint_r>
 800a514:	2800      	cmp	r0, #0
 800a516:	f040 8325 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a51a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a51c:	e56e      	b.n	8009ffc <_vfprintf_r+0x7e0>
 800a51e:	2010      	movs	r0, #16
 800a520:	2a07      	cmp	r2, #7
 800a522:	4403      	add	r3, r0
 800a524:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a528:	6060      	str	r0, [r4, #4]
 800a52a:	dd08      	ble.n	800a53e <_vfprintf_r+0xd22>
 800a52c:	4641      	mov	r1, r8
 800a52e:	9807      	ldr	r0, [sp, #28]
 800a530:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a532:	f000 fbbf 	bl	800acb4 <__sprint_r>
 800a536:	2800      	cmp	r0, #0
 800a538:	f040 8314 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a53c:	a92d      	add	r1, sp, #180	@ 0xb4
 800a53e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a540:	460c      	mov	r4, r1
 800a542:	3b10      	subs	r3, #16
 800a544:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a546:	e562      	b.n	800a00e <_vfprintf_r+0x7f2>
 800a548:	460c      	mov	r4, r1
 800a54a:	e57c      	b.n	800a046 <_vfprintf_r+0x82a>
 800a54c:	2010      	movs	r0, #16
 800a54e:	2a07      	cmp	r2, #7
 800a550:	4403      	add	r3, r0
 800a552:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a556:	6060      	str	r0, [r4, #4]
 800a558:	dd08      	ble.n	800a56c <_vfprintf_r+0xd50>
 800a55a:	4641      	mov	r1, r8
 800a55c:	9807      	ldr	r0, [sp, #28]
 800a55e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a560:	f000 fba8 	bl	800acb4 <__sprint_r>
 800a564:	2800      	cmp	r0, #0
 800a566:	f040 82fd 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a56a:	a92d      	add	r1, sp, #180	@ 0xb4
 800a56c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a56e:	460c      	mov	r4, r1
 800a570:	3b10      	subs	r3, #16
 800a572:	9314      	str	r3, [sp, #80]	@ 0x50
 800a574:	e56c      	b.n	800a050 <_vfprintf_r+0x834>
 800a576:	460c      	mov	r4, r1
 800a578:	e586      	b.n	800a088 <_vfprintf_r+0x86c>
 800a57a:	bf00      	nop
 800a57c:	0800e150 	.word	0x0800e150
 800a580:	0800e161 	.word	0x0800e161
 800a584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a586:	2b65      	cmp	r3, #101	@ 0x65
 800a588:	f340 8232 	ble.w	800a9f0 <_vfprintf_r+0x11d4>
 800a58c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a590:	2200      	movs	r2, #0
 800a592:	2300      	movs	r3, #0
 800a594:	f7f6 fa08 	bl	80009a8 <__aeabi_dcmpeq>
 800a598:	2800      	cmp	r0, #0
 800a59a:	d069      	beq.n	800a670 <_vfprintf_r+0xe54>
 800a59c:	4b6e      	ldr	r3, [pc, #440]	@ (800a758 <_vfprintf_r+0xf3c>)
 800a59e:	6023      	str	r3, [r4, #0]
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	6063      	str	r3, [r4, #4]
 800a5a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a5aa:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	2b07      	cmp	r3, #7
 800a5b0:	932b      	str	r3, [sp, #172]	@ 0xac
 800a5b2:	dc37      	bgt.n	800a624 <_vfprintf_r+0xe08>
 800a5b4:	3408      	adds	r4, #8
 800a5b6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a5b8:	9a08      	ldr	r2, [sp, #32]
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	db03      	blt.n	800a5c6 <_vfprintf_r+0xdaa>
 800a5be:	f01b 0f01 	tst.w	fp, #1
 800a5c2:	f43f ad72 	beq.w	800a0aa <_vfprintf_r+0x88e>
 800a5c6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a5c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5ca:	6023      	str	r3, [r4, #0]
 800a5cc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a5ce:	6063      	str	r3, [r4, #4]
 800a5d0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a5d2:	4413      	add	r3, r2
 800a5d4:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a5d6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a5d8:	3301      	adds	r3, #1
 800a5da:	2b07      	cmp	r3, #7
 800a5dc:	932b      	str	r3, [sp, #172]	@ 0xac
 800a5de:	dc2b      	bgt.n	800a638 <_vfprintf_r+0xe1c>
 800a5e0:	3408      	adds	r4, #8
 800a5e2:	9b08      	ldr	r3, [sp, #32]
 800a5e4:	1e5d      	subs	r5, r3, #1
 800a5e6:	2d00      	cmp	r5, #0
 800a5e8:	f77f ad5f 	ble.w	800a0aa <_vfprintf_r+0x88e>
 800a5ec:	2710      	movs	r7, #16
 800a5ee:	4e5b      	ldr	r6, [pc, #364]	@ (800a75c <_vfprintf_r+0xf40>)
 800a5f0:	2d10      	cmp	r5, #16
 800a5f2:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a5f6:	f104 0108 	add.w	r1, r4, #8
 800a5fa:	f103 0301 	add.w	r3, r3, #1
 800a5fe:	6026      	str	r6, [r4, #0]
 800a600:	dc24      	bgt.n	800a64c <_vfprintf_r+0xe30>
 800a602:	6065      	str	r5, [r4, #4]
 800a604:	2b07      	cmp	r3, #7
 800a606:	4415      	add	r5, r2
 800a608:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800a60c:	f340 8289 	ble.w	800ab22 <_vfprintf_r+0x1306>
 800a610:	4641      	mov	r1, r8
 800a612:	9807      	ldr	r0, [sp, #28]
 800a614:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a616:	f000 fb4d 	bl	800acb4 <__sprint_r>
 800a61a:	2800      	cmp	r0, #0
 800a61c:	f040 82a2 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a620:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a622:	e542      	b.n	800a0aa <_vfprintf_r+0x88e>
 800a624:	4641      	mov	r1, r8
 800a626:	9807      	ldr	r0, [sp, #28]
 800a628:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a62a:	f000 fb43 	bl	800acb4 <__sprint_r>
 800a62e:	2800      	cmp	r0, #0
 800a630:	f040 8298 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a634:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a636:	e7be      	b.n	800a5b6 <_vfprintf_r+0xd9a>
 800a638:	4641      	mov	r1, r8
 800a63a:	9807      	ldr	r0, [sp, #28]
 800a63c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a63e:	f000 fb39 	bl	800acb4 <__sprint_r>
 800a642:	2800      	cmp	r0, #0
 800a644:	f040 828e 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a648:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a64a:	e7ca      	b.n	800a5e2 <_vfprintf_r+0xdc6>
 800a64c:	3210      	adds	r2, #16
 800a64e:	2b07      	cmp	r3, #7
 800a650:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a654:	6067      	str	r7, [r4, #4]
 800a656:	dd08      	ble.n	800a66a <_vfprintf_r+0xe4e>
 800a658:	4641      	mov	r1, r8
 800a65a:	9807      	ldr	r0, [sp, #28]
 800a65c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a65e:	f000 fb29 	bl	800acb4 <__sprint_r>
 800a662:	2800      	cmp	r0, #0
 800a664:	f040 827e 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a668:	a92d      	add	r1, sp, #180	@ 0xb4
 800a66a:	460c      	mov	r4, r1
 800a66c:	3d10      	subs	r5, #16
 800a66e:	e7bf      	b.n	800a5f0 <_vfprintf_r+0xdd4>
 800a670:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a672:	2b00      	cmp	r3, #0
 800a674:	dc74      	bgt.n	800a760 <_vfprintf_r+0xf44>
 800a676:	4b38      	ldr	r3, [pc, #224]	@ (800a758 <_vfprintf_r+0xf3c>)
 800a678:	6023      	str	r3, [r4, #0]
 800a67a:	2301      	movs	r3, #1
 800a67c:	6063      	str	r3, [r4, #4]
 800a67e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a680:	3301      	adds	r3, #1
 800a682:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a684:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a686:	3301      	adds	r3, #1
 800a688:	2b07      	cmp	r3, #7
 800a68a:	932b      	str	r3, [sp, #172]	@ 0xac
 800a68c:	dc3d      	bgt.n	800a70a <_vfprintf_r+0xeee>
 800a68e:	3408      	adds	r4, #8
 800a690:	9908      	ldr	r1, [sp, #32]
 800a692:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a694:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 800a696:	430b      	orrs	r3, r1
 800a698:	f00b 0101 	and.w	r1, fp, #1
 800a69c:	430b      	orrs	r3, r1
 800a69e:	f43f ad04 	beq.w	800a0aa <_vfprintf_r+0x88e>
 800a6a2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a6a4:	6023      	str	r3, [r4, #0]
 800a6a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a6a8:	441a      	add	r2, r3
 800a6aa:	6063      	str	r3, [r4, #4]
 800a6ac:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a6ae:	922c      	str	r2, [sp, #176]	@ 0xb0
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	2b07      	cmp	r3, #7
 800a6b4:	932b      	str	r3, [sp, #172]	@ 0xac
 800a6b6:	dc32      	bgt.n	800a71e <_vfprintf_r+0xf02>
 800a6b8:	3408      	adds	r4, #8
 800a6ba:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800a6bc:	2d00      	cmp	r5, #0
 800a6be:	da1b      	bge.n	800a6f8 <_vfprintf_r+0xedc>
 800a6c0:	4623      	mov	r3, r4
 800a6c2:	2710      	movs	r7, #16
 800a6c4:	4e25      	ldr	r6, [pc, #148]	@ (800a75c <_vfprintf_r+0xf40>)
 800a6c6:	426d      	negs	r5, r5
 800a6c8:	2d10      	cmp	r5, #16
 800a6ca:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 800a6ce:	f104 0408 	add.w	r4, r4, #8
 800a6d2:	f102 0201 	add.w	r2, r2, #1
 800a6d6:	601e      	str	r6, [r3, #0]
 800a6d8:	dc2b      	bgt.n	800a732 <_vfprintf_r+0xf16>
 800a6da:	605d      	str	r5, [r3, #4]
 800a6dc:	2a07      	cmp	r2, #7
 800a6de:	440d      	add	r5, r1
 800a6e0:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 800a6e4:	dd08      	ble.n	800a6f8 <_vfprintf_r+0xedc>
 800a6e6:	4641      	mov	r1, r8
 800a6e8:	9807      	ldr	r0, [sp, #28]
 800a6ea:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a6ec:	f000 fae2 	bl	800acb4 <__sprint_r>
 800a6f0:	2800      	cmp	r0, #0
 800a6f2:	f040 8237 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a6f6:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a6f8:	9b08      	ldr	r3, [sp, #32]
 800a6fa:	9a08      	ldr	r2, [sp, #32]
 800a6fc:	6063      	str	r3, [r4, #4]
 800a6fe:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a700:	f8c4 a000 	str.w	sl, [r4]
 800a704:	4413      	add	r3, r2
 800a706:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a708:	e4c8      	b.n	800a09c <_vfprintf_r+0x880>
 800a70a:	4641      	mov	r1, r8
 800a70c:	9807      	ldr	r0, [sp, #28]
 800a70e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a710:	f000 fad0 	bl	800acb4 <__sprint_r>
 800a714:	2800      	cmp	r0, #0
 800a716:	f040 8225 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a71a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a71c:	e7b8      	b.n	800a690 <_vfprintf_r+0xe74>
 800a71e:	4641      	mov	r1, r8
 800a720:	9807      	ldr	r0, [sp, #28]
 800a722:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a724:	f000 fac6 	bl	800acb4 <__sprint_r>
 800a728:	2800      	cmp	r0, #0
 800a72a:	f040 821b 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a72e:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a730:	e7c3      	b.n	800a6ba <_vfprintf_r+0xe9e>
 800a732:	3110      	adds	r1, #16
 800a734:	2a07      	cmp	r2, #7
 800a736:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 800a73a:	605f      	str	r7, [r3, #4]
 800a73c:	dd08      	ble.n	800a750 <_vfprintf_r+0xf34>
 800a73e:	4641      	mov	r1, r8
 800a740:	9807      	ldr	r0, [sp, #28]
 800a742:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a744:	f000 fab6 	bl	800acb4 <__sprint_r>
 800a748:	2800      	cmp	r0, #0
 800a74a:	f040 820b 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a74e:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a750:	4623      	mov	r3, r4
 800a752:	3d10      	subs	r5, #16
 800a754:	e7b8      	b.n	800a6c8 <_vfprintf_r+0xeac>
 800a756:	bf00      	nop
 800a758:	0800e172 	.word	0x0800e172
 800a75c:	0800e194 	.word	0x0800e194
 800a760:	9b08      	ldr	r3, [sp, #32]
 800a762:	4453      	add	r3, sl
 800a764:	930a      	str	r3, [sp, #40]	@ 0x28
 800a766:	9b08      	ldr	r3, [sp, #32]
 800a768:	42b3      	cmp	r3, r6
 800a76a:	bfa8      	it	ge
 800a76c:	4633      	movge	r3, r6
 800a76e:	2b00      	cmp	r3, #0
 800a770:	461d      	mov	r5, r3
 800a772:	dd0b      	ble.n	800a78c <_vfprintf_r+0xf70>
 800a774:	e9c4 a300 	strd	sl, r3, [r4]
 800a778:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a77a:	442b      	add	r3, r5
 800a77c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a77e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a780:	3301      	adds	r3, #1
 800a782:	2b07      	cmp	r3, #7
 800a784:	932b      	str	r3, [sp, #172]	@ 0xac
 800a786:	f300 8082 	bgt.w	800a88e <_vfprintf_r+0x1072>
 800a78a:	3408      	adds	r4, #8
 800a78c:	2d00      	cmp	r5, #0
 800a78e:	bfb4      	ite	lt
 800a790:	4635      	movlt	r5, r6
 800a792:	1b75      	subge	r5, r6, r5
 800a794:	2d00      	cmp	r5, #0
 800a796:	dd19      	ble.n	800a7cc <_vfprintf_r+0xfb0>
 800a798:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a79c:	4893      	ldr	r0, [pc, #588]	@ (800a9ec <_vfprintf_r+0x11d0>)
 800a79e:	2d10      	cmp	r5, #16
 800a7a0:	f103 0301 	add.w	r3, r3, #1
 800a7a4:	f104 0108 	add.w	r1, r4, #8
 800a7a8:	6020      	str	r0, [r4, #0]
 800a7aa:	dc7a      	bgt.n	800a8a2 <_vfprintf_r+0x1086>
 800a7ac:	6065      	str	r5, [r4, #4]
 800a7ae:	2b07      	cmp	r3, #7
 800a7b0:	4415      	add	r5, r2
 800a7b2:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800a7b6:	f340 8087 	ble.w	800a8c8 <_vfprintf_r+0x10ac>
 800a7ba:	4641      	mov	r1, r8
 800a7bc:	9807      	ldr	r0, [sp, #28]
 800a7be:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a7c0:	f000 fa78 	bl	800acb4 <__sprint_r>
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	f040 81cd 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a7ca:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a7cc:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 800a7d0:	4456      	add	r6, sl
 800a7d2:	d008      	beq.n	800a7e6 <_vfprintf_r+0xfca>
 800a7d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d178      	bne.n	800a8cc <_vfprintf_r+0x10b0>
 800a7da:	2f00      	cmp	r7, #0
 800a7dc:	d178      	bne.n	800a8d0 <_vfprintf_r+0x10b4>
 800a7de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7e0:	429e      	cmp	r6, r3
 800a7e2:	bf28      	it	cs
 800a7e4:	461e      	movcs	r6, r3
 800a7e6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a7e8:	9a08      	ldr	r2, [sp, #32]
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	db02      	blt.n	800a7f4 <_vfprintf_r+0xfd8>
 800a7ee:	f01b 0f01 	tst.w	fp, #1
 800a7f2:	d00e      	beq.n	800a812 <_vfprintf_r+0xff6>
 800a7f4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a7f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a7f8:	6023      	str	r3, [r4, #0]
 800a7fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7fc:	6063      	str	r3, [r4, #4]
 800a7fe:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a800:	4413      	add	r3, r2
 800a802:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a804:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a806:	3301      	adds	r3, #1
 800a808:	2b07      	cmp	r3, #7
 800a80a:	932b      	str	r3, [sp, #172]	@ 0xac
 800a80c:	f300 80da 	bgt.w	800a9c4 <_vfprintf_r+0x11a8>
 800a810:	3408      	adds	r4, #8
 800a812:	9b08      	ldr	r3, [sp, #32]
 800a814:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 800a816:	1bdf      	subs	r7, r3, r7
 800a818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a81a:	1b9b      	subs	r3, r3, r6
 800a81c:	429f      	cmp	r7, r3
 800a81e:	bfa8      	it	ge
 800a820:	461f      	movge	r7, r3
 800a822:	2f00      	cmp	r7, #0
 800a824:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a826:	dd0a      	ble.n	800a83e <_vfprintf_r+0x1022>
 800a828:	443b      	add	r3, r7
 800a82a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a82c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a82e:	e9c4 6700 	strd	r6, r7, [r4]
 800a832:	3301      	adds	r3, #1
 800a834:	2b07      	cmp	r3, #7
 800a836:	932b      	str	r3, [sp, #172]	@ 0xac
 800a838:	f300 80ce 	bgt.w	800a9d8 <_vfprintf_r+0x11bc>
 800a83c:	3408      	adds	r4, #8
 800a83e:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800a840:	9b08      	ldr	r3, [sp, #32]
 800a842:	2f00      	cmp	r7, #0
 800a844:	eba3 0505 	sub.w	r5, r3, r5
 800a848:	bfa8      	it	ge
 800a84a:	1bed      	subge	r5, r5, r7
 800a84c:	2d00      	cmp	r5, #0
 800a84e:	f77f ac2c 	ble.w	800a0aa <_vfprintf_r+0x88e>
 800a852:	2710      	movs	r7, #16
 800a854:	4e65      	ldr	r6, [pc, #404]	@ (800a9ec <_vfprintf_r+0x11d0>)
 800a856:	2d10      	cmp	r5, #16
 800a858:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a85c:	f104 0108 	add.w	r1, r4, #8
 800a860:	f103 0301 	add.w	r3, r3, #1
 800a864:	6026      	str	r6, [r4, #0]
 800a866:	f77f aecc 	ble.w	800a602 <_vfprintf_r+0xde6>
 800a86a:	3210      	adds	r2, #16
 800a86c:	2b07      	cmp	r3, #7
 800a86e:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a872:	6067      	str	r7, [r4, #4]
 800a874:	dd08      	ble.n	800a888 <_vfprintf_r+0x106c>
 800a876:	4641      	mov	r1, r8
 800a878:	9807      	ldr	r0, [sp, #28]
 800a87a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a87c:	f000 fa1a 	bl	800acb4 <__sprint_r>
 800a880:	2800      	cmp	r0, #0
 800a882:	f040 816f 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a886:	a92d      	add	r1, sp, #180	@ 0xb4
 800a888:	460c      	mov	r4, r1
 800a88a:	3d10      	subs	r5, #16
 800a88c:	e7e3      	b.n	800a856 <_vfprintf_r+0x103a>
 800a88e:	4641      	mov	r1, r8
 800a890:	9807      	ldr	r0, [sp, #28]
 800a892:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a894:	f000 fa0e 	bl	800acb4 <__sprint_r>
 800a898:	2800      	cmp	r0, #0
 800a89a:	f040 8163 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a89e:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a8a0:	e774      	b.n	800a78c <_vfprintf_r+0xf70>
 800a8a2:	2010      	movs	r0, #16
 800a8a4:	2b07      	cmp	r3, #7
 800a8a6:	4402      	add	r2, r0
 800a8a8:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a8ac:	6060      	str	r0, [r4, #4]
 800a8ae:	dd08      	ble.n	800a8c2 <_vfprintf_r+0x10a6>
 800a8b0:	4641      	mov	r1, r8
 800a8b2:	9807      	ldr	r0, [sp, #28]
 800a8b4:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a8b6:	f000 f9fd 	bl	800acb4 <__sprint_r>
 800a8ba:	2800      	cmp	r0, #0
 800a8bc:	f040 8152 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a8c0:	a92d      	add	r1, sp, #180	@ 0xb4
 800a8c2:	460c      	mov	r4, r1
 800a8c4:	3d10      	subs	r5, #16
 800a8c6:	e767      	b.n	800a798 <_vfprintf_r+0xf7c>
 800a8c8:	460c      	mov	r4, r1
 800a8ca:	e77f      	b.n	800a7cc <_vfprintf_r+0xfb0>
 800a8cc:	2f00      	cmp	r7, #0
 800a8ce:	d049      	beq.n	800a964 <_vfprintf_r+0x1148>
 800a8d0:	3f01      	subs	r7, #1
 800a8d2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a8d4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a8d6:	6023      	str	r3, [r4, #0]
 800a8d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a8da:	6063      	str	r3, [r4, #4]
 800a8dc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a8de:	4413      	add	r3, r2
 800a8e0:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a8e2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a8e4:	3301      	adds	r3, #1
 800a8e6:	2b07      	cmp	r3, #7
 800a8e8:	932b      	str	r3, [sp, #172]	@ 0xac
 800a8ea:	dc42      	bgt.n	800a972 <_vfprintf_r+0x1156>
 800a8ec:	3408      	adds	r4, #8
 800a8ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a8f0:	781a      	ldrb	r2, [r3, #0]
 800a8f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8f4:	1b9b      	subs	r3, r3, r6
 800a8f6:	429a      	cmp	r2, r3
 800a8f8:	bfa8      	it	ge
 800a8fa:	461a      	movge	r2, r3
 800a8fc:	2a00      	cmp	r2, #0
 800a8fe:	4692      	mov	sl, r2
 800a900:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a902:	dd09      	ble.n	800a918 <_vfprintf_r+0x10fc>
 800a904:	4413      	add	r3, r2
 800a906:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a908:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a90a:	e9c4 6200 	strd	r6, r2, [r4]
 800a90e:	3301      	adds	r3, #1
 800a910:	2b07      	cmp	r3, #7
 800a912:	932b      	str	r3, [sp, #172]	@ 0xac
 800a914:	dc37      	bgt.n	800a986 <_vfprintf_r+0x116a>
 800a916:	3408      	adds	r4, #8
 800a918:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a91a:	f1ba 0f00 	cmp.w	sl, #0
 800a91e:	781d      	ldrb	r5, [r3, #0]
 800a920:	bfa8      	it	ge
 800a922:	eba5 050a 	subge.w	r5, r5, sl
 800a926:	2d00      	cmp	r5, #0
 800a928:	dd18      	ble.n	800a95c <_vfprintf_r+0x1140>
 800a92a:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a92e:	482f      	ldr	r0, [pc, #188]	@ (800a9ec <_vfprintf_r+0x11d0>)
 800a930:	2d10      	cmp	r5, #16
 800a932:	f103 0301 	add.w	r3, r3, #1
 800a936:	f104 0108 	add.w	r1, r4, #8
 800a93a:	6020      	str	r0, [r4, #0]
 800a93c:	dc2d      	bgt.n	800a99a <_vfprintf_r+0x117e>
 800a93e:	6065      	str	r5, [r4, #4]
 800a940:	2b07      	cmp	r3, #7
 800a942:	4415      	add	r5, r2
 800a944:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800a948:	dd3a      	ble.n	800a9c0 <_vfprintf_r+0x11a4>
 800a94a:	4641      	mov	r1, r8
 800a94c:	9807      	ldr	r0, [sp, #28]
 800a94e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a950:	f000 f9b0 	bl	800acb4 <__sprint_r>
 800a954:	2800      	cmp	r0, #0
 800a956:	f040 8105 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a95a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a95c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a95e:	781b      	ldrb	r3, [r3, #0]
 800a960:	441e      	add	r6, r3
 800a962:	e737      	b.n	800a7d4 <_vfprintf_r+0xfb8>
 800a964:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a966:	3b01      	subs	r3, #1
 800a968:	930d      	str	r3, [sp, #52]	@ 0x34
 800a96a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a96c:	3b01      	subs	r3, #1
 800a96e:	930c      	str	r3, [sp, #48]	@ 0x30
 800a970:	e7af      	b.n	800a8d2 <_vfprintf_r+0x10b6>
 800a972:	4641      	mov	r1, r8
 800a974:	9807      	ldr	r0, [sp, #28]
 800a976:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a978:	f000 f99c 	bl	800acb4 <__sprint_r>
 800a97c:	2800      	cmp	r0, #0
 800a97e:	f040 80f1 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a982:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a984:	e7b3      	b.n	800a8ee <_vfprintf_r+0x10d2>
 800a986:	4641      	mov	r1, r8
 800a988:	9807      	ldr	r0, [sp, #28]
 800a98a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a98c:	f000 f992 	bl	800acb4 <__sprint_r>
 800a990:	2800      	cmp	r0, #0
 800a992:	f040 80e7 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a996:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a998:	e7be      	b.n	800a918 <_vfprintf_r+0x10fc>
 800a99a:	2010      	movs	r0, #16
 800a99c:	2b07      	cmp	r3, #7
 800a99e:	4402      	add	r2, r0
 800a9a0:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a9a4:	6060      	str	r0, [r4, #4]
 800a9a6:	dd08      	ble.n	800a9ba <_vfprintf_r+0x119e>
 800a9a8:	4641      	mov	r1, r8
 800a9aa:	9807      	ldr	r0, [sp, #28]
 800a9ac:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a9ae:	f000 f981 	bl	800acb4 <__sprint_r>
 800a9b2:	2800      	cmp	r0, #0
 800a9b4:	f040 80d6 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a9b8:	a92d      	add	r1, sp, #180	@ 0xb4
 800a9ba:	460c      	mov	r4, r1
 800a9bc:	3d10      	subs	r5, #16
 800a9be:	e7b4      	b.n	800a92a <_vfprintf_r+0x110e>
 800a9c0:	460c      	mov	r4, r1
 800a9c2:	e7cb      	b.n	800a95c <_vfprintf_r+0x1140>
 800a9c4:	4641      	mov	r1, r8
 800a9c6:	9807      	ldr	r0, [sp, #28]
 800a9c8:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a9ca:	f000 f973 	bl	800acb4 <__sprint_r>
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	f040 80c8 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a9d4:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a9d6:	e71c      	b.n	800a812 <_vfprintf_r+0xff6>
 800a9d8:	4641      	mov	r1, r8
 800a9da:	9807      	ldr	r0, [sp, #28]
 800a9dc:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a9de:	f000 f969 	bl	800acb4 <__sprint_r>
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	f040 80be 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800a9e8:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a9ea:	e728      	b.n	800a83e <_vfprintf_r+0x1022>
 800a9ec:	0800e194 	.word	0x0800e194
 800a9f0:	9908      	ldr	r1, [sp, #32]
 800a9f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a9f4:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 800a9f6:	2901      	cmp	r1, #1
 800a9f8:	f103 0301 	add.w	r3, r3, #1
 800a9fc:	f102 0201 	add.w	r2, r2, #1
 800aa00:	f104 0508 	add.w	r5, r4, #8
 800aa04:	dc02      	bgt.n	800aa0c <_vfprintf_r+0x11f0>
 800aa06:	f01b 0f01 	tst.w	fp, #1
 800aa0a:	d07f      	beq.n	800ab0c <_vfprintf_r+0x12f0>
 800aa0c:	2101      	movs	r1, #1
 800aa0e:	2a07      	cmp	r2, #7
 800aa10:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800aa14:	f8c4 a000 	str.w	sl, [r4]
 800aa18:	6061      	str	r1, [r4, #4]
 800aa1a:	dd08      	ble.n	800aa2e <_vfprintf_r+0x1212>
 800aa1c:	4641      	mov	r1, r8
 800aa1e:	9807      	ldr	r0, [sp, #28]
 800aa20:	aa2a      	add	r2, sp, #168	@ 0xa8
 800aa22:	f000 f947 	bl	800acb4 <__sprint_r>
 800aa26:	2800      	cmp	r0, #0
 800aa28:	f040 809c 	bne.w	800ab64 <_vfprintf_r+0x1348>
 800aa2c:	ad2d      	add	r5, sp, #180	@ 0xb4
 800aa2e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800aa30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800aa32:	602b      	str	r3, [r5, #0]
 800aa34:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aa36:	606b      	str	r3, [r5, #4]
 800aa38:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800aa3a:	4413      	add	r3, r2
 800aa3c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800aa3e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800aa40:	3301      	adds	r3, #1
 800aa42:	2b07      	cmp	r3, #7
 800aa44:	932b      	str	r3, [sp, #172]	@ 0xac
 800aa46:	dc32      	bgt.n	800aaae <_vfprintf_r+0x1292>
 800aa48:	3508      	adds	r5, #8
 800aa4a:	9b08      	ldr	r3, [sp, #32]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa52:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 800aa56:	1e5c      	subs	r4, r3, #1
 800aa58:	2300      	movs	r3, #0
 800aa5a:	f7f5 ffa5 	bl	80009a8 <__aeabi_dcmpeq>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	d12e      	bne.n	800aac0 <_vfprintf_r+0x12a4>
 800aa62:	f10a 0301 	add.w	r3, sl, #1
 800aa66:	e9c5 3400 	strd	r3, r4, [r5]
 800aa6a:	9b08      	ldr	r3, [sp, #32]
 800aa6c:	3701      	adds	r7, #1
 800aa6e:	3e01      	subs	r6, #1
 800aa70:	441e      	add	r6, r3
 800aa72:	2f07      	cmp	r7, #7
 800aa74:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 800aa78:	dd51      	ble.n	800ab1e <_vfprintf_r+0x1302>
 800aa7a:	4641      	mov	r1, r8
 800aa7c:	9807      	ldr	r0, [sp, #28]
 800aa7e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800aa80:	f000 f918 	bl	800acb4 <__sprint_r>
 800aa84:	2800      	cmp	r0, #0
 800aa86:	d16d      	bne.n	800ab64 <_vfprintf_r+0x1348>
 800aa88:	ad2d      	add	r5, sp, #180	@ 0xb4
 800aa8a:	ab26      	add	r3, sp, #152	@ 0x98
 800aa8c:	602b      	str	r3, [r5, #0]
 800aa8e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800aa90:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800aa92:	606b      	str	r3, [r5, #4]
 800aa94:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800aa96:	4413      	add	r3, r2
 800aa98:	932c      	str	r3, [sp, #176]	@ 0xb0
 800aa9a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	2b07      	cmp	r3, #7
 800aaa0:	932b      	str	r3, [sp, #172]	@ 0xac
 800aaa2:	f73f adb5 	bgt.w	800a610 <_vfprintf_r+0xdf4>
 800aaa6:	f105 0408 	add.w	r4, r5, #8
 800aaaa:	f7ff bafe 	b.w	800a0aa <_vfprintf_r+0x88e>
 800aaae:	4641      	mov	r1, r8
 800aab0:	9807      	ldr	r0, [sp, #28]
 800aab2:	aa2a      	add	r2, sp, #168	@ 0xa8
 800aab4:	f000 f8fe 	bl	800acb4 <__sprint_r>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	d153      	bne.n	800ab64 <_vfprintf_r+0x1348>
 800aabc:	ad2d      	add	r5, sp, #180	@ 0xb4
 800aabe:	e7c4      	b.n	800aa4a <_vfprintf_r+0x122e>
 800aac0:	9b08      	ldr	r3, [sp, #32]
 800aac2:	2b01      	cmp	r3, #1
 800aac4:	dde1      	ble.n	800aa8a <_vfprintf_r+0x126e>
 800aac6:	2710      	movs	r7, #16
 800aac8:	4e58      	ldr	r6, [pc, #352]	@ (800ac2c <_vfprintf_r+0x1410>)
 800aaca:	2c10      	cmp	r4, #16
 800aacc:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800aad0:	f105 0108 	add.w	r1, r5, #8
 800aad4:	f103 0301 	add.w	r3, r3, #1
 800aad8:	602e      	str	r6, [r5, #0]
 800aada:	dc07      	bgt.n	800aaec <_vfprintf_r+0x12d0>
 800aadc:	606c      	str	r4, [r5, #4]
 800aade:	2b07      	cmp	r3, #7
 800aae0:	4414      	add	r4, r2
 800aae2:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 800aae6:	dcc8      	bgt.n	800aa7a <_vfprintf_r+0x125e>
 800aae8:	460d      	mov	r5, r1
 800aaea:	e7ce      	b.n	800aa8a <_vfprintf_r+0x126e>
 800aaec:	3210      	adds	r2, #16
 800aaee:	2b07      	cmp	r3, #7
 800aaf0:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800aaf4:	606f      	str	r7, [r5, #4]
 800aaf6:	dd06      	ble.n	800ab06 <_vfprintf_r+0x12ea>
 800aaf8:	4641      	mov	r1, r8
 800aafa:	9807      	ldr	r0, [sp, #28]
 800aafc:	aa2a      	add	r2, sp, #168	@ 0xa8
 800aafe:	f000 f8d9 	bl	800acb4 <__sprint_r>
 800ab02:	bb78      	cbnz	r0, 800ab64 <_vfprintf_r+0x1348>
 800ab04:	a92d      	add	r1, sp, #180	@ 0xb4
 800ab06:	460d      	mov	r5, r1
 800ab08:	3c10      	subs	r4, #16
 800ab0a:	e7de      	b.n	800aaca <_vfprintf_r+0x12ae>
 800ab0c:	2101      	movs	r1, #1
 800ab0e:	2a07      	cmp	r2, #7
 800ab10:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800ab14:	f8c4 a000 	str.w	sl, [r4]
 800ab18:	6061      	str	r1, [r4, #4]
 800ab1a:	ddb6      	ble.n	800aa8a <_vfprintf_r+0x126e>
 800ab1c:	e7ad      	b.n	800aa7a <_vfprintf_r+0x125e>
 800ab1e:	3508      	adds	r5, #8
 800ab20:	e7b3      	b.n	800aa8a <_vfprintf_r+0x126e>
 800ab22:	460c      	mov	r4, r1
 800ab24:	f7ff bac1 	b.w	800a0aa <_vfprintf_r+0x88e>
 800ab28:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ab2a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ab2c:	1a9d      	subs	r5, r3, r2
 800ab2e:	2d00      	cmp	r5, #0
 800ab30:	f77f aabf 	ble.w	800a0b2 <_vfprintf_r+0x896>
 800ab34:	2710      	movs	r7, #16
 800ab36:	4e3e      	ldr	r6, [pc, #248]	@ (800ac30 <_vfprintf_r+0x1414>)
 800ab38:	2d10      	cmp	r5, #16
 800ab3a:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800ab3e:	6026      	str	r6, [r4, #0]
 800ab40:	f103 0301 	add.w	r3, r3, #1
 800ab44:	dc18      	bgt.n	800ab78 <_vfprintf_r+0x135c>
 800ab46:	6065      	str	r5, [r4, #4]
 800ab48:	2b07      	cmp	r3, #7
 800ab4a:	4415      	add	r5, r2
 800ab4c:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800ab50:	f77f aaaf 	ble.w	800a0b2 <_vfprintf_r+0x896>
 800ab54:	4641      	mov	r1, r8
 800ab56:	9807      	ldr	r0, [sp, #28]
 800ab58:	aa2a      	add	r2, sp, #168	@ 0xa8
 800ab5a:	f000 f8ab 	bl	800acb4 <__sprint_r>
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	f43f aaa7 	beq.w	800a0b2 <_vfprintf_r+0x896>
 800ab64:	f1b9 0f00 	cmp.w	r9, #0
 800ab68:	f43f a8ae 	beq.w	8009cc8 <_vfprintf_r+0x4ac>
 800ab6c:	4649      	mov	r1, r9
 800ab6e:	9807      	ldr	r0, [sp, #28]
 800ab70:	f7fd fbd8 	bl	8008324 <_free_r>
 800ab74:	f7ff b8a8 	b.w	8009cc8 <_vfprintf_r+0x4ac>
 800ab78:	3210      	adds	r2, #16
 800ab7a:	2b07      	cmp	r3, #7
 800ab7c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800ab80:	6067      	str	r7, [r4, #4]
 800ab82:	dc02      	bgt.n	800ab8a <_vfprintf_r+0x136e>
 800ab84:	3408      	adds	r4, #8
 800ab86:	3d10      	subs	r5, #16
 800ab88:	e7d6      	b.n	800ab38 <_vfprintf_r+0x131c>
 800ab8a:	4641      	mov	r1, r8
 800ab8c:	9807      	ldr	r0, [sp, #28]
 800ab8e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800ab90:	f000 f890 	bl	800acb4 <__sprint_r>
 800ab94:	2800      	cmp	r0, #0
 800ab96:	d1e5      	bne.n	800ab64 <_vfprintf_r+0x1348>
 800ab98:	ac2d      	add	r4, sp, #180	@ 0xb4
 800ab9a:	e7f4      	b.n	800ab86 <_vfprintf_r+0x136a>
 800ab9c:	4649      	mov	r1, r9
 800ab9e:	9807      	ldr	r0, [sp, #28]
 800aba0:	f7fd fbc0 	bl	8008324 <_free_r>
 800aba4:	f7ff ba9d 	b.w	800a0e2 <_vfprintf_r+0x8c6>
 800aba8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800abaa:	b91b      	cbnz	r3, 800abb4 <_vfprintf_r+0x1398>
 800abac:	2300      	movs	r3, #0
 800abae:	932b      	str	r3, [sp, #172]	@ 0xac
 800abb0:	f7ff b88a 	b.w	8009cc8 <_vfprintf_r+0x4ac>
 800abb4:	4641      	mov	r1, r8
 800abb6:	9807      	ldr	r0, [sp, #28]
 800abb8:	aa2a      	add	r2, sp, #168	@ 0xa8
 800abba:	f000 f87b 	bl	800acb4 <__sprint_r>
 800abbe:	2800      	cmp	r0, #0
 800abc0:	d0f4      	beq.n	800abac <_vfprintf_r+0x1390>
 800abc2:	f7ff b881 	b.w	8009cc8 <_vfprintf_r+0x4ac>
 800abc6:	ea56 0207 	orrs.w	r2, r6, r7
 800abca:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800abce:	f43f ab8a 	beq.w	800a2e6 <_vfprintf_r+0xaca>
 800abd2:	2b01      	cmp	r3, #1
 800abd4:	f43f ac09 	beq.w	800a3ea <_vfprintf_r+0xbce>
 800abd8:	2b02      	cmp	r3, #2
 800abda:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 800abde:	f43f ac50 	beq.w	800a482 <_vfprintf_r+0xc66>
 800abe2:	f006 0307 	and.w	r3, r6, #7
 800abe6:	08f6      	lsrs	r6, r6, #3
 800abe8:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800abec:	08ff      	lsrs	r7, r7, #3
 800abee:	3330      	adds	r3, #48	@ 0x30
 800abf0:	ea56 0107 	orrs.w	r1, r6, r7
 800abf4:	4652      	mov	r2, sl
 800abf6:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800abfa:	d1f2      	bne.n	800abe2 <_vfprintf_r+0x13c6>
 800abfc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800abfe:	07c8      	lsls	r0, r1, #31
 800ac00:	d506      	bpl.n	800ac10 <_vfprintf_r+0x13f4>
 800ac02:	2b30      	cmp	r3, #48	@ 0x30
 800ac04:	d004      	beq.n	800ac10 <_vfprintf_r+0x13f4>
 800ac06:	2330      	movs	r3, #48	@ 0x30
 800ac08:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800ac0c:	f1a2 0a02 	sub.w	sl, r2, #2
 800ac10:	f04f 0900 	mov.w	r9, #0
 800ac14:	ab56      	add	r3, sp, #344	@ 0x158
 800ac16:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800ac1a:	9514      	str	r5, [sp, #80]	@ 0x50
 800ac1c:	eba3 050a 	sub.w	r5, r3, sl
 800ac20:	464f      	mov	r7, r9
 800ac22:	464e      	mov	r6, r9
 800ac24:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 800ac28:	f7ff b98e 	b.w	8009f48 <_vfprintf_r+0x72c>
 800ac2c:	0800e194 	.word	0x0800e194
 800ac30:	0800e1a4 	.word	0x0800e1a4

0800ac34 <__sbprintf>:
 800ac34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac36:	461f      	mov	r7, r3
 800ac38:	898b      	ldrh	r3, [r1, #12]
 800ac3a:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800ac3e:	f023 0302 	bic.w	r3, r3, #2
 800ac42:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ac46:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800ac48:	4615      	mov	r5, r2
 800ac4a:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac4c:	89cb      	ldrh	r3, [r1, #14]
 800ac4e:	4606      	mov	r6, r0
 800ac50:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ac54:	69cb      	ldr	r3, [r1, #28]
 800ac56:	a816      	add	r0, sp, #88	@ 0x58
 800ac58:	9307      	str	r3, [sp, #28]
 800ac5a:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800ac5c:	460c      	mov	r4, r1
 800ac5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac60:	ab1a      	add	r3, sp, #104	@ 0x68
 800ac62:	9300      	str	r3, [sp, #0]
 800ac64:	9304      	str	r3, [sp, #16]
 800ac66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac6a:	9302      	str	r3, [sp, #8]
 800ac6c:	9305      	str	r3, [sp, #20]
 800ac6e:	2300      	movs	r3, #0
 800ac70:	9306      	str	r3, [sp, #24]
 800ac72:	f7fd fae1 	bl	8008238 <__retarget_lock_init_recursive>
 800ac76:	462a      	mov	r2, r5
 800ac78:	463b      	mov	r3, r7
 800ac7a:	4669      	mov	r1, sp
 800ac7c:	4630      	mov	r0, r6
 800ac7e:	f7fe fdcd 	bl	800981c <_vfprintf_r>
 800ac82:	1e05      	subs	r5, r0, #0
 800ac84:	db07      	blt.n	800ac96 <__sbprintf+0x62>
 800ac86:	4669      	mov	r1, sp
 800ac88:	4630      	mov	r0, r6
 800ac8a:	f000 fde9 	bl	800b860 <_fflush_r>
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	bf18      	it	ne
 800ac92:	f04f 35ff 	movne.w	r5, #4294967295
 800ac96:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ac9a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800ac9c:	065b      	lsls	r3, r3, #25
 800ac9e:	bf42      	ittt	mi
 800aca0:	89a3      	ldrhmi	r3, [r4, #12]
 800aca2:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800aca6:	81a3      	strhmi	r3, [r4, #12]
 800aca8:	f7fd fac7 	bl	800823a <__retarget_lock_close_recursive>
 800acac:	4628      	mov	r0, r5
 800acae:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800acb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800acb4 <__sprint_r>:
 800acb4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb8:	6893      	ldr	r3, [r2, #8]
 800acba:	4680      	mov	r8, r0
 800acbc:	460e      	mov	r6, r1
 800acbe:	4614      	mov	r4, r2
 800acc0:	b343      	cbz	r3, 800ad14 <__sprint_r+0x60>
 800acc2:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800acc4:	049d      	lsls	r5, r3, #18
 800acc6:	d522      	bpl.n	800ad0e <__sprint_r+0x5a>
 800acc8:	6815      	ldr	r5, [r2, #0]
 800acca:	68a0      	ldr	r0, [r4, #8]
 800accc:	3508      	adds	r5, #8
 800acce:	b928      	cbnz	r0, 800acdc <__sprint_r+0x28>
 800acd0:	2300      	movs	r3, #0
 800acd2:	60a3      	str	r3, [r4, #8]
 800acd4:	2300      	movs	r3, #0
 800acd6:	6063      	str	r3, [r4, #4]
 800acd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acdc:	f04f 0900 	mov.w	r9, #0
 800ace0:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 800ace4:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 800ace8:	45ca      	cmp	sl, r9
 800acea:	dc05      	bgt.n	800acf8 <__sprint_r+0x44>
 800acec:	68a3      	ldr	r3, [r4, #8]
 800acee:	f027 0703 	bic.w	r7, r7, #3
 800acf2:	1bdb      	subs	r3, r3, r7
 800acf4:	60a3      	str	r3, [r4, #8]
 800acf6:	e7e8      	b.n	800acca <__sprint_r+0x16>
 800acf8:	4632      	mov	r2, r6
 800acfa:	4640      	mov	r0, r8
 800acfc:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800ad00:	f001 f865 	bl	800bdce <_fputwc_r>
 800ad04:	1c43      	adds	r3, r0, #1
 800ad06:	d0e3      	beq.n	800acd0 <__sprint_r+0x1c>
 800ad08:	f109 0901 	add.w	r9, r9, #1
 800ad0c:	e7ec      	b.n	800ace8 <__sprint_r+0x34>
 800ad0e:	f000 fdcd 	bl	800b8ac <__sfvwrite_r>
 800ad12:	e7dd      	b.n	800acd0 <__sprint_r+0x1c>
 800ad14:	4618      	mov	r0, r3
 800ad16:	e7dd      	b.n	800acd4 <__sprint_r+0x20>

0800ad18 <_vfiprintf_r>:
 800ad18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad1c:	b0bb      	sub	sp, #236	@ 0xec
 800ad1e:	460f      	mov	r7, r1
 800ad20:	4693      	mov	fp, r2
 800ad22:	461c      	mov	r4, r3
 800ad24:	461d      	mov	r5, r3
 800ad26:	9000      	str	r0, [sp, #0]
 800ad28:	b118      	cbz	r0, 800ad32 <_vfiprintf_r+0x1a>
 800ad2a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ad2c:	b90b      	cbnz	r3, 800ad32 <_vfiprintf_r+0x1a>
 800ad2e:	f7fd f83d 	bl	8007dac <__sinit>
 800ad32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad34:	07db      	lsls	r3, r3, #31
 800ad36:	d405      	bmi.n	800ad44 <_vfiprintf_r+0x2c>
 800ad38:	89bb      	ldrh	r3, [r7, #12]
 800ad3a:	059e      	lsls	r6, r3, #22
 800ad3c:	d402      	bmi.n	800ad44 <_vfiprintf_r+0x2c>
 800ad3e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ad40:	f7fd fa7c 	bl	800823c <__retarget_lock_acquire_recursive>
 800ad44:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ad48:	0498      	lsls	r0, r3, #18
 800ad4a:	d406      	bmi.n	800ad5a <_vfiprintf_r+0x42>
 800ad4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ad50:	81bb      	strh	r3, [r7, #12]
 800ad52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad54:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ad58:	667b      	str	r3, [r7, #100]	@ 0x64
 800ad5a:	89bb      	ldrh	r3, [r7, #12]
 800ad5c:	0719      	lsls	r1, r3, #28
 800ad5e:	d501      	bpl.n	800ad64 <_vfiprintf_r+0x4c>
 800ad60:	693b      	ldr	r3, [r7, #16]
 800ad62:	b9ab      	cbnz	r3, 800ad90 <_vfiprintf_r+0x78>
 800ad64:	4639      	mov	r1, r7
 800ad66:	9800      	ldr	r0, [sp, #0]
 800ad68:	f000 ff9a 	bl	800bca0 <__swsetup_r>
 800ad6c:	b180      	cbz	r0, 800ad90 <_vfiprintf_r+0x78>
 800ad6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad70:	07da      	lsls	r2, r3, #31
 800ad72:	d506      	bpl.n	800ad82 <_vfiprintf_r+0x6a>
 800ad74:	f04f 33ff 	mov.w	r3, #4294967295
 800ad78:	9303      	str	r3, [sp, #12]
 800ad7a:	9803      	ldr	r0, [sp, #12]
 800ad7c:	b03b      	add	sp, #236	@ 0xec
 800ad7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad82:	89bb      	ldrh	r3, [r7, #12]
 800ad84:	059b      	lsls	r3, r3, #22
 800ad86:	d4f5      	bmi.n	800ad74 <_vfiprintf_r+0x5c>
 800ad88:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ad8a:	f7fd fa58 	bl	800823e <__retarget_lock_release_recursive>
 800ad8e:	e7f1      	b.n	800ad74 <_vfiprintf_r+0x5c>
 800ad90:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ad94:	f003 021a 	and.w	r2, r3, #26
 800ad98:	2a0a      	cmp	r2, #10
 800ad9a:	d114      	bne.n	800adc6 <_vfiprintf_r+0xae>
 800ad9c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800ada0:	2a00      	cmp	r2, #0
 800ada2:	db10      	blt.n	800adc6 <_vfiprintf_r+0xae>
 800ada4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ada6:	07d6      	lsls	r6, r2, #31
 800ada8:	d404      	bmi.n	800adb4 <_vfiprintf_r+0x9c>
 800adaa:	059d      	lsls	r5, r3, #22
 800adac:	d402      	bmi.n	800adb4 <_vfiprintf_r+0x9c>
 800adae:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800adb0:	f7fd fa45 	bl	800823e <__retarget_lock_release_recursive>
 800adb4:	4623      	mov	r3, r4
 800adb6:	465a      	mov	r2, fp
 800adb8:	4639      	mov	r1, r7
 800adba:	9800      	ldr	r0, [sp, #0]
 800adbc:	b03b      	add	sp, #236	@ 0xec
 800adbe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc2:	f000 bc33 	b.w	800b62c <__sbprintf>
 800adc6:	2300      	movs	r3, #0
 800adc8:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800adcc:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800add0:	ae11      	add	r6, sp, #68	@ 0x44
 800add2:	960e      	str	r6, [sp, #56]	@ 0x38
 800add4:	9307      	str	r3, [sp, #28]
 800add6:	9309      	str	r3, [sp, #36]	@ 0x24
 800add8:	9303      	str	r3, [sp, #12]
 800adda:	465b      	mov	r3, fp
 800addc:	461c      	mov	r4, r3
 800adde:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ade2:	b10a      	cbz	r2, 800ade8 <_vfiprintf_r+0xd0>
 800ade4:	2a25      	cmp	r2, #37	@ 0x25
 800ade6:	d1f9      	bne.n	800addc <_vfiprintf_r+0xc4>
 800ade8:	ebb4 080b 	subs.w	r8, r4, fp
 800adec:	d00d      	beq.n	800ae0a <_vfiprintf_r+0xf2>
 800adee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800adf0:	e9c6 b800 	strd	fp, r8, [r6]
 800adf4:	4443      	add	r3, r8
 800adf6:	9310      	str	r3, [sp, #64]	@ 0x40
 800adf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adfa:	3301      	adds	r3, #1
 800adfc:	2b07      	cmp	r3, #7
 800adfe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae00:	dc75      	bgt.n	800aeee <_vfiprintf_r+0x1d6>
 800ae02:	3608      	adds	r6, #8
 800ae04:	9b03      	ldr	r3, [sp, #12]
 800ae06:	4443      	add	r3, r8
 800ae08:	9303      	str	r3, [sp, #12]
 800ae0a:	7823      	ldrb	r3, [r4, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	f000 83cf 	beq.w	800b5b0 <_vfiprintf_r+0x898>
 800ae12:	2300      	movs	r3, #0
 800ae14:	f04f 32ff 	mov.w	r2, #4294967295
 800ae18:	469a      	mov	sl, r3
 800ae1a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800ae1e:	3401      	adds	r4, #1
 800ae20:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800ae24:	46a3      	mov	fp, r4
 800ae26:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800ae2a:	f1a3 0220 	sub.w	r2, r3, #32
 800ae2e:	2a5a      	cmp	r2, #90	@ 0x5a
 800ae30:	f200 8313 	bhi.w	800b45a <_vfiprintf_r+0x742>
 800ae34:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ae38:	0311009a 	.word	0x0311009a
 800ae3c:	00a20311 	.word	0x00a20311
 800ae40:	03110311 	.word	0x03110311
 800ae44:	00820311 	.word	0x00820311
 800ae48:	03110311 	.word	0x03110311
 800ae4c:	00af00a5 	.word	0x00af00a5
 800ae50:	00ac0311 	.word	0x00ac0311
 800ae54:	031100b1 	.word	0x031100b1
 800ae58:	00d000cd 	.word	0x00d000cd
 800ae5c:	00d000d0 	.word	0x00d000d0
 800ae60:	00d000d0 	.word	0x00d000d0
 800ae64:	00d000d0 	.word	0x00d000d0
 800ae68:	00d000d0 	.word	0x00d000d0
 800ae6c:	03110311 	.word	0x03110311
 800ae70:	03110311 	.word	0x03110311
 800ae74:	03110311 	.word	0x03110311
 800ae78:	03110311 	.word	0x03110311
 800ae7c:	00f70311 	.word	0x00f70311
 800ae80:	03110104 	.word	0x03110104
 800ae84:	03110311 	.word	0x03110311
 800ae88:	03110311 	.word	0x03110311
 800ae8c:	03110311 	.word	0x03110311
 800ae90:	03110311 	.word	0x03110311
 800ae94:	01510311 	.word	0x01510311
 800ae98:	03110311 	.word	0x03110311
 800ae9c:	01980311 	.word	0x01980311
 800aea0:	02770311 	.word	0x02770311
 800aea4:	03110311 	.word	0x03110311
 800aea8:	03110297 	.word	0x03110297
 800aeac:	03110311 	.word	0x03110311
 800aeb0:	03110311 	.word	0x03110311
 800aeb4:	03110311 	.word	0x03110311
 800aeb8:	03110311 	.word	0x03110311
 800aebc:	00f70311 	.word	0x00f70311
 800aec0:	03110106 	.word	0x03110106
 800aec4:	03110311 	.word	0x03110311
 800aec8:	010600e0 	.word	0x010600e0
 800aecc:	031100f1 	.word	0x031100f1
 800aed0:	031100eb 	.word	0x031100eb
 800aed4:	01530131 	.word	0x01530131
 800aed8:	00f10188 	.word	0x00f10188
 800aedc:	01980311 	.word	0x01980311
 800aee0:	02790098 	.word	0x02790098
 800aee4:	03110311 	.word	0x03110311
 800aee8:	03110065 	.word	0x03110065
 800aeec:	0098      	.short	0x0098
 800aeee:	4639      	mov	r1, r7
 800aef0:	9800      	ldr	r0, [sp, #0]
 800aef2:	aa0e      	add	r2, sp, #56	@ 0x38
 800aef4:	f7ff fede 	bl	800acb4 <__sprint_r>
 800aef8:	2800      	cmp	r0, #0
 800aefa:	f040 8338 	bne.w	800b56e <_vfiprintf_r+0x856>
 800aefe:	ae11      	add	r6, sp, #68	@ 0x44
 800af00:	e780      	b.n	800ae04 <_vfiprintf_r+0xec>
 800af02:	4a98      	ldr	r2, [pc, #608]	@ (800b164 <_vfiprintf_r+0x44c>)
 800af04:	9205      	str	r2, [sp, #20]
 800af06:	f01a 0220 	ands.w	r2, sl, #32
 800af0a:	f000 822e 	beq.w	800b36a <_vfiprintf_r+0x652>
 800af0e:	3507      	adds	r5, #7
 800af10:	f025 0507 	bic.w	r5, r5, #7
 800af14:	46a8      	mov	r8, r5
 800af16:	686d      	ldr	r5, [r5, #4]
 800af18:	f858 4b08 	ldr.w	r4, [r8], #8
 800af1c:	f01a 0f01 	tst.w	sl, #1
 800af20:	d009      	beq.n	800af36 <_vfiprintf_r+0x21e>
 800af22:	ea54 0205 	orrs.w	r2, r4, r5
 800af26:	bf1f      	itttt	ne
 800af28:	2230      	movne	r2, #48	@ 0x30
 800af2a:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800af2e:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800af32:	f04a 0a02 	orrne.w	sl, sl, #2
 800af36:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800af3a:	e111      	b.n	800b160 <_vfiprintf_r+0x448>
 800af3c:	9800      	ldr	r0, [sp, #0]
 800af3e:	f000 ffa3 	bl	800be88 <_localeconv_r>
 800af42:	6843      	ldr	r3, [r0, #4]
 800af44:	4618      	mov	r0, r3
 800af46:	9309      	str	r3, [sp, #36]	@ 0x24
 800af48:	f7f5 f902 	bl	8000150 <strlen>
 800af4c:	9007      	str	r0, [sp, #28]
 800af4e:	9800      	ldr	r0, [sp, #0]
 800af50:	f000 ff9a 	bl	800be88 <_localeconv_r>
 800af54:	6883      	ldr	r3, [r0, #8]
 800af56:	9306      	str	r3, [sp, #24]
 800af58:	9b07      	ldr	r3, [sp, #28]
 800af5a:	b12b      	cbz	r3, 800af68 <_vfiprintf_r+0x250>
 800af5c:	9b06      	ldr	r3, [sp, #24]
 800af5e:	b11b      	cbz	r3, 800af68 <_vfiprintf_r+0x250>
 800af60:	781b      	ldrb	r3, [r3, #0]
 800af62:	b10b      	cbz	r3, 800af68 <_vfiprintf_r+0x250>
 800af64:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800af68:	465c      	mov	r4, fp
 800af6a:	e75b      	b.n	800ae24 <_vfiprintf_r+0x10c>
 800af6c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800af70:	2b00      	cmp	r3, #0
 800af72:	d1f9      	bne.n	800af68 <_vfiprintf_r+0x250>
 800af74:	2320      	movs	r3, #32
 800af76:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800af7a:	e7f5      	b.n	800af68 <_vfiprintf_r+0x250>
 800af7c:	f04a 0a01 	orr.w	sl, sl, #1
 800af80:	e7f2      	b.n	800af68 <_vfiprintf_r+0x250>
 800af82:	f855 3b04 	ldr.w	r3, [r5], #4
 800af86:	2b00      	cmp	r3, #0
 800af88:	9302      	str	r3, [sp, #8]
 800af8a:	daed      	bge.n	800af68 <_vfiprintf_r+0x250>
 800af8c:	425b      	negs	r3, r3
 800af8e:	9302      	str	r3, [sp, #8]
 800af90:	f04a 0a04 	orr.w	sl, sl, #4
 800af94:	e7e8      	b.n	800af68 <_vfiprintf_r+0x250>
 800af96:	232b      	movs	r3, #43	@ 0x2b
 800af98:	e7ed      	b.n	800af76 <_vfiprintf_r+0x25e>
 800af9a:	465a      	mov	r2, fp
 800af9c:	f812 3b01 	ldrb.w	r3, [r2], #1
 800afa0:	2b2a      	cmp	r3, #42	@ 0x2a
 800afa2:	d112      	bne.n	800afca <_vfiprintf_r+0x2b2>
 800afa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800afa8:	4693      	mov	fp, r2
 800afaa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800afae:	9301      	str	r3, [sp, #4]
 800afb0:	e7da      	b.n	800af68 <_vfiprintf_r+0x250>
 800afb2:	9b01      	ldr	r3, [sp, #4]
 800afb4:	fb00 1303 	mla	r3, r0, r3, r1
 800afb8:	9301      	str	r3, [sp, #4]
 800afba:	f812 3b01 	ldrb.w	r3, [r2], #1
 800afbe:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800afc2:	2909      	cmp	r1, #9
 800afc4:	d9f5      	bls.n	800afb2 <_vfiprintf_r+0x29a>
 800afc6:	4693      	mov	fp, r2
 800afc8:	e72f      	b.n	800ae2a <_vfiprintf_r+0x112>
 800afca:	2100      	movs	r1, #0
 800afcc:	200a      	movs	r0, #10
 800afce:	9101      	str	r1, [sp, #4]
 800afd0:	e7f5      	b.n	800afbe <_vfiprintf_r+0x2a6>
 800afd2:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800afd6:	e7c7      	b.n	800af68 <_vfiprintf_r+0x250>
 800afd8:	2100      	movs	r1, #0
 800afda:	465a      	mov	r2, fp
 800afdc:	200a      	movs	r0, #10
 800afde:	9102      	str	r1, [sp, #8]
 800afe0:	9902      	ldr	r1, [sp, #8]
 800afe2:	3b30      	subs	r3, #48	@ 0x30
 800afe4:	fb00 3301 	mla	r3, r0, r1, r3
 800afe8:	9302      	str	r3, [sp, #8]
 800afea:	f812 3b01 	ldrb.w	r3, [r2], #1
 800afee:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800aff2:	2909      	cmp	r1, #9
 800aff4:	d9f4      	bls.n	800afe0 <_vfiprintf_r+0x2c8>
 800aff6:	e7e6      	b.n	800afc6 <_vfiprintf_r+0x2ae>
 800aff8:	f89b 3000 	ldrb.w	r3, [fp]
 800affc:	2b68      	cmp	r3, #104	@ 0x68
 800affe:	bf06      	itte	eq
 800b000:	f10b 0b01 	addeq.w	fp, fp, #1
 800b004:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800b008:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800b00c:	e7ac      	b.n	800af68 <_vfiprintf_r+0x250>
 800b00e:	f89b 3000 	ldrb.w	r3, [fp]
 800b012:	2b6c      	cmp	r3, #108	@ 0x6c
 800b014:	d104      	bne.n	800b020 <_vfiprintf_r+0x308>
 800b016:	f10b 0b01 	add.w	fp, fp, #1
 800b01a:	f04a 0a20 	orr.w	sl, sl, #32
 800b01e:	e7a3      	b.n	800af68 <_vfiprintf_r+0x250>
 800b020:	f04a 0a10 	orr.w	sl, sl, #16
 800b024:	e7a0      	b.n	800af68 <_vfiprintf_r+0x250>
 800b026:	46a8      	mov	r8, r5
 800b028:	2400      	movs	r4, #0
 800b02a:	f858 3b04 	ldr.w	r3, [r8], #4
 800b02e:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800b032:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800b036:	2301      	movs	r3, #1
 800b038:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800b03c:	9301      	str	r3, [sp, #4]
 800b03e:	e0a8      	b.n	800b192 <_vfiprintf_r+0x47a>
 800b040:	f04a 0a10 	orr.w	sl, sl, #16
 800b044:	f01a 0f20 	tst.w	sl, #32
 800b048:	d010      	beq.n	800b06c <_vfiprintf_r+0x354>
 800b04a:	3507      	adds	r5, #7
 800b04c:	f025 0507 	bic.w	r5, r5, #7
 800b050:	46a8      	mov	r8, r5
 800b052:	686d      	ldr	r5, [r5, #4]
 800b054:	f858 4b08 	ldr.w	r4, [r8], #8
 800b058:	2d00      	cmp	r5, #0
 800b05a:	da05      	bge.n	800b068 <_vfiprintf_r+0x350>
 800b05c:	232d      	movs	r3, #45	@ 0x2d
 800b05e:	4264      	negs	r4, r4
 800b060:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800b064:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800b068:	2301      	movs	r3, #1
 800b06a:	e048      	b.n	800b0fe <_vfiprintf_r+0x3e6>
 800b06c:	46a8      	mov	r8, r5
 800b06e:	f01a 0f10 	tst.w	sl, #16
 800b072:	f858 5b04 	ldr.w	r5, [r8], #4
 800b076:	d002      	beq.n	800b07e <_vfiprintf_r+0x366>
 800b078:	462c      	mov	r4, r5
 800b07a:	17ed      	asrs	r5, r5, #31
 800b07c:	e7ec      	b.n	800b058 <_vfiprintf_r+0x340>
 800b07e:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800b082:	d003      	beq.n	800b08c <_vfiprintf_r+0x374>
 800b084:	b22c      	sxth	r4, r5
 800b086:	f345 35c0 	sbfx	r5, r5, #15, #1
 800b08a:	e7e5      	b.n	800b058 <_vfiprintf_r+0x340>
 800b08c:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800b090:	d0f2      	beq.n	800b078 <_vfiprintf_r+0x360>
 800b092:	b26c      	sxtb	r4, r5
 800b094:	f345 15c0 	sbfx	r5, r5, #7, #1
 800b098:	e7de      	b.n	800b058 <_vfiprintf_r+0x340>
 800b09a:	f01a 0f20 	tst.w	sl, #32
 800b09e:	d007      	beq.n	800b0b0 <_vfiprintf_r+0x398>
 800b0a0:	9a03      	ldr	r2, [sp, #12]
 800b0a2:	682b      	ldr	r3, [r5, #0]
 800b0a4:	9903      	ldr	r1, [sp, #12]
 800b0a6:	17d2      	asrs	r2, r2, #31
 800b0a8:	e9c3 1200 	strd	r1, r2, [r3]
 800b0ac:	3504      	adds	r5, #4
 800b0ae:	e694      	b.n	800adda <_vfiprintf_r+0xc2>
 800b0b0:	f01a 0f10 	tst.w	sl, #16
 800b0b4:	d003      	beq.n	800b0be <_vfiprintf_r+0x3a6>
 800b0b6:	682b      	ldr	r3, [r5, #0]
 800b0b8:	9a03      	ldr	r2, [sp, #12]
 800b0ba:	601a      	str	r2, [r3, #0]
 800b0bc:	e7f6      	b.n	800b0ac <_vfiprintf_r+0x394>
 800b0be:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800b0c2:	d003      	beq.n	800b0cc <_vfiprintf_r+0x3b4>
 800b0c4:	682b      	ldr	r3, [r5, #0]
 800b0c6:	9a03      	ldr	r2, [sp, #12]
 800b0c8:	801a      	strh	r2, [r3, #0]
 800b0ca:	e7ef      	b.n	800b0ac <_vfiprintf_r+0x394>
 800b0cc:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800b0d0:	d0f1      	beq.n	800b0b6 <_vfiprintf_r+0x39e>
 800b0d2:	682b      	ldr	r3, [r5, #0]
 800b0d4:	9a03      	ldr	r2, [sp, #12]
 800b0d6:	701a      	strb	r2, [r3, #0]
 800b0d8:	e7e8      	b.n	800b0ac <_vfiprintf_r+0x394>
 800b0da:	f04a 0a10 	orr.w	sl, sl, #16
 800b0de:	f01a 0320 	ands.w	r3, sl, #32
 800b0e2:	d01f      	beq.n	800b124 <_vfiprintf_r+0x40c>
 800b0e4:	3507      	adds	r5, #7
 800b0e6:	f025 0507 	bic.w	r5, r5, #7
 800b0ea:	46a8      	mov	r8, r5
 800b0ec:	686d      	ldr	r5, [r5, #4]
 800b0ee:	f858 4b08 	ldr.w	r4, [r8], #8
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800b0fe:	9a01      	ldr	r2, [sp, #4]
 800b100:	3201      	adds	r2, #1
 800b102:	f000 8262 	beq.w	800b5ca <_vfiprintf_r+0x8b2>
 800b106:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800b10a:	9204      	str	r2, [sp, #16]
 800b10c:	ea54 0205 	orrs.w	r2, r4, r5
 800b110:	f040 8261 	bne.w	800b5d6 <_vfiprintf_r+0x8be>
 800b114:	9a01      	ldr	r2, [sp, #4]
 800b116:	2a00      	cmp	r2, #0
 800b118:	f000 8196 	beq.w	800b448 <_vfiprintf_r+0x730>
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	f040 825d 	bne.w	800b5dc <_vfiprintf_r+0x8c4>
 800b122:	e139      	b.n	800b398 <_vfiprintf_r+0x680>
 800b124:	46a8      	mov	r8, r5
 800b126:	f01a 0510 	ands.w	r5, sl, #16
 800b12a:	f858 4b04 	ldr.w	r4, [r8], #4
 800b12e:	d001      	beq.n	800b134 <_vfiprintf_r+0x41c>
 800b130:	461d      	mov	r5, r3
 800b132:	e7de      	b.n	800b0f2 <_vfiprintf_r+0x3da>
 800b134:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800b138:	d001      	beq.n	800b13e <_vfiprintf_r+0x426>
 800b13a:	b2a4      	uxth	r4, r4
 800b13c:	e7d9      	b.n	800b0f2 <_vfiprintf_r+0x3da>
 800b13e:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800b142:	d0d6      	beq.n	800b0f2 <_vfiprintf_r+0x3da>
 800b144:	b2e4      	uxtb	r4, r4
 800b146:	e7f3      	b.n	800b130 <_vfiprintf_r+0x418>
 800b148:	f647 0330 	movw	r3, #30768	@ 0x7830
 800b14c:	46a8      	mov	r8, r5
 800b14e:	2500      	movs	r5, #0
 800b150:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800b154:	4b03      	ldr	r3, [pc, #12]	@ (800b164 <_vfiprintf_r+0x44c>)
 800b156:	f858 4b04 	ldr.w	r4, [r8], #4
 800b15a:	f04a 0a02 	orr.w	sl, sl, #2
 800b15e:	9305      	str	r3, [sp, #20]
 800b160:	2302      	movs	r3, #2
 800b162:	e7c9      	b.n	800b0f8 <_vfiprintf_r+0x3e0>
 800b164:	0800e150 	.word	0x0800e150
 800b168:	46a8      	mov	r8, r5
 800b16a:	2500      	movs	r5, #0
 800b16c:	9b01      	ldr	r3, [sp, #4]
 800b16e:	f858 9b04 	ldr.w	r9, [r8], #4
 800b172:	1c5c      	adds	r4, r3, #1
 800b174:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800b178:	f000 80d0 	beq.w	800b31c <_vfiprintf_r+0x604>
 800b17c:	461a      	mov	r2, r3
 800b17e:	4629      	mov	r1, r5
 800b180:	4648      	mov	r0, r9
 800b182:	f000 febb 	bl	800befc <memchr>
 800b186:	4604      	mov	r4, r0
 800b188:	b118      	cbz	r0, 800b192 <_vfiprintf_r+0x47a>
 800b18a:	eba0 0309 	sub.w	r3, r0, r9
 800b18e:	9301      	str	r3, [sp, #4]
 800b190:	462c      	mov	r4, r5
 800b192:	9b01      	ldr	r3, [sp, #4]
 800b194:	42a3      	cmp	r3, r4
 800b196:	bfb8      	it	lt
 800b198:	4623      	movlt	r3, r4
 800b19a:	9304      	str	r3, [sp, #16]
 800b19c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800b1a0:	b113      	cbz	r3, 800b1a8 <_vfiprintf_r+0x490>
 800b1a2:	9b04      	ldr	r3, [sp, #16]
 800b1a4:	3301      	adds	r3, #1
 800b1a6:	9304      	str	r3, [sp, #16]
 800b1a8:	f01a 0302 	ands.w	r3, sl, #2
 800b1ac:	9308      	str	r3, [sp, #32]
 800b1ae:	bf1e      	ittt	ne
 800b1b0:	9b04      	ldrne	r3, [sp, #16]
 800b1b2:	3302      	addne	r3, #2
 800b1b4:	9304      	strne	r3, [sp, #16]
 800b1b6:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800b1ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1bc:	d11f      	bne.n	800b1fe <_vfiprintf_r+0x4e6>
 800b1be:	9b02      	ldr	r3, [sp, #8]
 800b1c0:	9a04      	ldr	r2, [sp, #16]
 800b1c2:	1a9d      	subs	r5, r3, r2
 800b1c4:	2d00      	cmp	r5, #0
 800b1c6:	dd1a      	ble.n	800b1fe <_vfiprintf_r+0x4e6>
 800b1c8:	4ba9      	ldr	r3, [pc, #676]	@ (800b470 <_vfiprintf_r+0x758>)
 800b1ca:	2d10      	cmp	r5, #16
 800b1cc:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800b1d0:	f106 0008 	add.w	r0, r6, #8
 800b1d4:	f102 0201 	add.w	r2, r2, #1
 800b1d8:	6033      	str	r3, [r6, #0]
 800b1da:	f300 814f 	bgt.w	800b47c <_vfiprintf_r+0x764>
 800b1de:	6075      	str	r5, [r6, #4]
 800b1e0:	2a07      	cmp	r2, #7
 800b1e2:	440d      	add	r5, r1
 800b1e4:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800b1e8:	f340 815d 	ble.w	800b4a6 <_vfiprintf_r+0x78e>
 800b1ec:	4639      	mov	r1, r7
 800b1ee:	9800      	ldr	r0, [sp, #0]
 800b1f0:	aa0e      	add	r2, sp, #56	@ 0x38
 800b1f2:	f7ff fd5f 	bl	800acb4 <__sprint_r>
 800b1f6:	2800      	cmp	r0, #0
 800b1f8:	f040 81b9 	bne.w	800b56e <_vfiprintf_r+0x856>
 800b1fc:	ae11      	add	r6, sp, #68	@ 0x44
 800b1fe:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800b202:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800b206:	b161      	cbz	r1, 800b222 <_vfiprintf_r+0x50a>
 800b208:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800b20c:	6031      	str	r1, [r6, #0]
 800b20e:	2101      	movs	r1, #1
 800b210:	3301      	adds	r3, #1
 800b212:	440a      	add	r2, r1
 800b214:	2b07      	cmp	r3, #7
 800b216:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800b21a:	6071      	str	r1, [r6, #4]
 800b21c:	f300 8145 	bgt.w	800b4aa <_vfiprintf_r+0x792>
 800b220:	3608      	adds	r6, #8
 800b222:	9908      	ldr	r1, [sp, #32]
 800b224:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800b228:	b159      	cbz	r1, 800b242 <_vfiprintf_r+0x52a>
 800b22a:	a90d      	add	r1, sp, #52	@ 0x34
 800b22c:	6031      	str	r1, [r6, #0]
 800b22e:	2102      	movs	r1, #2
 800b230:	3301      	adds	r3, #1
 800b232:	440a      	add	r2, r1
 800b234:	2b07      	cmp	r3, #7
 800b236:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800b23a:	6071      	str	r1, [r6, #4]
 800b23c:	f300 813e 	bgt.w	800b4bc <_vfiprintf_r+0x7a4>
 800b240:	3608      	adds	r6, #8
 800b242:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b244:	2b80      	cmp	r3, #128	@ 0x80
 800b246:	d11f      	bne.n	800b288 <_vfiprintf_r+0x570>
 800b248:	9b02      	ldr	r3, [sp, #8]
 800b24a:	9a04      	ldr	r2, [sp, #16]
 800b24c:	1a9d      	subs	r5, r3, r2
 800b24e:	2d00      	cmp	r5, #0
 800b250:	dd1a      	ble.n	800b288 <_vfiprintf_r+0x570>
 800b252:	4b88      	ldr	r3, [pc, #544]	@ (800b474 <_vfiprintf_r+0x75c>)
 800b254:	2d10      	cmp	r5, #16
 800b256:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800b25a:	f106 0008 	add.w	r0, r6, #8
 800b25e:	f102 0201 	add.w	r2, r2, #1
 800b262:	6033      	str	r3, [r6, #0]
 800b264:	f300 8133 	bgt.w	800b4ce <_vfiprintf_r+0x7b6>
 800b268:	6075      	str	r5, [r6, #4]
 800b26a:	2a07      	cmp	r2, #7
 800b26c:	440d      	add	r5, r1
 800b26e:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800b272:	f340 8141 	ble.w	800b4f8 <_vfiprintf_r+0x7e0>
 800b276:	4639      	mov	r1, r7
 800b278:	9800      	ldr	r0, [sp, #0]
 800b27a:	aa0e      	add	r2, sp, #56	@ 0x38
 800b27c:	f7ff fd1a 	bl	800acb4 <__sprint_r>
 800b280:	2800      	cmp	r0, #0
 800b282:	f040 8174 	bne.w	800b56e <_vfiprintf_r+0x856>
 800b286:	ae11      	add	r6, sp, #68	@ 0x44
 800b288:	9b01      	ldr	r3, [sp, #4]
 800b28a:	1ae4      	subs	r4, r4, r3
 800b28c:	2c00      	cmp	r4, #0
 800b28e:	dd1a      	ble.n	800b2c6 <_vfiprintf_r+0x5ae>
 800b290:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800b294:	4877      	ldr	r0, [pc, #476]	@ (800b474 <_vfiprintf_r+0x75c>)
 800b296:	2c10      	cmp	r4, #16
 800b298:	f103 0301 	add.w	r3, r3, #1
 800b29c:	f106 0108 	add.w	r1, r6, #8
 800b2a0:	6030      	str	r0, [r6, #0]
 800b2a2:	f300 812b 	bgt.w	800b4fc <_vfiprintf_r+0x7e4>
 800b2a6:	6074      	str	r4, [r6, #4]
 800b2a8:	2b07      	cmp	r3, #7
 800b2aa:	4414      	add	r4, r2
 800b2ac:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800b2b0:	f340 8135 	ble.w	800b51e <_vfiprintf_r+0x806>
 800b2b4:	4639      	mov	r1, r7
 800b2b6:	9800      	ldr	r0, [sp, #0]
 800b2b8:	aa0e      	add	r2, sp, #56	@ 0x38
 800b2ba:	f7ff fcfb 	bl	800acb4 <__sprint_r>
 800b2be:	2800      	cmp	r0, #0
 800b2c0:	f040 8155 	bne.w	800b56e <_vfiprintf_r+0x856>
 800b2c4:	ae11      	add	r6, sp, #68	@ 0x44
 800b2c6:	9b01      	ldr	r3, [sp, #4]
 800b2c8:	9a01      	ldr	r2, [sp, #4]
 800b2ca:	6073      	str	r3, [r6, #4]
 800b2cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b2ce:	f8c6 9000 	str.w	r9, [r6]
 800b2d2:	4413      	add	r3, r2
 800b2d4:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2d8:	3301      	adds	r3, #1
 800b2da:	2b07      	cmp	r3, #7
 800b2dc:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b2de:	f300 8120 	bgt.w	800b522 <_vfiprintf_r+0x80a>
 800b2e2:	f106 0308 	add.w	r3, r6, #8
 800b2e6:	f01a 0f04 	tst.w	sl, #4
 800b2ea:	f040 8122 	bne.w	800b532 <_vfiprintf_r+0x81a>
 800b2ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2f2:	9904      	ldr	r1, [sp, #16]
 800b2f4:	428a      	cmp	r2, r1
 800b2f6:	bfac      	ite	ge
 800b2f8:	189b      	addge	r3, r3, r2
 800b2fa:	185b      	addlt	r3, r3, r1
 800b2fc:	9303      	str	r3, [sp, #12]
 800b2fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b300:	b13b      	cbz	r3, 800b312 <_vfiprintf_r+0x5fa>
 800b302:	4639      	mov	r1, r7
 800b304:	9800      	ldr	r0, [sp, #0]
 800b306:	aa0e      	add	r2, sp, #56	@ 0x38
 800b308:	f7ff fcd4 	bl	800acb4 <__sprint_r>
 800b30c:	2800      	cmp	r0, #0
 800b30e:	f040 812e 	bne.w	800b56e <_vfiprintf_r+0x856>
 800b312:	2300      	movs	r3, #0
 800b314:	4645      	mov	r5, r8
 800b316:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b318:	ae11      	add	r6, sp, #68	@ 0x44
 800b31a:	e55e      	b.n	800adda <_vfiprintf_r+0xc2>
 800b31c:	4648      	mov	r0, r9
 800b31e:	f7f4 ff17 	bl	8000150 <strlen>
 800b322:	9001      	str	r0, [sp, #4]
 800b324:	e734      	b.n	800b190 <_vfiprintf_r+0x478>
 800b326:	f04a 0a10 	orr.w	sl, sl, #16
 800b32a:	f01a 0320 	ands.w	r3, sl, #32
 800b32e:	d008      	beq.n	800b342 <_vfiprintf_r+0x62a>
 800b330:	3507      	adds	r5, #7
 800b332:	f025 0507 	bic.w	r5, r5, #7
 800b336:	46a8      	mov	r8, r5
 800b338:	686d      	ldr	r5, [r5, #4]
 800b33a:	f858 4b08 	ldr.w	r4, [r8], #8
 800b33e:	2301      	movs	r3, #1
 800b340:	e6da      	b.n	800b0f8 <_vfiprintf_r+0x3e0>
 800b342:	46a8      	mov	r8, r5
 800b344:	f01a 0510 	ands.w	r5, sl, #16
 800b348:	f858 4b04 	ldr.w	r4, [r8], #4
 800b34c:	d001      	beq.n	800b352 <_vfiprintf_r+0x63a>
 800b34e:	461d      	mov	r5, r3
 800b350:	e7f5      	b.n	800b33e <_vfiprintf_r+0x626>
 800b352:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800b356:	d001      	beq.n	800b35c <_vfiprintf_r+0x644>
 800b358:	b2a4      	uxth	r4, r4
 800b35a:	e7f0      	b.n	800b33e <_vfiprintf_r+0x626>
 800b35c:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800b360:	d0ed      	beq.n	800b33e <_vfiprintf_r+0x626>
 800b362:	b2e4      	uxtb	r4, r4
 800b364:	e7f3      	b.n	800b34e <_vfiprintf_r+0x636>
 800b366:	4a44      	ldr	r2, [pc, #272]	@ (800b478 <_vfiprintf_r+0x760>)
 800b368:	e5cc      	b.n	800af04 <_vfiprintf_r+0x1ec>
 800b36a:	46a8      	mov	r8, r5
 800b36c:	f01a 0510 	ands.w	r5, sl, #16
 800b370:	f858 4b04 	ldr.w	r4, [r8], #4
 800b374:	d001      	beq.n	800b37a <_vfiprintf_r+0x662>
 800b376:	4615      	mov	r5, r2
 800b378:	e5d0      	b.n	800af1c <_vfiprintf_r+0x204>
 800b37a:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800b37e:	d001      	beq.n	800b384 <_vfiprintf_r+0x66c>
 800b380:	b2a4      	uxth	r4, r4
 800b382:	e5cb      	b.n	800af1c <_vfiprintf_r+0x204>
 800b384:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800b388:	f43f adc8 	beq.w	800af1c <_vfiprintf_r+0x204>
 800b38c:	b2e4      	uxtb	r4, r4
 800b38e:	e7f2      	b.n	800b376 <_vfiprintf_r+0x65e>
 800b390:	2c0a      	cmp	r4, #10
 800b392:	f175 0300 	sbcs.w	r3, r5, #0
 800b396:	d206      	bcs.n	800b3a6 <_vfiprintf_r+0x68e>
 800b398:	3430      	adds	r4, #48	@ 0x30
 800b39a:	b2e4      	uxtb	r4, r4
 800b39c:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800b3a0:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800b3a4:	e136      	b.n	800b614 <_vfiprintf_r+0x8fc>
 800b3a6:	f04f 0a00 	mov.w	sl, #0
 800b3aa:	ab3a      	add	r3, sp, #232	@ 0xe8
 800b3ac:	9308      	str	r3, [sp, #32]
 800b3ae:	9b04      	ldr	r3, [sp, #16]
 800b3b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b3b4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3b6:	220a      	movs	r2, #10
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	4629      	mov	r1, r5
 800b3be:	f7f5 fbb3 	bl	8000b28 <__aeabi_uldivmod>
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	9908      	ldr	r1, [sp, #32]
 800b3c6:	3230      	adds	r2, #48	@ 0x30
 800b3c8:	f801 2c01 	strb.w	r2, [r1, #-1]
 800b3cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3ce:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b3d0:	f101 39ff 	add.w	r9, r1, #4294967295
 800b3d4:	f10a 0a01 	add.w	sl, sl, #1
 800b3d8:	b1e2      	cbz	r2, 800b414 <_vfiprintf_r+0x6fc>
 800b3da:	9a06      	ldr	r2, [sp, #24]
 800b3dc:	7812      	ldrb	r2, [r2, #0]
 800b3de:	4552      	cmp	r2, sl
 800b3e0:	d118      	bne.n	800b414 <_vfiprintf_r+0x6fc>
 800b3e2:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800b3e6:	d015      	beq.n	800b414 <_vfiprintf_r+0x6fc>
 800b3e8:	2c0a      	cmp	r4, #10
 800b3ea:	f175 0200 	sbcs.w	r2, r5, #0
 800b3ee:	d311      	bcc.n	800b414 <_vfiprintf_r+0x6fc>
 800b3f0:	9308      	str	r3, [sp, #32]
 800b3f2:	9b07      	ldr	r3, [sp, #28]
 800b3f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b3f6:	eba9 0903 	sub.w	r9, r9, r3
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	4648      	mov	r0, r9
 800b3fe:	f000 fd29 	bl	800be54 <strncpy>
 800b402:	9b06      	ldr	r3, [sp, #24]
 800b404:	785a      	ldrb	r2, [r3, #1]
 800b406:	9b08      	ldr	r3, [sp, #32]
 800b408:	b172      	cbz	r2, 800b428 <_vfiprintf_r+0x710>
 800b40a:	f04f 0a00 	mov.w	sl, #0
 800b40e:	9a06      	ldr	r2, [sp, #24]
 800b410:	3201      	adds	r2, #1
 800b412:	9206      	str	r2, [sp, #24]
 800b414:	2c0a      	cmp	r4, #10
 800b416:	f175 0500 	sbcs.w	r5, r5, #0
 800b41a:	f0c0 80fb 	bcc.w	800b614 <_vfiprintf_r+0x8fc>
 800b41e:	461d      	mov	r5, r3
 800b420:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b422:	f8cd 9020 	str.w	r9, [sp, #32]
 800b426:	e7c6      	b.n	800b3b6 <_vfiprintf_r+0x69e>
 800b428:	4692      	mov	sl, r2
 800b42a:	e7f3      	b.n	800b414 <_vfiprintf_r+0x6fc>
 800b42c:	9a05      	ldr	r2, [sp, #20]
 800b42e:	f004 030f 	and.w	r3, r4, #15
 800b432:	5cd3      	ldrb	r3, [r2, r3]
 800b434:	0924      	lsrs	r4, r4, #4
 800b436:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800b43a:	092d      	lsrs	r5, r5, #4
 800b43c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b440:	ea54 0305 	orrs.w	r3, r4, r5
 800b444:	d1f2      	bne.n	800b42c <_vfiprintf_r+0x714>
 800b446:	e0e5      	b.n	800b614 <_vfiprintf_r+0x8fc>
 800b448:	b923      	cbnz	r3, 800b454 <_vfiprintf_r+0x73c>
 800b44a:	f01a 0f01 	tst.w	sl, #1
 800b44e:	d001      	beq.n	800b454 <_vfiprintf_r+0x73c>
 800b450:	2430      	movs	r4, #48	@ 0x30
 800b452:	e7a3      	b.n	800b39c <_vfiprintf_r+0x684>
 800b454:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800b458:	e0dc      	b.n	800b614 <_vfiprintf_r+0x8fc>
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	f000 80a8 	beq.w	800b5b0 <_vfiprintf_r+0x898>
 800b460:	2400      	movs	r4, #0
 800b462:	46a8      	mov	r8, r5
 800b464:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800b468:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800b46c:	e5e3      	b.n	800b036 <_vfiprintf_r+0x31e>
 800b46e:	bf00      	nop
 800b470:	0800e1c4 	.word	0x0800e1c4
 800b474:	0800e1b4 	.word	0x0800e1b4
 800b478:	0800e161 	.word	0x0800e161
 800b47c:	f04f 0c10 	mov.w	ip, #16
 800b480:	2a07      	cmp	r2, #7
 800b482:	4461      	add	r1, ip
 800b484:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b488:	f8c6 c004 	str.w	ip, [r6, #4]
 800b48c:	dd08      	ble.n	800b4a0 <_vfiprintf_r+0x788>
 800b48e:	4639      	mov	r1, r7
 800b490:	9800      	ldr	r0, [sp, #0]
 800b492:	aa0e      	add	r2, sp, #56	@ 0x38
 800b494:	f7ff fc0e 	bl	800acb4 <__sprint_r>
 800b498:	2800      	cmp	r0, #0
 800b49a:	d168      	bne.n	800b56e <_vfiprintf_r+0x856>
 800b49c:	4b61      	ldr	r3, [pc, #388]	@ (800b624 <_vfiprintf_r+0x90c>)
 800b49e:	a811      	add	r0, sp, #68	@ 0x44
 800b4a0:	4606      	mov	r6, r0
 800b4a2:	3d10      	subs	r5, #16
 800b4a4:	e691      	b.n	800b1ca <_vfiprintf_r+0x4b2>
 800b4a6:	4606      	mov	r6, r0
 800b4a8:	e6a9      	b.n	800b1fe <_vfiprintf_r+0x4e6>
 800b4aa:	4639      	mov	r1, r7
 800b4ac:	9800      	ldr	r0, [sp, #0]
 800b4ae:	aa0e      	add	r2, sp, #56	@ 0x38
 800b4b0:	f7ff fc00 	bl	800acb4 <__sprint_r>
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	d15a      	bne.n	800b56e <_vfiprintf_r+0x856>
 800b4b8:	ae11      	add	r6, sp, #68	@ 0x44
 800b4ba:	e6b2      	b.n	800b222 <_vfiprintf_r+0x50a>
 800b4bc:	4639      	mov	r1, r7
 800b4be:	9800      	ldr	r0, [sp, #0]
 800b4c0:	aa0e      	add	r2, sp, #56	@ 0x38
 800b4c2:	f7ff fbf7 	bl	800acb4 <__sprint_r>
 800b4c6:	2800      	cmp	r0, #0
 800b4c8:	d151      	bne.n	800b56e <_vfiprintf_r+0x856>
 800b4ca:	ae11      	add	r6, sp, #68	@ 0x44
 800b4cc:	e6b9      	b.n	800b242 <_vfiprintf_r+0x52a>
 800b4ce:	f04f 0c10 	mov.w	ip, #16
 800b4d2:	2a07      	cmp	r2, #7
 800b4d4:	4461      	add	r1, ip
 800b4d6:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b4da:	f8c6 c004 	str.w	ip, [r6, #4]
 800b4de:	dd08      	ble.n	800b4f2 <_vfiprintf_r+0x7da>
 800b4e0:	4639      	mov	r1, r7
 800b4e2:	9800      	ldr	r0, [sp, #0]
 800b4e4:	aa0e      	add	r2, sp, #56	@ 0x38
 800b4e6:	f7ff fbe5 	bl	800acb4 <__sprint_r>
 800b4ea:	2800      	cmp	r0, #0
 800b4ec:	d13f      	bne.n	800b56e <_vfiprintf_r+0x856>
 800b4ee:	4b4e      	ldr	r3, [pc, #312]	@ (800b628 <_vfiprintf_r+0x910>)
 800b4f0:	a811      	add	r0, sp, #68	@ 0x44
 800b4f2:	4606      	mov	r6, r0
 800b4f4:	3d10      	subs	r5, #16
 800b4f6:	e6ad      	b.n	800b254 <_vfiprintf_r+0x53c>
 800b4f8:	4606      	mov	r6, r0
 800b4fa:	e6c5      	b.n	800b288 <_vfiprintf_r+0x570>
 800b4fc:	2010      	movs	r0, #16
 800b4fe:	2b07      	cmp	r3, #7
 800b500:	4402      	add	r2, r0
 800b502:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800b506:	6070      	str	r0, [r6, #4]
 800b508:	dd06      	ble.n	800b518 <_vfiprintf_r+0x800>
 800b50a:	4639      	mov	r1, r7
 800b50c:	9800      	ldr	r0, [sp, #0]
 800b50e:	aa0e      	add	r2, sp, #56	@ 0x38
 800b510:	f7ff fbd0 	bl	800acb4 <__sprint_r>
 800b514:	bb58      	cbnz	r0, 800b56e <_vfiprintf_r+0x856>
 800b516:	a911      	add	r1, sp, #68	@ 0x44
 800b518:	460e      	mov	r6, r1
 800b51a:	3c10      	subs	r4, #16
 800b51c:	e6b8      	b.n	800b290 <_vfiprintf_r+0x578>
 800b51e:	460e      	mov	r6, r1
 800b520:	e6d1      	b.n	800b2c6 <_vfiprintf_r+0x5ae>
 800b522:	4639      	mov	r1, r7
 800b524:	9800      	ldr	r0, [sp, #0]
 800b526:	aa0e      	add	r2, sp, #56	@ 0x38
 800b528:	f7ff fbc4 	bl	800acb4 <__sprint_r>
 800b52c:	b9f8      	cbnz	r0, 800b56e <_vfiprintf_r+0x856>
 800b52e:	ab11      	add	r3, sp, #68	@ 0x44
 800b530:	e6d9      	b.n	800b2e6 <_vfiprintf_r+0x5ce>
 800b532:	9a02      	ldr	r2, [sp, #8]
 800b534:	9904      	ldr	r1, [sp, #16]
 800b536:	1a54      	subs	r4, r2, r1
 800b538:	2c00      	cmp	r4, #0
 800b53a:	f77f aed8 	ble.w	800b2ee <_vfiprintf_r+0x5d6>
 800b53e:	2610      	movs	r6, #16
 800b540:	4d38      	ldr	r5, [pc, #224]	@ (800b624 <_vfiprintf_r+0x90c>)
 800b542:	2c10      	cmp	r4, #16
 800b544:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800b548:	601d      	str	r5, [r3, #0]
 800b54a:	f102 0201 	add.w	r2, r2, #1
 800b54e:	dc1d      	bgt.n	800b58c <_vfiprintf_r+0x874>
 800b550:	605c      	str	r4, [r3, #4]
 800b552:	2a07      	cmp	r2, #7
 800b554:	440c      	add	r4, r1
 800b556:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800b55a:	f77f aec8 	ble.w	800b2ee <_vfiprintf_r+0x5d6>
 800b55e:	4639      	mov	r1, r7
 800b560:	9800      	ldr	r0, [sp, #0]
 800b562:	aa0e      	add	r2, sp, #56	@ 0x38
 800b564:	f7ff fba6 	bl	800acb4 <__sprint_r>
 800b568:	2800      	cmp	r0, #0
 800b56a:	f43f aec0 	beq.w	800b2ee <_vfiprintf_r+0x5d6>
 800b56e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b570:	07d9      	lsls	r1, r3, #31
 800b572:	d405      	bmi.n	800b580 <_vfiprintf_r+0x868>
 800b574:	89bb      	ldrh	r3, [r7, #12]
 800b576:	059a      	lsls	r2, r3, #22
 800b578:	d402      	bmi.n	800b580 <_vfiprintf_r+0x868>
 800b57a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b57c:	f7fc fe5f 	bl	800823e <__retarget_lock_release_recursive>
 800b580:	89bb      	ldrh	r3, [r7, #12]
 800b582:	065b      	lsls	r3, r3, #25
 800b584:	f57f abf9 	bpl.w	800ad7a <_vfiprintf_r+0x62>
 800b588:	f7ff bbf4 	b.w	800ad74 <_vfiprintf_r+0x5c>
 800b58c:	3110      	adds	r1, #16
 800b58e:	2a07      	cmp	r2, #7
 800b590:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b594:	605e      	str	r6, [r3, #4]
 800b596:	dc02      	bgt.n	800b59e <_vfiprintf_r+0x886>
 800b598:	3308      	adds	r3, #8
 800b59a:	3c10      	subs	r4, #16
 800b59c:	e7d1      	b.n	800b542 <_vfiprintf_r+0x82a>
 800b59e:	4639      	mov	r1, r7
 800b5a0:	9800      	ldr	r0, [sp, #0]
 800b5a2:	aa0e      	add	r2, sp, #56	@ 0x38
 800b5a4:	f7ff fb86 	bl	800acb4 <__sprint_r>
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	d1e0      	bne.n	800b56e <_vfiprintf_r+0x856>
 800b5ac:	ab11      	add	r3, sp, #68	@ 0x44
 800b5ae:	e7f4      	b.n	800b59a <_vfiprintf_r+0x882>
 800b5b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5b2:	b913      	cbnz	r3, 800b5ba <_vfiprintf_r+0x8a2>
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b5b8:	e7d9      	b.n	800b56e <_vfiprintf_r+0x856>
 800b5ba:	4639      	mov	r1, r7
 800b5bc:	9800      	ldr	r0, [sp, #0]
 800b5be:	aa0e      	add	r2, sp, #56	@ 0x38
 800b5c0:	f7ff fb78 	bl	800acb4 <__sprint_r>
 800b5c4:	2800      	cmp	r0, #0
 800b5c6:	d0f5      	beq.n	800b5b4 <_vfiprintf_r+0x89c>
 800b5c8:	e7d1      	b.n	800b56e <_vfiprintf_r+0x856>
 800b5ca:	ea54 0205 	orrs.w	r2, r4, r5
 800b5ce:	f8cd a010 	str.w	sl, [sp, #16]
 800b5d2:	f43f ada3 	beq.w	800b11c <_vfiprintf_r+0x404>
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	f43f aeda 	beq.w	800b390 <_vfiprintf_r+0x678>
 800b5dc:	2b02      	cmp	r3, #2
 800b5de:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800b5e2:	f43f af23 	beq.w	800b42c <_vfiprintf_r+0x714>
 800b5e6:	f004 0307 	and.w	r3, r4, #7
 800b5ea:	08e4      	lsrs	r4, r4, #3
 800b5ec:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800b5f0:	08ed      	lsrs	r5, r5, #3
 800b5f2:	3330      	adds	r3, #48	@ 0x30
 800b5f4:	ea54 0105 	orrs.w	r1, r4, r5
 800b5f8:	464a      	mov	r2, r9
 800b5fa:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b5fe:	d1f2      	bne.n	800b5e6 <_vfiprintf_r+0x8ce>
 800b600:	9904      	ldr	r1, [sp, #16]
 800b602:	07c8      	lsls	r0, r1, #31
 800b604:	d506      	bpl.n	800b614 <_vfiprintf_r+0x8fc>
 800b606:	2b30      	cmp	r3, #48	@ 0x30
 800b608:	d004      	beq.n	800b614 <_vfiprintf_r+0x8fc>
 800b60a:	2330      	movs	r3, #48	@ 0x30
 800b60c:	f809 3c01 	strb.w	r3, [r9, #-1]
 800b610:	f1a2 0902 	sub.w	r9, r2, #2
 800b614:	ab3a      	add	r3, sp, #232	@ 0xe8
 800b616:	eba3 0309 	sub.w	r3, r3, r9
 800b61a:	9c01      	ldr	r4, [sp, #4]
 800b61c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b620:	9301      	str	r3, [sp, #4]
 800b622:	e5b6      	b.n	800b192 <_vfiprintf_r+0x47a>
 800b624:	0800e1c4 	.word	0x0800e1c4
 800b628:	0800e1b4 	.word	0x0800e1b4

0800b62c <__sbprintf>:
 800b62c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b62e:	461f      	mov	r7, r3
 800b630:	898b      	ldrh	r3, [r1, #12]
 800b632:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800b636:	f023 0302 	bic.w	r3, r3, #2
 800b63a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b63e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800b640:	4615      	mov	r5, r2
 800b642:	9319      	str	r3, [sp, #100]	@ 0x64
 800b644:	89cb      	ldrh	r3, [r1, #14]
 800b646:	4606      	mov	r6, r0
 800b648:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b64c:	69cb      	ldr	r3, [r1, #28]
 800b64e:	a816      	add	r0, sp, #88	@ 0x58
 800b650:	9307      	str	r3, [sp, #28]
 800b652:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800b654:	460c      	mov	r4, r1
 800b656:	9309      	str	r3, [sp, #36]	@ 0x24
 800b658:	ab1a      	add	r3, sp, #104	@ 0x68
 800b65a:	9300      	str	r3, [sp, #0]
 800b65c:	9304      	str	r3, [sp, #16]
 800b65e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b662:	9302      	str	r3, [sp, #8]
 800b664:	9305      	str	r3, [sp, #20]
 800b666:	2300      	movs	r3, #0
 800b668:	9306      	str	r3, [sp, #24]
 800b66a:	f7fc fde5 	bl	8008238 <__retarget_lock_init_recursive>
 800b66e:	462a      	mov	r2, r5
 800b670:	463b      	mov	r3, r7
 800b672:	4669      	mov	r1, sp
 800b674:	4630      	mov	r0, r6
 800b676:	f7ff fb4f 	bl	800ad18 <_vfiprintf_r>
 800b67a:	1e05      	subs	r5, r0, #0
 800b67c:	db07      	blt.n	800b68e <__sbprintf+0x62>
 800b67e:	4669      	mov	r1, sp
 800b680:	4630      	mov	r0, r6
 800b682:	f000 f8ed 	bl	800b860 <_fflush_r>
 800b686:	2800      	cmp	r0, #0
 800b688:	bf18      	it	ne
 800b68a:	f04f 35ff 	movne.w	r5, #4294967295
 800b68e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b692:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800b694:	065b      	lsls	r3, r3, #25
 800b696:	bf42      	ittt	mi
 800b698:	89a3      	ldrhmi	r3, [r4, #12]
 800b69a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800b69e:	81a3      	strhmi	r3, [r4, #12]
 800b6a0:	f7fc fdcb 	bl	800823a <__retarget_lock_close_recursive>
 800b6a4:	4628      	mov	r0, r5
 800b6a6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800b6aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b6ac <_fclose_r>:
 800b6ac:	b570      	push	{r4, r5, r6, lr}
 800b6ae:	4605      	mov	r5, r0
 800b6b0:	460c      	mov	r4, r1
 800b6b2:	b1b1      	cbz	r1, 800b6e2 <_fclose_r+0x36>
 800b6b4:	b118      	cbz	r0, 800b6be <_fclose_r+0x12>
 800b6b6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b6b8:	b90b      	cbnz	r3, 800b6be <_fclose_r+0x12>
 800b6ba:	f7fc fb77 	bl	8007dac <__sinit>
 800b6be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6c0:	07de      	lsls	r6, r3, #31
 800b6c2:	d405      	bmi.n	800b6d0 <_fclose_r+0x24>
 800b6c4:	89a3      	ldrh	r3, [r4, #12]
 800b6c6:	0598      	lsls	r0, r3, #22
 800b6c8:	d402      	bmi.n	800b6d0 <_fclose_r+0x24>
 800b6ca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6cc:	f7fc fdb6 	bl	800823c <__retarget_lock_acquire_recursive>
 800b6d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6d4:	b943      	cbnz	r3, 800b6e8 <_fclose_r+0x3c>
 800b6d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6d8:	07d9      	lsls	r1, r3, #31
 800b6da:	d402      	bmi.n	800b6e2 <_fclose_r+0x36>
 800b6dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6de:	f7fc fdae 	bl	800823e <__retarget_lock_release_recursive>
 800b6e2:	2600      	movs	r6, #0
 800b6e4:	4630      	mov	r0, r6
 800b6e6:	bd70      	pop	{r4, r5, r6, pc}
 800b6e8:	4621      	mov	r1, r4
 800b6ea:	4628      	mov	r0, r5
 800b6ec:	f000 f834 	bl	800b758 <__sflush_r>
 800b6f0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b6f2:	4606      	mov	r6, r0
 800b6f4:	b133      	cbz	r3, 800b704 <_fclose_r+0x58>
 800b6f6:	4628      	mov	r0, r5
 800b6f8:	69e1      	ldr	r1, [r4, #28]
 800b6fa:	4798      	blx	r3
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	bfb8      	it	lt
 800b700:	f04f 36ff 	movlt.w	r6, #4294967295
 800b704:	89a3      	ldrh	r3, [r4, #12]
 800b706:	061a      	lsls	r2, r3, #24
 800b708:	d503      	bpl.n	800b712 <_fclose_r+0x66>
 800b70a:	4628      	mov	r0, r5
 800b70c:	6921      	ldr	r1, [r4, #16]
 800b70e:	f7fc fe09 	bl	8008324 <_free_r>
 800b712:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b714:	b141      	cbz	r1, 800b728 <_fclose_r+0x7c>
 800b716:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800b71a:	4299      	cmp	r1, r3
 800b71c:	d002      	beq.n	800b724 <_fclose_r+0x78>
 800b71e:	4628      	mov	r0, r5
 800b720:	f7fc fe00 	bl	8008324 <_free_r>
 800b724:	2300      	movs	r3, #0
 800b726:	6323      	str	r3, [r4, #48]	@ 0x30
 800b728:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b72a:	b121      	cbz	r1, 800b736 <_fclose_r+0x8a>
 800b72c:	4628      	mov	r0, r5
 800b72e:	f7fc fdf9 	bl	8008324 <_free_r>
 800b732:	2300      	movs	r3, #0
 800b734:	6463      	str	r3, [r4, #68]	@ 0x44
 800b736:	f7fc fb2d 	bl	8007d94 <__sfp_lock_acquire>
 800b73a:	2300      	movs	r3, #0
 800b73c:	81a3      	strh	r3, [r4, #12]
 800b73e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b740:	07db      	lsls	r3, r3, #31
 800b742:	d402      	bmi.n	800b74a <_fclose_r+0x9e>
 800b744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b746:	f7fc fd7a 	bl	800823e <__retarget_lock_release_recursive>
 800b74a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b74c:	f7fc fd75 	bl	800823a <__retarget_lock_close_recursive>
 800b750:	f7fc fb26 	bl	8007da0 <__sfp_lock_release>
 800b754:	e7c6      	b.n	800b6e4 <_fclose_r+0x38>
	...

0800b758 <__sflush_r>:
 800b758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75a:	4605      	mov	r5, r0
 800b75c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800b760:	460c      	mov	r4, r1
 800b762:	0706      	lsls	r6, r0, #28
 800b764:	d457      	bmi.n	800b816 <__sflush_r+0xbe>
 800b766:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 800b76a:	818b      	strh	r3, [r1, #12]
 800b76c:	684b      	ldr	r3, [r1, #4]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	dc02      	bgt.n	800b778 <__sflush_r+0x20>
 800b772:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800b774:	2b00      	cmp	r3, #0
 800b776:	dd4c      	ble.n	800b812 <__sflush_r+0xba>
 800b778:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b77a:	2e00      	cmp	r6, #0
 800b77c:	d049      	beq.n	800b812 <__sflush_r+0xba>
 800b77e:	2300      	movs	r3, #0
 800b780:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800b784:	682f      	ldr	r7, [r5, #0]
 800b786:	69e1      	ldr	r1, [r4, #28]
 800b788:	602b      	str	r3, [r5, #0]
 800b78a:	d034      	beq.n	800b7f6 <__sflush_r+0x9e>
 800b78c:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800b78e:	89a3      	ldrh	r3, [r4, #12]
 800b790:	0759      	lsls	r1, r3, #29
 800b792:	d505      	bpl.n	800b7a0 <__sflush_r+0x48>
 800b794:	6863      	ldr	r3, [r4, #4]
 800b796:	1ad2      	subs	r2, r2, r3
 800b798:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b79a:	b10b      	cbz	r3, 800b7a0 <__sflush_r+0x48>
 800b79c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800b79e:	1ad2      	subs	r2, r2, r3
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	4628      	mov	r0, r5
 800b7a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b7a6:	69e1      	ldr	r1, [r4, #28]
 800b7a8:	47b0      	blx	r6
 800b7aa:	1c43      	adds	r3, r0, #1
 800b7ac:	d106      	bne.n	800b7bc <__sflush_r+0x64>
 800b7ae:	682a      	ldr	r2, [r5, #0]
 800b7b0:	2a1d      	cmp	r2, #29
 800b7b2:	d847      	bhi.n	800b844 <__sflush_r+0xec>
 800b7b4:	4b29      	ldr	r3, [pc, #164]	@ (800b85c <__sflush_r+0x104>)
 800b7b6:	4113      	asrs	r3, r2
 800b7b8:	07de      	lsls	r6, r3, #31
 800b7ba:	d443      	bmi.n	800b844 <__sflush_r+0xec>
 800b7bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7c0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b7c4:	81a2      	strh	r2, [r4, #12]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	6062      	str	r2, [r4, #4]
 800b7ca:	6922      	ldr	r2, [r4, #16]
 800b7cc:	04d9      	lsls	r1, r3, #19
 800b7ce:	6022      	str	r2, [r4, #0]
 800b7d0:	d504      	bpl.n	800b7dc <__sflush_r+0x84>
 800b7d2:	1c42      	adds	r2, r0, #1
 800b7d4:	d101      	bne.n	800b7da <__sflush_r+0x82>
 800b7d6:	682b      	ldr	r3, [r5, #0]
 800b7d8:	b903      	cbnz	r3, 800b7dc <__sflush_r+0x84>
 800b7da:	6520      	str	r0, [r4, #80]	@ 0x50
 800b7dc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b7de:	602f      	str	r7, [r5, #0]
 800b7e0:	b1b9      	cbz	r1, 800b812 <__sflush_r+0xba>
 800b7e2:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800b7e6:	4299      	cmp	r1, r3
 800b7e8:	d002      	beq.n	800b7f0 <__sflush_r+0x98>
 800b7ea:	4628      	mov	r0, r5
 800b7ec:	f7fc fd9a 	bl	8008324 <_free_r>
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	6323      	str	r3, [r4, #48]	@ 0x30
 800b7f4:	e00d      	b.n	800b812 <__sflush_r+0xba>
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	4628      	mov	r0, r5
 800b7fa:	47b0      	blx	r6
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	1c50      	adds	r0, r2, #1
 800b800:	d1c5      	bne.n	800b78e <__sflush_r+0x36>
 800b802:	682b      	ldr	r3, [r5, #0]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d0c2      	beq.n	800b78e <__sflush_r+0x36>
 800b808:	2b1d      	cmp	r3, #29
 800b80a:	d001      	beq.n	800b810 <__sflush_r+0xb8>
 800b80c:	2b16      	cmp	r3, #22
 800b80e:	d119      	bne.n	800b844 <__sflush_r+0xec>
 800b810:	602f      	str	r7, [r5, #0]
 800b812:	2000      	movs	r0, #0
 800b814:	e01d      	b.n	800b852 <__sflush_r+0xfa>
 800b816:	690f      	ldr	r7, [r1, #16]
 800b818:	2f00      	cmp	r7, #0
 800b81a:	d0fa      	beq.n	800b812 <__sflush_r+0xba>
 800b81c:	0783      	lsls	r3, r0, #30
 800b81e:	bf18      	it	ne
 800b820:	2300      	movne	r3, #0
 800b822:	680e      	ldr	r6, [r1, #0]
 800b824:	bf08      	it	eq
 800b826:	694b      	ldreq	r3, [r1, #20]
 800b828:	1bf6      	subs	r6, r6, r7
 800b82a:	600f      	str	r7, [r1, #0]
 800b82c:	608b      	str	r3, [r1, #8]
 800b82e:	2e00      	cmp	r6, #0
 800b830:	ddef      	ble.n	800b812 <__sflush_r+0xba>
 800b832:	4633      	mov	r3, r6
 800b834:	463a      	mov	r2, r7
 800b836:	4628      	mov	r0, r5
 800b838:	69e1      	ldr	r1, [r4, #28]
 800b83a:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 800b83e:	47e0      	blx	ip
 800b840:	2800      	cmp	r0, #0
 800b842:	dc07      	bgt.n	800b854 <__sflush_r+0xfc>
 800b844:	f04f 30ff 	mov.w	r0, #4294967295
 800b848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b84c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b850:	81a3      	strh	r3, [r4, #12]
 800b852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b854:	4407      	add	r7, r0
 800b856:	1a36      	subs	r6, r6, r0
 800b858:	e7e9      	b.n	800b82e <__sflush_r+0xd6>
 800b85a:	bf00      	nop
 800b85c:	dfbffffe 	.word	0xdfbffffe

0800b860 <_fflush_r>:
 800b860:	b538      	push	{r3, r4, r5, lr}
 800b862:	460c      	mov	r4, r1
 800b864:	4605      	mov	r5, r0
 800b866:	b118      	cbz	r0, 800b870 <_fflush_r+0x10>
 800b868:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b86a:	b90b      	cbnz	r3, 800b870 <_fflush_r+0x10>
 800b86c:	f7fc fa9e 	bl	8007dac <__sinit>
 800b870:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800b874:	b1b8      	cbz	r0, 800b8a6 <_fflush_r+0x46>
 800b876:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b878:	07db      	lsls	r3, r3, #31
 800b87a:	d404      	bmi.n	800b886 <_fflush_r+0x26>
 800b87c:	0581      	lsls	r1, r0, #22
 800b87e:	d402      	bmi.n	800b886 <_fflush_r+0x26>
 800b880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b882:	f7fc fcdb 	bl	800823c <__retarget_lock_acquire_recursive>
 800b886:	4628      	mov	r0, r5
 800b888:	4621      	mov	r1, r4
 800b88a:	f7ff ff65 	bl	800b758 <__sflush_r>
 800b88e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b890:	4605      	mov	r5, r0
 800b892:	07da      	lsls	r2, r3, #31
 800b894:	d405      	bmi.n	800b8a2 <_fflush_r+0x42>
 800b896:	89a3      	ldrh	r3, [r4, #12]
 800b898:	059b      	lsls	r3, r3, #22
 800b89a:	d402      	bmi.n	800b8a2 <_fflush_r+0x42>
 800b89c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b89e:	f7fc fcce 	bl	800823e <__retarget_lock_release_recursive>
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	bd38      	pop	{r3, r4, r5, pc}
 800b8a6:	4605      	mov	r5, r0
 800b8a8:	e7fb      	b.n	800b8a2 <_fflush_r+0x42>
	...

0800b8ac <__sfvwrite_r>:
 800b8ac:	6893      	ldr	r3, [r2, #8]
 800b8ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8b2:	4606      	mov	r6, r0
 800b8b4:	460c      	mov	r4, r1
 800b8b6:	4691      	mov	r9, r2
 800b8b8:	b91b      	cbnz	r3, 800b8c2 <__sfvwrite_r+0x16>
 800b8ba:	2000      	movs	r0, #0
 800b8bc:	b003      	add	sp, #12
 800b8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c2:	898b      	ldrh	r3, [r1, #12]
 800b8c4:	0718      	lsls	r0, r3, #28
 800b8c6:	d550      	bpl.n	800b96a <__sfvwrite_r+0xbe>
 800b8c8:	690b      	ldr	r3, [r1, #16]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d04d      	beq.n	800b96a <__sfvwrite_r+0xbe>
 800b8ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8d2:	f8d9 8000 	ldr.w	r8, [r9]
 800b8d6:	f013 0702 	ands.w	r7, r3, #2
 800b8da:	d16b      	bne.n	800b9b4 <__sfvwrite_r+0x108>
 800b8dc:	f013 0301 	ands.w	r3, r3, #1
 800b8e0:	f000 809c 	beq.w	800ba1c <__sfvwrite_r+0x170>
 800b8e4:	4638      	mov	r0, r7
 800b8e6:	46ba      	mov	sl, r7
 800b8e8:	46bb      	mov	fp, r7
 800b8ea:	f1bb 0f00 	cmp.w	fp, #0
 800b8ee:	f000 8103 	beq.w	800baf8 <__sfvwrite_r+0x24c>
 800b8f2:	b950      	cbnz	r0, 800b90a <__sfvwrite_r+0x5e>
 800b8f4:	465a      	mov	r2, fp
 800b8f6:	210a      	movs	r1, #10
 800b8f8:	4650      	mov	r0, sl
 800b8fa:	f000 faff 	bl	800befc <memchr>
 800b8fe:	2800      	cmp	r0, #0
 800b900:	f000 8100 	beq.w	800bb04 <__sfvwrite_r+0x258>
 800b904:	3001      	adds	r0, #1
 800b906:	eba0 070a 	sub.w	r7, r0, sl
 800b90a:	6820      	ldr	r0, [r4, #0]
 800b90c:	6921      	ldr	r1, [r4, #16]
 800b90e:	455f      	cmp	r7, fp
 800b910:	463a      	mov	r2, r7
 800b912:	bf28      	it	cs
 800b914:	465a      	movcs	r2, fp
 800b916:	4288      	cmp	r0, r1
 800b918:	68a5      	ldr	r5, [r4, #8]
 800b91a:	6963      	ldr	r3, [r4, #20]
 800b91c:	f240 80f5 	bls.w	800bb0a <__sfvwrite_r+0x25e>
 800b920:	441d      	add	r5, r3
 800b922:	42aa      	cmp	r2, r5
 800b924:	f340 80f1 	ble.w	800bb0a <__sfvwrite_r+0x25e>
 800b928:	4651      	mov	r1, sl
 800b92a:	462a      	mov	r2, r5
 800b92c:	f000 fa78 	bl	800be20 <memmove>
 800b930:	6823      	ldr	r3, [r4, #0]
 800b932:	4621      	mov	r1, r4
 800b934:	442b      	add	r3, r5
 800b936:	4630      	mov	r0, r6
 800b938:	6023      	str	r3, [r4, #0]
 800b93a:	f7ff ff91 	bl	800b860 <_fflush_r>
 800b93e:	2800      	cmp	r0, #0
 800b940:	d167      	bne.n	800ba12 <__sfvwrite_r+0x166>
 800b942:	1b7f      	subs	r7, r7, r5
 800b944:	f040 80f9 	bne.w	800bb3a <__sfvwrite_r+0x28e>
 800b948:	4621      	mov	r1, r4
 800b94a:	4630      	mov	r0, r6
 800b94c:	f7ff ff88 	bl	800b860 <_fflush_r>
 800b950:	2800      	cmp	r0, #0
 800b952:	d15e      	bne.n	800ba12 <__sfvwrite_r+0x166>
 800b954:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b958:	44aa      	add	sl, r5
 800b95a:	1b5b      	subs	r3, r3, r5
 800b95c:	ebab 0b05 	sub.w	fp, fp, r5
 800b960:	f8c9 3008 	str.w	r3, [r9, #8]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d1c0      	bne.n	800b8ea <__sfvwrite_r+0x3e>
 800b968:	e7a7      	b.n	800b8ba <__sfvwrite_r+0xe>
 800b96a:	4621      	mov	r1, r4
 800b96c:	4630      	mov	r0, r6
 800b96e:	f000 f997 	bl	800bca0 <__swsetup_r>
 800b972:	2800      	cmp	r0, #0
 800b974:	d0ab      	beq.n	800b8ce <__sfvwrite_r+0x22>
 800b976:	f04f 30ff 	mov.w	r0, #4294967295
 800b97a:	e79f      	b.n	800b8bc <__sfvwrite_r+0x10>
 800b97c:	e9d8 a500 	ldrd	sl, r5, [r8]
 800b980:	f108 0808 	add.w	r8, r8, #8
 800b984:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800b988:	69e1      	ldr	r1, [r4, #28]
 800b98a:	2d00      	cmp	r5, #0
 800b98c:	d0f6      	beq.n	800b97c <__sfvwrite_r+0xd0>
 800b98e:	42bd      	cmp	r5, r7
 800b990:	462b      	mov	r3, r5
 800b992:	4652      	mov	r2, sl
 800b994:	bf28      	it	cs
 800b996:	463b      	movcs	r3, r7
 800b998:	4630      	mov	r0, r6
 800b99a:	47d8      	blx	fp
 800b99c:	2800      	cmp	r0, #0
 800b99e:	dd38      	ble.n	800ba12 <__sfvwrite_r+0x166>
 800b9a0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b9a4:	4482      	add	sl, r0
 800b9a6:	1a1b      	subs	r3, r3, r0
 800b9a8:	1a2d      	subs	r5, r5, r0
 800b9aa:	f8c9 3008 	str.w	r3, [r9, #8]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d1e8      	bne.n	800b984 <__sfvwrite_r+0xd8>
 800b9b2:	e782      	b.n	800b8ba <__sfvwrite_r+0xe>
 800b9b4:	f04f 0a00 	mov.w	sl, #0
 800b9b8:	4f61      	ldr	r7, [pc, #388]	@ (800bb40 <__sfvwrite_r+0x294>)
 800b9ba:	4655      	mov	r5, sl
 800b9bc:	e7e2      	b.n	800b984 <__sfvwrite_r+0xd8>
 800b9be:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800b9c2:	f108 0808 	add.w	r8, r8, #8
 800b9c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9ca:	6820      	ldr	r0, [r4, #0]
 800b9cc:	68a2      	ldr	r2, [r4, #8]
 800b9ce:	f1ba 0f00 	cmp.w	sl, #0
 800b9d2:	d0f4      	beq.n	800b9be <__sfvwrite_r+0x112>
 800b9d4:	0599      	lsls	r1, r3, #22
 800b9d6:	d563      	bpl.n	800baa0 <__sfvwrite_r+0x1f4>
 800b9d8:	4552      	cmp	r2, sl
 800b9da:	d836      	bhi.n	800ba4a <__sfvwrite_r+0x19e>
 800b9dc:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800b9e0:	d033      	beq.n	800ba4a <__sfvwrite_r+0x19e>
 800b9e2:	6921      	ldr	r1, [r4, #16]
 800b9e4:	6965      	ldr	r5, [r4, #20]
 800b9e6:	eba0 0b01 	sub.w	fp, r0, r1
 800b9ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9f2:	f10b 0201 	add.w	r2, fp, #1
 800b9f6:	106d      	asrs	r5, r5, #1
 800b9f8:	4452      	add	r2, sl
 800b9fa:	4295      	cmp	r5, r2
 800b9fc:	bf38      	it	cc
 800b9fe:	4615      	movcc	r5, r2
 800ba00:	055b      	lsls	r3, r3, #21
 800ba02:	d53d      	bpl.n	800ba80 <__sfvwrite_r+0x1d4>
 800ba04:	4629      	mov	r1, r5
 800ba06:	4630      	mov	r0, r6
 800ba08:	f7fb fefe 	bl	8007808 <_malloc_r>
 800ba0c:	b948      	cbnz	r0, 800ba22 <__sfvwrite_r+0x176>
 800ba0e:	230c      	movs	r3, #12
 800ba10:	6033      	str	r3, [r6, #0]
 800ba12:	89a3      	ldrh	r3, [r4, #12]
 800ba14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba18:	81a3      	strh	r3, [r4, #12]
 800ba1a:	e7ac      	b.n	800b976 <__sfvwrite_r+0xca>
 800ba1c:	461f      	mov	r7, r3
 800ba1e:	469a      	mov	sl, r3
 800ba20:	e7d1      	b.n	800b9c6 <__sfvwrite_r+0x11a>
 800ba22:	465a      	mov	r2, fp
 800ba24:	6921      	ldr	r1, [r4, #16]
 800ba26:	9001      	str	r0, [sp, #4]
 800ba28:	f000 fa76 	bl	800bf18 <memcpy>
 800ba2c:	89a2      	ldrh	r2, [r4, #12]
 800ba2e:	9b01      	ldr	r3, [sp, #4]
 800ba30:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800ba34:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ba38:	81a2      	strh	r2, [r4, #12]
 800ba3a:	4652      	mov	r2, sl
 800ba3c:	6123      	str	r3, [r4, #16]
 800ba3e:	6165      	str	r5, [r4, #20]
 800ba40:	445b      	add	r3, fp
 800ba42:	eba5 050b 	sub.w	r5, r5, fp
 800ba46:	6023      	str	r3, [r4, #0]
 800ba48:	60a5      	str	r5, [r4, #8]
 800ba4a:	4552      	cmp	r2, sl
 800ba4c:	bf28      	it	cs
 800ba4e:	4652      	movcs	r2, sl
 800ba50:	4655      	mov	r5, sl
 800ba52:	4639      	mov	r1, r7
 800ba54:	6820      	ldr	r0, [r4, #0]
 800ba56:	9201      	str	r2, [sp, #4]
 800ba58:	f000 f9e2 	bl	800be20 <memmove>
 800ba5c:	68a3      	ldr	r3, [r4, #8]
 800ba5e:	9a01      	ldr	r2, [sp, #4]
 800ba60:	1a9b      	subs	r3, r3, r2
 800ba62:	60a3      	str	r3, [r4, #8]
 800ba64:	6823      	ldr	r3, [r4, #0]
 800ba66:	4413      	add	r3, r2
 800ba68:	6023      	str	r3, [r4, #0]
 800ba6a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ba6e:	442f      	add	r7, r5
 800ba70:	1b5b      	subs	r3, r3, r5
 800ba72:	ebaa 0a05 	sub.w	sl, sl, r5
 800ba76:	f8c9 3008 	str.w	r3, [r9, #8]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d1a3      	bne.n	800b9c6 <__sfvwrite_r+0x11a>
 800ba7e:	e71c      	b.n	800b8ba <__sfvwrite_r+0xe>
 800ba80:	462a      	mov	r2, r5
 800ba82:	4630      	mov	r0, r6
 800ba84:	f001 fc44 	bl	800d310 <_realloc_r>
 800ba88:	4603      	mov	r3, r0
 800ba8a:	2800      	cmp	r0, #0
 800ba8c:	d1d5      	bne.n	800ba3a <__sfvwrite_r+0x18e>
 800ba8e:	4630      	mov	r0, r6
 800ba90:	6921      	ldr	r1, [r4, #16]
 800ba92:	f7fc fc47 	bl	8008324 <_free_r>
 800ba96:	89a3      	ldrh	r3, [r4, #12]
 800ba98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ba9c:	81a3      	strh	r3, [r4, #12]
 800ba9e:	e7b6      	b.n	800ba0e <__sfvwrite_r+0x162>
 800baa0:	6923      	ldr	r3, [r4, #16]
 800baa2:	4283      	cmp	r3, r0
 800baa4:	d302      	bcc.n	800baac <__sfvwrite_r+0x200>
 800baa6:	6961      	ldr	r1, [r4, #20]
 800baa8:	4551      	cmp	r1, sl
 800baaa:	d915      	bls.n	800bad8 <__sfvwrite_r+0x22c>
 800baac:	4552      	cmp	r2, sl
 800baae:	bf28      	it	cs
 800bab0:	4652      	movcs	r2, sl
 800bab2:	4615      	mov	r5, r2
 800bab4:	4639      	mov	r1, r7
 800bab6:	f000 f9b3 	bl	800be20 <memmove>
 800baba:	68a3      	ldr	r3, [r4, #8]
 800babc:	6822      	ldr	r2, [r4, #0]
 800babe:	1b5b      	subs	r3, r3, r5
 800bac0:	442a      	add	r2, r5
 800bac2:	60a3      	str	r3, [r4, #8]
 800bac4:	6022      	str	r2, [r4, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d1cf      	bne.n	800ba6a <__sfvwrite_r+0x1be>
 800baca:	4621      	mov	r1, r4
 800bacc:	4630      	mov	r0, r6
 800bace:	f7ff fec7 	bl	800b860 <_fflush_r>
 800bad2:	2800      	cmp	r0, #0
 800bad4:	d0c9      	beq.n	800ba6a <__sfvwrite_r+0x1be>
 800bad6:	e79c      	b.n	800ba12 <__sfvwrite_r+0x166>
 800bad8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800badc:	4553      	cmp	r3, sl
 800bade:	bf28      	it	cs
 800bae0:	4653      	movcs	r3, sl
 800bae2:	fb93 f3f1 	sdiv	r3, r3, r1
 800bae6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800bae8:	434b      	muls	r3, r1
 800baea:	463a      	mov	r2, r7
 800baec:	4630      	mov	r0, r6
 800baee:	69e1      	ldr	r1, [r4, #28]
 800baf0:	47a8      	blx	r5
 800baf2:	1e05      	subs	r5, r0, #0
 800baf4:	dcb9      	bgt.n	800ba6a <__sfvwrite_r+0x1be>
 800baf6:	e78c      	b.n	800ba12 <__sfvwrite_r+0x166>
 800baf8:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800bafc:	2000      	movs	r0, #0
 800bafe:	f108 0808 	add.w	r8, r8, #8
 800bb02:	e6f2      	b.n	800b8ea <__sfvwrite_r+0x3e>
 800bb04:	f10b 0701 	add.w	r7, fp, #1
 800bb08:	e6ff      	b.n	800b90a <__sfvwrite_r+0x5e>
 800bb0a:	4293      	cmp	r3, r2
 800bb0c:	dc08      	bgt.n	800bb20 <__sfvwrite_r+0x274>
 800bb0e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800bb10:	4652      	mov	r2, sl
 800bb12:	4630      	mov	r0, r6
 800bb14:	69e1      	ldr	r1, [r4, #28]
 800bb16:	47a8      	blx	r5
 800bb18:	1e05      	subs	r5, r0, #0
 800bb1a:	f73f af12 	bgt.w	800b942 <__sfvwrite_r+0x96>
 800bb1e:	e778      	b.n	800ba12 <__sfvwrite_r+0x166>
 800bb20:	4651      	mov	r1, sl
 800bb22:	9201      	str	r2, [sp, #4]
 800bb24:	f000 f97c 	bl	800be20 <memmove>
 800bb28:	9a01      	ldr	r2, [sp, #4]
 800bb2a:	68a3      	ldr	r3, [r4, #8]
 800bb2c:	4615      	mov	r5, r2
 800bb2e:	1a9b      	subs	r3, r3, r2
 800bb30:	60a3      	str	r3, [r4, #8]
 800bb32:	6823      	ldr	r3, [r4, #0]
 800bb34:	4413      	add	r3, r2
 800bb36:	6023      	str	r3, [r4, #0]
 800bb38:	e703      	b.n	800b942 <__sfvwrite_r+0x96>
 800bb3a:	2001      	movs	r0, #1
 800bb3c:	e70a      	b.n	800b954 <__sfvwrite_r+0xa8>
 800bb3e:	bf00      	nop
 800bb40:	7ffffc00 	.word	0x7ffffc00

0800bb44 <__swhatbuf_r>:
 800bb44:	b570      	push	{r4, r5, r6, lr}
 800bb46:	460c      	mov	r4, r1
 800bb48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb4c:	4615      	mov	r5, r2
 800bb4e:	2900      	cmp	r1, #0
 800bb50:	461e      	mov	r6, r3
 800bb52:	b096      	sub	sp, #88	@ 0x58
 800bb54:	da07      	bge.n	800bb66 <__swhatbuf_r+0x22>
 800bb56:	89a1      	ldrh	r1, [r4, #12]
 800bb58:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800bb5c:	d117      	bne.n	800bb8e <__swhatbuf_r+0x4a>
 800bb5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb62:	4608      	mov	r0, r1
 800bb64:	e00f      	b.n	800bb86 <__swhatbuf_r+0x42>
 800bb66:	466a      	mov	r2, sp
 800bb68:	f000 f992 	bl	800be90 <_fstat_r>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	dbf2      	blt.n	800bb56 <__swhatbuf_r+0x12>
 800bb70:	9901      	ldr	r1, [sp, #4]
 800bb72:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800bb76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bb7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bb7e:	4259      	negs	r1, r3
 800bb80:	4159      	adcs	r1, r3
 800bb82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb86:	6031      	str	r1, [r6, #0]
 800bb88:	602b      	str	r3, [r5, #0]
 800bb8a:	b016      	add	sp, #88	@ 0x58
 800bb8c:	bd70      	pop	{r4, r5, r6, pc}
 800bb8e:	2100      	movs	r1, #0
 800bb90:	2340      	movs	r3, #64	@ 0x40
 800bb92:	e7e6      	b.n	800bb62 <__swhatbuf_r+0x1e>

0800bb94 <__smakebuf_r>:
 800bb94:	898b      	ldrh	r3, [r1, #12]
 800bb96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb98:	079d      	lsls	r5, r3, #30
 800bb9a:	4606      	mov	r6, r0
 800bb9c:	460c      	mov	r4, r1
 800bb9e:	d507      	bpl.n	800bbb0 <__smakebuf_r+0x1c>
 800bba0:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800bba4:	6023      	str	r3, [r4, #0]
 800bba6:	6123      	str	r3, [r4, #16]
 800bba8:	2301      	movs	r3, #1
 800bbaa:	6163      	str	r3, [r4, #20]
 800bbac:	b003      	add	sp, #12
 800bbae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbb0:	466a      	mov	r2, sp
 800bbb2:	ab01      	add	r3, sp, #4
 800bbb4:	f7ff ffc6 	bl	800bb44 <__swhatbuf_r>
 800bbb8:	9f00      	ldr	r7, [sp, #0]
 800bbba:	4605      	mov	r5, r0
 800bbbc:	4639      	mov	r1, r7
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	f7fb fe22 	bl	8007808 <_malloc_r>
 800bbc4:	b948      	cbnz	r0, 800bbda <__smakebuf_r+0x46>
 800bbc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbca:	059a      	lsls	r2, r3, #22
 800bbcc:	d4ee      	bmi.n	800bbac <__smakebuf_r+0x18>
 800bbce:	f023 0303 	bic.w	r3, r3, #3
 800bbd2:	f043 0302 	orr.w	r3, r3, #2
 800bbd6:	81a3      	strh	r3, [r4, #12]
 800bbd8:	e7e2      	b.n	800bba0 <__smakebuf_r+0xc>
 800bbda:	89a3      	ldrh	r3, [r4, #12]
 800bbdc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bbe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbe4:	81a3      	strh	r3, [r4, #12]
 800bbe6:	9b01      	ldr	r3, [sp, #4]
 800bbe8:	6020      	str	r0, [r4, #0]
 800bbea:	b15b      	cbz	r3, 800bc04 <__smakebuf_r+0x70>
 800bbec:	4630      	mov	r0, r6
 800bbee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbf2:	f000 f95f 	bl	800beb4 <_isatty_r>
 800bbf6:	b128      	cbz	r0, 800bc04 <__smakebuf_r+0x70>
 800bbf8:	89a3      	ldrh	r3, [r4, #12]
 800bbfa:	f023 0303 	bic.w	r3, r3, #3
 800bbfe:	f043 0301 	orr.w	r3, r3, #1
 800bc02:	81a3      	strh	r3, [r4, #12]
 800bc04:	89a3      	ldrh	r3, [r4, #12]
 800bc06:	431d      	orrs	r5, r3
 800bc08:	81a5      	strh	r5, [r4, #12]
 800bc0a:	e7cf      	b.n	800bbac <__smakebuf_r+0x18>

0800bc0c <__swbuf_r>:
 800bc0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc0e:	460e      	mov	r6, r1
 800bc10:	4614      	mov	r4, r2
 800bc12:	4605      	mov	r5, r0
 800bc14:	b118      	cbz	r0, 800bc1e <__swbuf_r+0x12>
 800bc16:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800bc18:	b90b      	cbnz	r3, 800bc1e <__swbuf_r+0x12>
 800bc1a:	f7fc f8c7 	bl	8007dac <__sinit>
 800bc1e:	69a3      	ldr	r3, [r4, #24]
 800bc20:	60a3      	str	r3, [r4, #8]
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	0719      	lsls	r1, r3, #28
 800bc26:	d501      	bpl.n	800bc2c <__swbuf_r+0x20>
 800bc28:	6923      	ldr	r3, [r4, #16]
 800bc2a:	b943      	cbnz	r3, 800bc3e <__swbuf_r+0x32>
 800bc2c:	4621      	mov	r1, r4
 800bc2e:	4628      	mov	r0, r5
 800bc30:	f000 f836 	bl	800bca0 <__swsetup_r>
 800bc34:	b118      	cbz	r0, 800bc3e <__swbuf_r+0x32>
 800bc36:	f04f 37ff 	mov.w	r7, #4294967295
 800bc3a:	4638      	mov	r0, r7
 800bc3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc42:	b2f6      	uxtb	r6, r6
 800bc44:	049a      	lsls	r2, r3, #18
 800bc46:	4637      	mov	r7, r6
 800bc48:	d406      	bmi.n	800bc58 <__swbuf_r+0x4c>
 800bc4a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800bc4e:	81a3      	strh	r3, [r4, #12]
 800bc50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bc56:	6663      	str	r3, [r4, #100]	@ 0x64
 800bc58:	6823      	ldr	r3, [r4, #0]
 800bc5a:	6922      	ldr	r2, [r4, #16]
 800bc5c:	1a98      	subs	r0, r3, r2
 800bc5e:	6963      	ldr	r3, [r4, #20]
 800bc60:	4283      	cmp	r3, r0
 800bc62:	dc05      	bgt.n	800bc70 <__swbuf_r+0x64>
 800bc64:	4621      	mov	r1, r4
 800bc66:	4628      	mov	r0, r5
 800bc68:	f7ff fdfa 	bl	800b860 <_fflush_r>
 800bc6c:	2800      	cmp	r0, #0
 800bc6e:	d1e2      	bne.n	800bc36 <__swbuf_r+0x2a>
 800bc70:	68a3      	ldr	r3, [r4, #8]
 800bc72:	3b01      	subs	r3, #1
 800bc74:	60a3      	str	r3, [r4, #8]
 800bc76:	6823      	ldr	r3, [r4, #0]
 800bc78:	1c5a      	adds	r2, r3, #1
 800bc7a:	6022      	str	r2, [r4, #0]
 800bc7c:	701e      	strb	r6, [r3, #0]
 800bc7e:	6962      	ldr	r2, [r4, #20]
 800bc80:	1c43      	adds	r3, r0, #1
 800bc82:	429a      	cmp	r2, r3
 800bc84:	d004      	beq.n	800bc90 <__swbuf_r+0x84>
 800bc86:	89a3      	ldrh	r3, [r4, #12]
 800bc88:	07db      	lsls	r3, r3, #31
 800bc8a:	d5d6      	bpl.n	800bc3a <__swbuf_r+0x2e>
 800bc8c:	2e0a      	cmp	r6, #10
 800bc8e:	d1d4      	bne.n	800bc3a <__swbuf_r+0x2e>
 800bc90:	4621      	mov	r1, r4
 800bc92:	4628      	mov	r0, r5
 800bc94:	f7ff fde4 	bl	800b860 <_fflush_r>
 800bc98:	2800      	cmp	r0, #0
 800bc9a:	d0ce      	beq.n	800bc3a <__swbuf_r+0x2e>
 800bc9c:	e7cb      	b.n	800bc36 <__swbuf_r+0x2a>
	...

0800bca0 <__swsetup_r>:
 800bca0:	b538      	push	{r3, r4, r5, lr}
 800bca2:	4b29      	ldr	r3, [pc, #164]	@ (800bd48 <__swsetup_r+0xa8>)
 800bca4:	4605      	mov	r5, r0
 800bca6:	6818      	ldr	r0, [r3, #0]
 800bca8:	460c      	mov	r4, r1
 800bcaa:	b118      	cbz	r0, 800bcb4 <__swsetup_r+0x14>
 800bcac:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800bcae:	b90b      	cbnz	r3, 800bcb4 <__swsetup_r+0x14>
 800bcb0:	f7fc f87c 	bl	8007dac <__sinit>
 800bcb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcb8:	0719      	lsls	r1, r3, #28
 800bcba:	d422      	bmi.n	800bd02 <__swsetup_r+0x62>
 800bcbc:	06da      	lsls	r2, r3, #27
 800bcbe:	d407      	bmi.n	800bcd0 <__swsetup_r+0x30>
 800bcc0:	2209      	movs	r2, #9
 800bcc2:	602a      	str	r2, [r5, #0]
 800bcc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcc8:	f04f 30ff 	mov.w	r0, #4294967295
 800bccc:	81a3      	strh	r3, [r4, #12]
 800bcce:	e033      	b.n	800bd38 <__swsetup_r+0x98>
 800bcd0:	0758      	lsls	r0, r3, #29
 800bcd2:	d512      	bpl.n	800bcfa <__swsetup_r+0x5a>
 800bcd4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bcd6:	b141      	cbz	r1, 800bcea <__swsetup_r+0x4a>
 800bcd8:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800bcdc:	4299      	cmp	r1, r3
 800bcde:	d002      	beq.n	800bce6 <__swsetup_r+0x46>
 800bce0:	4628      	mov	r0, r5
 800bce2:	f7fc fb1f 	bl	8008324 <_free_r>
 800bce6:	2300      	movs	r3, #0
 800bce8:	6323      	str	r3, [r4, #48]	@ 0x30
 800bcea:	89a3      	ldrh	r3, [r4, #12]
 800bcec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bcf0:	81a3      	strh	r3, [r4, #12]
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	6063      	str	r3, [r4, #4]
 800bcf6:	6923      	ldr	r3, [r4, #16]
 800bcf8:	6023      	str	r3, [r4, #0]
 800bcfa:	89a3      	ldrh	r3, [r4, #12]
 800bcfc:	f043 0308 	orr.w	r3, r3, #8
 800bd00:	81a3      	strh	r3, [r4, #12]
 800bd02:	6923      	ldr	r3, [r4, #16]
 800bd04:	b94b      	cbnz	r3, 800bd1a <__swsetup_r+0x7a>
 800bd06:	89a3      	ldrh	r3, [r4, #12]
 800bd08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bd0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd10:	d003      	beq.n	800bd1a <__swsetup_r+0x7a>
 800bd12:	4621      	mov	r1, r4
 800bd14:	4628      	mov	r0, r5
 800bd16:	f7ff ff3d 	bl	800bb94 <__smakebuf_r>
 800bd1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd1e:	f013 0201 	ands.w	r2, r3, #1
 800bd22:	d00a      	beq.n	800bd3a <__swsetup_r+0x9a>
 800bd24:	2200      	movs	r2, #0
 800bd26:	60a2      	str	r2, [r4, #8]
 800bd28:	6962      	ldr	r2, [r4, #20]
 800bd2a:	4252      	negs	r2, r2
 800bd2c:	61a2      	str	r2, [r4, #24]
 800bd2e:	6922      	ldr	r2, [r4, #16]
 800bd30:	b942      	cbnz	r2, 800bd44 <__swsetup_r+0xa4>
 800bd32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bd36:	d1c5      	bne.n	800bcc4 <__swsetup_r+0x24>
 800bd38:	bd38      	pop	{r3, r4, r5, pc}
 800bd3a:	0799      	lsls	r1, r3, #30
 800bd3c:	bf58      	it	pl
 800bd3e:	6962      	ldrpl	r2, [r4, #20]
 800bd40:	60a2      	str	r2, [r4, #8]
 800bd42:	e7f4      	b.n	800bd2e <__swsetup_r+0x8e>
 800bd44:	2000      	movs	r0, #0
 800bd46:	e7f7      	b.n	800bd38 <__swsetup_r+0x98>
 800bd48:	2000049c 	.word	0x2000049c

0800bd4c <__fputwc>:
 800bd4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd50:	4680      	mov	r8, r0
 800bd52:	460f      	mov	r7, r1
 800bd54:	4614      	mov	r4, r2
 800bd56:	f000 f891 	bl	800be7c <__locale_mb_cur_max>
 800bd5a:	2801      	cmp	r0, #1
 800bd5c:	4605      	mov	r5, r0
 800bd5e:	d11b      	bne.n	800bd98 <__fputwc+0x4c>
 800bd60:	1e7b      	subs	r3, r7, #1
 800bd62:	2bfe      	cmp	r3, #254	@ 0xfe
 800bd64:	d818      	bhi.n	800bd98 <__fputwc+0x4c>
 800bd66:	f88d 7004 	strb.w	r7, [sp, #4]
 800bd6a:	2600      	movs	r6, #0
 800bd6c:	f10d 0904 	add.w	r9, sp, #4
 800bd70:	42ae      	cmp	r6, r5
 800bd72:	d021      	beq.n	800bdb8 <__fputwc+0x6c>
 800bd74:	68a3      	ldr	r3, [r4, #8]
 800bd76:	f816 1009 	ldrb.w	r1, [r6, r9]
 800bd7a:	3b01      	subs	r3, #1
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	60a3      	str	r3, [r4, #8]
 800bd80:	da04      	bge.n	800bd8c <__fputwc+0x40>
 800bd82:	69a2      	ldr	r2, [r4, #24]
 800bd84:	4293      	cmp	r3, r2
 800bd86:	db1b      	blt.n	800bdc0 <__fputwc+0x74>
 800bd88:	290a      	cmp	r1, #10
 800bd8a:	d019      	beq.n	800bdc0 <__fputwc+0x74>
 800bd8c:	6823      	ldr	r3, [r4, #0]
 800bd8e:	1c5a      	adds	r2, r3, #1
 800bd90:	6022      	str	r2, [r4, #0]
 800bd92:	7019      	strb	r1, [r3, #0]
 800bd94:	3601      	adds	r6, #1
 800bd96:	e7eb      	b.n	800bd70 <__fputwc+0x24>
 800bd98:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 800bd9c:	463a      	mov	r2, r7
 800bd9e:	4640      	mov	r0, r8
 800bda0:	a901      	add	r1, sp, #4
 800bda2:	f001 fc6f 	bl	800d684 <_wcrtomb_r>
 800bda6:	1c43      	adds	r3, r0, #1
 800bda8:	4605      	mov	r5, r0
 800bdaa:	d1de      	bne.n	800bd6a <__fputwc+0x1e>
 800bdac:	89a3      	ldrh	r3, [r4, #12]
 800bdae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdb2:	81a3      	strh	r3, [r4, #12]
 800bdb4:	f04f 37ff 	mov.w	r7, #4294967295
 800bdb8:	4638      	mov	r0, r7
 800bdba:	b003      	add	sp, #12
 800bdbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdc0:	4622      	mov	r2, r4
 800bdc2:	4640      	mov	r0, r8
 800bdc4:	f7ff ff22 	bl	800bc0c <__swbuf_r>
 800bdc8:	3001      	adds	r0, #1
 800bdca:	d1e3      	bne.n	800bd94 <__fputwc+0x48>
 800bdcc:	e7f2      	b.n	800bdb4 <__fputwc+0x68>

0800bdce <_fputwc_r>:
 800bdce:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800bdd0:	b570      	push	{r4, r5, r6, lr}
 800bdd2:	07db      	lsls	r3, r3, #31
 800bdd4:	4605      	mov	r5, r0
 800bdd6:	460e      	mov	r6, r1
 800bdd8:	4614      	mov	r4, r2
 800bdda:	d405      	bmi.n	800bde8 <_fputwc_r+0x1a>
 800bddc:	8993      	ldrh	r3, [r2, #12]
 800bdde:	0598      	lsls	r0, r3, #22
 800bde0:	d402      	bmi.n	800bde8 <_fputwc_r+0x1a>
 800bde2:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 800bde4:	f7fc fa2a 	bl	800823c <__retarget_lock_acquire_recursive>
 800bde8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdec:	0499      	lsls	r1, r3, #18
 800bdee:	d406      	bmi.n	800bdfe <_fputwc_r+0x30>
 800bdf0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800bdf4:	81a3      	strh	r3, [r4, #12]
 800bdf6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bdf8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800bdfc:	6663      	str	r3, [r4, #100]	@ 0x64
 800bdfe:	4622      	mov	r2, r4
 800be00:	4628      	mov	r0, r5
 800be02:	4631      	mov	r1, r6
 800be04:	f7ff ffa2 	bl	800bd4c <__fputwc>
 800be08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800be0a:	4605      	mov	r5, r0
 800be0c:	07da      	lsls	r2, r3, #31
 800be0e:	d405      	bmi.n	800be1c <_fputwc_r+0x4e>
 800be10:	89a3      	ldrh	r3, [r4, #12]
 800be12:	059b      	lsls	r3, r3, #22
 800be14:	d402      	bmi.n	800be1c <_fputwc_r+0x4e>
 800be16:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be18:	f7fc fa11 	bl	800823e <__retarget_lock_release_recursive>
 800be1c:	4628      	mov	r0, r5
 800be1e:	bd70      	pop	{r4, r5, r6, pc}

0800be20 <memmove>:
 800be20:	4288      	cmp	r0, r1
 800be22:	b510      	push	{r4, lr}
 800be24:	eb01 0402 	add.w	r4, r1, r2
 800be28:	d902      	bls.n	800be30 <memmove+0x10>
 800be2a:	4284      	cmp	r4, r0
 800be2c:	4623      	mov	r3, r4
 800be2e:	d807      	bhi.n	800be40 <memmove+0x20>
 800be30:	1e43      	subs	r3, r0, #1
 800be32:	42a1      	cmp	r1, r4
 800be34:	d008      	beq.n	800be48 <memmove+0x28>
 800be36:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be3e:	e7f8      	b.n	800be32 <memmove+0x12>
 800be40:	4601      	mov	r1, r0
 800be42:	4402      	add	r2, r0
 800be44:	428a      	cmp	r2, r1
 800be46:	d100      	bne.n	800be4a <memmove+0x2a>
 800be48:	bd10      	pop	{r4, pc}
 800be4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be52:	e7f7      	b.n	800be44 <memmove+0x24>

0800be54 <strncpy>:
 800be54:	4603      	mov	r3, r0
 800be56:	b510      	push	{r4, lr}
 800be58:	3901      	subs	r1, #1
 800be5a:	b132      	cbz	r2, 800be6a <strncpy+0x16>
 800be5c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800be60:	3a01      	subs	r2, #1
 800be62:	f803 4b01 	strb.w	r4, [r3], #1
 800be66:	2c00      	cmp	r4, #0
 800be68:	d1f7      	bne.n	800be5a <strncpy+0x6>
 800be6a:	2100      	movs	r1, #0
 800be6c:	441a      	add	r2, r3
 800be6e:	4293      	cmp	r3, r2
 800be70:	d100      	bne.n	800be74 <strncpy+0x20>
 800be72:	bd10      	pop	{r4, pc}
 800be74:	f803 1b01 	strb.w	r1, [r3], #1
 800be78:	e7f9      	b.n	800be6e <strncpy+0x1a>
	...

0800be7c <__locale_mb_cur_max>:
 800be7c:	4b01      	ldr	r3, [pc, #4]	@ (800be84 <__locale_mb_cur_max+0x8>)
 800be7e:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 800be82:	4770      	bx	lr
 800be84:	200005c4 	.word	0x200005c4

0800be88 <_localeconv_r>:
 800be88:	4800      	ldr	r0, [pc, #0]	@ (800be8c <_localeconv_r+0x4>)
 800be8a:	4770      	bx	lr
 800be8c:	200006b4 	.word	0x200006b4

0800be90 <_fstat_r>:
 800be90:	b538      	push	{r3, r4, r5, lr}
 800be92:	2300      	movs	r3, #0
 800be94:	4d06      	ldr	r5, [pc, #24]	@ (800beb0 <_fstat_r+0x20>)
 800be96:	4604      	mov	r4, r0
 800be98:	4608      	mov	r0, r1
 800be9a:	4611      	mov	r1, r2
 800be9c:	602b      	str	r3, [r5, #0]
 800be9e:	f7f6 f801 	bl	8001ea4 <_fstat>
 800bea2:	1c43      	adds	r3, r0, #1
 800bea4:	d102      	bne.n	800beac <_fstat_r+0x1c>
 800bea6:	682b      	ldr	r3, [r5, #0]
 800bea8:	b103      	cbz	r3, 800beac <_fstat_r+0x1c>
 800beaa:	6023      	str	r3, [r4, #0]
 800beac:	bd38      	pop	{r3, r4, r5, pc}
 800beae:	bf00      	nop
 800beb0:	20000e80 	.word	0x20000e80

0800beb4 <_isatty_r>:
 800beb4:	b538      	push	{r3, r4, r5, lr}
 800beb6:	2300      	movs	r3, #0
 800beb8:	4d05      	ldr	r5, [pc, #20]	@ (800bed0 <_isatty_r+0x1c>)
 800beba:	4604      	mov	r4, r0
 800bebc:	4608      	mov	r0, r1
 800bebe:	602b      	str	r3, [r5, #0]
 800bec0:	f001 fdc0 	bl	800da44 <_isatty>
 800bec4:	1c43      	adds	r3, r0, #1
 800bec6:	d102      	bne.n	800bece <_isatty_r+0x1a>
 800bec8:	682b      	ldr	r3, [r5, #0]
 800beca:	b103      	cbz	r3, 800bece <_isatty_r+0x1a>
 800becc:	6023      	str	r3, [r4, #0]
 800bece:	bd38      	pop	{r3, r4, r5, pc}
 800bed0:	20000e80 	.word	0x20000e80

0800bed4 <__libc_fini_array>:
 800bed4:	b538      	push	{r3, r4, r5, lr}
 800bed6:	4d07      	ldr	r5, [pc, #28]	@ (800bef4 <__libc_fini_array+0x20>)
 800bed8:	4c07      	ldr	r4, [pc, #28]	@ (800bef8 <__libc_fini_array+0x24>)
 800beda:	1b64      	subs	r4, r4, r5
 800bedc:	10a4      	asrs	r4, r4, #2
 800bede:	b91c      	cbnz	r4, 800bee8 <__libc_fini_array+0x14>
 800bee0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bee4:	f001 bdd2 	b.w	800da8c <_fini>
 800bee8:	3c01      	subs	r4, #1
 800beea:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800beee:	4798      	blx	r3
 800bef0:	e7f5      	b.n	800bede <__libc_fini_array+0xa>
 800bef2:	bf00      	nop
 800bef4:	0800e500 	.word	0x0800e500
 800bef8:	0800e504 	.word	0x0800e504

0800befc <memchr>:
 800befc:	4603      	mov	r3, r0
 800befe:	b510      	push	{r4, lr}
 800bf00:	b2c9      	uxtb	r1, r1
 800bf02:	4402      	add	r2, r0
 800bf04:	4293      	cmp	r3, r2
 800bf06:	4618      	mov	r0, r3
 800bf08:	d101      	bne.n	800bf0e <memchr+0x12>
 800bf0a:	2000      	movs	r0, #0
 800bf0c:	e003      	b.n	800bf16 <memchr+0x1a>
 800bf0e:	7804      	ldrb	r4, [r0, #0]
 800bf10:	3301      	adds	r3, #1
 800bf12:	428c      	cmp	r4, r1
 800bf14:	d1f6      	bne.n	800bf04 <memchr+0x8>
 800bf16:	bd10      	pop	{r4, pc}

0800bf18 <memcpy>:
 800bf18:	440a      	add	r2, r1
 800bf1a:	4291      	cmp	r1, r2
 800bf1c:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf20:	d100      	bne.n	800bf24 <memcpy+0xc>
 800bf22:	4770      	bx	lr
 800bf24:	b510      	push	{r4, lr}
 800bf26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf2a:	4291      	cmp	r1, r2
 800bf2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf30:	d1f9      	bne.n	800bf26 <memcpy+0xe>
 800bf32:	bd10      	pop	{r4, pc}

0800bf34 <frexp>:
 800bf34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf36:	4617      	mov	r7, r2
 800bf38:	2200      	movs	r2, #0
 800bf3a:	603a      	str	r2, [r7, #0]
 800bf3c:	4a14      	ldr	r2, [pc, #80]	@ (800bf90 <frexp+0x5c>)
 800bf3e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800bf42:	4296      	cmp	r6, r2
 800bf44:	4604      	mov	r4, r0
 800bf46:	460d      	mov	r5, r1
 800bf48:	460b      	mov	r3, r1
 800bf4a:	d81e      	bhi.n	800bf8a <frexp+0x56>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	4332      	orrs	r2, r6
 800bf50:	d01b      	beq.n	800bf8a <frexp+0x56>
 800bf52:	4a10      	ldr	r2, [pc, #64]	@ (800bf94 <frexp+0x60>)
 800bf54:	400a      	ands	r2, r1
 800bf56:	b952      	cbnz	r2, 800bf6e <frexp+0x3a>
 800bf58:	2200      	movs	r2, #0
 800bf5a:	4b0f      	ldr	r3, [pc, #60]	@ (800bf98 <frexp+0x64>)
 800bf5c:	f7f4 fabc 	bl	80004d8 <__aeabi_dmul>
 800bf60:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800bf64:	4604      	mov	r4, r0
 800bf66:	460b      	mov	r3, r1
 800bf68:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800bf6c:	603a      	str	r2, [r7, #0]
 800bf6e:	683a      	ldr	r2, [r7, #0]
 800bf70:	1536      	asrs	r6, r6, #20
 800bf72:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bf76:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 800bf7a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bf7e:	4432      	add	r2, r6
 800bf80:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800bf84:	603a      	str	r2, [r7, #0]
 800bf86:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 800bf8a:	4620      	mov	r0, r4
 800bf8c:	4629      	mov	r1, r5
 800bf8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf90:	7fefffff 	.word	0x7fefffff
 800bf94:	7ff00000 	.word	0x7ff00000
 800bf98:	43500000 	.word	0x43500000

0800bf9c <__register_exitproc>:
 800bf9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfa0:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800c010 <__register_exitproc+0x74>
 800bfa4:	4606      	mov	r6, r0
 800bfa6:	f8da 0000 	ldr.w	r0, [sl]
 800bfaa:	4698      	mov	r8, r3
 800bfac:	460f      	mov	r7, r1
 800bfae:	4691      	mov	r9, r2
 800bfb0:	f7fc f944 	bl	800823c <__retarget_lock_acquire_recursive>
 800bfb4:	4b17      	ldr	r3, [pc, #92]	@ (800c014 <__register_exitproc+0x78>)
 800bfb6:	681c      	ldr	r4, [r3, #0]
 800bfb8:	b90c      	cbnz	r4, 800bfbe <__register_exitproc+0x22>
 800bfba:	4c17      	ldr	r4, [pc, #92]	@ (800c018 <__register_exitproc+0x7c>)
 800bfbc:	601c      	str	r4, [r3, #0]
 800bfbe:	6865      	ldr	r5, [r4, #4]
 800bfc0:	f8da 0000 	ldr.w	r0, [sl]
 800bfc4:	2d1f      	cmp	r5, #31
 800bfc6:	dd05      	ble.n	800bfd4 <__register_exitproc+0x38>
 800bfc8:	f7fc f939 	bl	800823e <__retarget_lock_release_recursive>
 800bfcc:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfd4:	b19e      	cbz	r6, 800bffe <__register_exitproc+0x62>
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800bfdc:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800bfe0:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 800bfe4:	40aa      	lsls	r2, r5
 800bfe6:	4313      	orrs	r3, r2
 800bfe8:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 800bfec:	2e02      	cmp	r6, #2
 800bfee:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800bff2:	bf02      	ittt	eq
 800bff4:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800bff8:	4313      	orreq	r3, r2
 800bffa:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800bffe:	1c6b      	adds	r3, r5, #1
 800c000:	3502      	adds	r5, #2
 800c002:	6063      	str	r3, [r4, #4]
 800c004:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800c008:	f7fc f919 	bl	800823e <__retarget_lock_release_recursive>
 800c00c:	2000      	movs	r0, #0
 800c00e:	e7df      	b.n	800bfd0 <__register_exitproc+0x34>
 800c010:	200005c0 	.word	0x200005c0
 800c014:	20000e88 	.word	0x20000e88
 800c018:	20000e8c 	.word	0x20000e8c

0800c01c <quorem>:
 800c01c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c020:	6903      	ldr	r3, [r0, #16]
 800c022:	690c      	ldr	r4, [r1, #16]
 800c024:	4607      	mov	r7, r0
 800c026:	42a3      	cmp	r3, r4
 800c028:	db7e      	blt.n	800c128 <quorem+0x10c>
 800c02a:	3c01      	subs	r4, #1
 800c02c:	00a3      	lsls	r3, r4, #2
 800c02e:	f100 0514 	add.w	r5, r0, #20
 800c032:	f101 0814 	add.w	r8, r1, #20
 800c036:	9300      	str	r3, [sp, #0]
 800c038:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c03c:	9301      	str	r3, [sp, #4]
 800c03e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c042:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c046:	3301      	adds	r3, #1
 800c048:	429a      	cmp	r2, r3
 800c04a:	fbb2 f6f3 	udiv	r6, r2, r3
 800c04e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c052:	d32e      	bcc.n	800c0b2 <quorem+0x96>
 800c054:	f04f 0a00 	mov.w	sl, #0
 800c058:	46c4      	mov	ip, r8
 800c05a:	46ae      	mov	lr, r5
 800c05c:	46d3      	mov	fp, sl
 800c05e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c062:	b298      	uxth	r0, r3
 800c064:	fb06 a000 	mla	r0, r6, r0, sl
 800c068:	0c1b      	lsrs	r3, r3, #16
 800c06a:	0c02      	lsrs	r2, r0, #16
 800c06c:	fb06 2303 	mla	r3, r6, r3, r2
 800c070:	f8de 2000 	ldr.w	r2, [lr]
 800c074:	b280      	uxth	r0, r0
 800c076:	b292      	uxth	r2, r2
 800c078:	1a12      	subs	r2, r2, r0
 800c07a:	445a      	add	r2, fp
 800c07c:	f8de 0000 	ldr.w	r0, [lr]
 800c080:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c084:	b29b      	uxth	r3, r3
 800c086:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c08a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c08e:	b292      	uxth	r2, r2
 800c090:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c094:	45e1      	cmp	r9, ip
 800c096:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c09a:	f84e 2b04 	str.w	r2, [lr], #4
 800c09e:	d2de      	bcs.n	800c05e <quorem+0x42>
 800c0a0:	9b00      	ldr	r3, [sp, #0]
 800c0a2:	58eb      	ldr	r3, [r5, r3]
 800c0a4:	b92b      	cbnz	r3, 800c0b2 <quorem+0x96>
 800c0a6:	9b01      	ldr	r3, [sp, #4]
 800c0a8:	3b04      	subs	r3, #4
 800c0aa:	429d      	cmp	r5, r3
 800c0ac:	461a      	mov	r2, r3
 800c0ae:	d32f      	bcc.n	800c110 <quorem+0xf4>
 800c0b0:	613c      	str	r4, [r7, #16]
 800c0b2:	4638      	mov	r0, r7
 800c0b4:	f001 f824 	bl	800d100 <__mcmp>
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	db25      	blt.n	800c108 <quorem+0xec>
 800c0bc:	4629      	mov	r1, r5
 800c0be:	2000      	movs	r0, #0
 800c0c0:	f858 2b04 	ldr.w	r2, [r8], #4
 800c0c4:	f8d1 c000 	ldr.w	ip, [r1]
 800c0c8:	fa1f fe82 	uxth.w	lr, r2
 800c0cc:	fa1f f38c 	uxth.w	r3, ip
 800c0d0:	eba3 030e 	sub.w	r3, r3, lr
 800c0d4:	4403      	add	r3, r0
 800c0d6:	0c12      	lsrs	r2, r2, #16
 800c0d8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c0dc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0e6:	45c1      	cmp	r9, r8
 800c0e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c0ec:	f841 3b04 	str.w	r3, [r1], #4
 800c0f0:	d2e6      	bcs.n	800c0c0 <quorem+0xa4>
 800c0f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c0f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0fa:	b922      	cbnz	r2, 800c106 <quorem+0xea>
 800c0fc:	3b04      	subs	r3, #4
 800c0fe:	429d      	cmp	r5, r3
 800c100:	461a      	mov	r2, r3
 800c102:	d30b      	bcc.n	800c11c <quorem+0x100>
 800c104:	613c      	str	r4, [r7, #16]
 800c106:	3601      	adds	r6, #1
 800c108:	4630      	mov	r0, r6
 800c10a:	b003      	add	sp, #12
 800c10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c110:	6812      	ldr	r2, [r2, #0]
 800c112:	3b04      	subs	r3, #4
 800c114:	2a00      	cmp	r2, #0
 800c116:	d1cb      	bne.n	800c0b0 <quorem+0x94>
 800c118:	3c01      	subs	r4, #1
 800c11a:	e7c6      	b.n	800c0aa <quorem+0x8e>
 800c11c:	6812      	ldr	r2, [r2, #0]
 800c11e:	3b04      	subs	r3, #4
 800c120:	2a00      	cmp	r2, #0
 800c122:	d1ef      	bne.n	800c104 <quorem+0xe8>
 800c124:	3c01      	subs	r4, #1
 800c126:	e7ea      	b.n	800c0fe <quorem+0xe2>
 800c128:	2000      	movs	r0, #0
 800c12a:	e7ee      	b.n	800c10a <quorem+0xee>
 800c12c:	0000      	movs	r0, r0
	...

0800c130 <_dtoa_r>:
 800c130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c134:	4614      	mov	r4, r2
 800c136:	461d      	mov	r5, r3
 800c138:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800c13a:	b097      	sub	sp, #92	@ 0x5c
 800c13c:	4683      	mov	fp, r0
 800c13e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c142:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c144:	b149      	cbz	r1, 800c15a <_dtoa_r+0x2a>
 800c146:	2301      	movs	r3, #1
 800c148:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c14a:	4093      	lsls	r3, r2
 800c14c:	608b      	str	r3, [r1, #8]
 800c14e:	604a      	str	r2, [r1, #4]
 800c150:	f000 fdd1 	bl	800ccf6 <_Bfree>
 800c154:	2300      	movs	r3, #0
 800c156:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 800c15a:	1e2b      	subs	r3, r5, #0
 800c15c:	bfaf      	iteee	ge
 800c15e:	2300      	movge	r3, #0
 800c160:	2201      	movlt	r2, #1
 800c162:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c166:	9303      	strlt	r3, [sp, #12]
 800c168:	bfa8      	it	ge
 800c16a:	6033      	strge	r3, [r6, #0]
 800c16c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c170:	4b97      	ldr	r3, [pc, #604]	@ (800c3d0 <_dtoa_r+0x2a0>)
 800c172:	bfb8      	it	lt
 800c174:	6032      	strlt	r2, [r6, #0]
 800c176:	ea33 0308 	bics.w	r3, r3, r8
 800c17a:	d114      	bne.n	800c1a6 <_dtoa_r+0x76>
 800c17c:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c180:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c182:	6013      	str	r3, [r2, #0]
 800c184:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c188:	4323      	orrs	r3, r4
 800c18a:	f000 854d 	beq.w	800cc28 <_dtoa_r+0xaf8>
 800c18e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c190:	f8df a240 	ldr.w	sl, [pc, #576]	@ 800c3d4 <_dtoa_r+0x2a4>
 800c194:	b11b      	cbz	r3, 800c19e <_dtoa_r+0x6e>
 800c196:	f10a 0303 	add.w	r3, sl, #3
 800c19a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c19c:	6013      	str	r3, [r2, #0]
 800c19e:	4650      	mov	r0, sl
 800c1a0:	b017      	add	sp, #92	@ 0x5c
 800c1a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1aa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c1ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	f7f4 fbf7 	bl	80009a8 <__aeabi_dcmpeq>
 800c1ba:	4607      	mov	r7, r0
 800c1bc:	b150      	cbz	r0, 800c1d4 <_dtoa_r+0xa4>
 800c1be:	2301      	movs	r3, #1
 800c1c0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c1c2:	6013      	str	r3, [r2, #0]
 800c1c4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c1c6:	b113      	cbz	r3, 800c1ce <_dtoa_r+0x9e>
 800c1c8:	4b83      	ldr	r3, [pc, #524]	@ (800c3d8 <_dtoa_r+0x2a8>)
 800c1ca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c1cc:	6013      	str	r3, [r2, #0]
 800c1ce:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 800c3dc <_dtoa_r+0x2ac>
 800c1d2:	e7e4      	b.n	800c19e <_dtoa_r+0x6e>
 800c1d4:	ab14      	add	r3, sp, #80	@ 0x50
 800c1d6:	9301      	str	r3, [sp, #4]
 800c1d8:	ab15      	add	r3, sp, #84	@ 0x54
 800c1da:	9300      	str	r3, [sp, #0]
 800c1dc:	4658      	mov	r0, fp
 800c1de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c1e2:	f001 f83d 	bl	800d260 <__d2b>
 800c1e6:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c1ea:	4681      	mov	r9, r0
 800c1ec:	2e00      	cmp	r6, #0
 800c1ee:	d077      	beq.n	800c2e0 <_dtoa_r+0x1b0>
 800c1f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c1f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c1f6:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c1fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1fe:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c202:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c206:	9712      	str	r7, [sp, #72]	@ 0x48
 800c208:	4619      	mov	r1, r3
 800c20a:	2200      	movs	r2, #0
 800c20c:	4b74      	ldr	r3, [pc, #464]	@ (800c3e0 <_dtoa_r+0x2b0>)
 800c20e:	f7f3 ffab 	bl	8000168 <__aeabi_dsub>
 800c212:	a369      	add	r3, pc, #420	@ (adr r3, 800c3b8 <_dtoa_r+0x288>)
 800c214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c218:	f7f4 f95e 	bl	80004d8 <__aeabi_dmul>
 800c21c:	a368      	add	r3, pc, #416	@ (adr r3, 800c3c0 <_dtoa_r+0x290>)
 800c21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c222:	f7f3 ffa3 	bl	800016c <__adddf3>
 800c226:	4604      	mov	r4, r0
 800c228:	4630      	mov	r0, r6
 800c22a:	460d      	mov	r5, r1
 800c22c:	f7f4 f8ea 	bl	8000404 <__aeabi_i2d>
 800c230:	a365      	add	r3, pc, #404	@ (adr r3, 800c3c8 <_dtoa_r+0x298>)
 800c232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c236:	f7f4 f94f 	bl	80004d8 <__aeabi_dmul>
 800c23a:	4602      	mov	r2, r0
 800c23c:	460b      	mov	r3, r1
 800c23e:	4620      	mov	r0, r4
 800c240:	4629      	mov	r1, r5
 800c242:	f7f3 ff93 	bl	800016c <__adddf3>
 800c246:	4604      	mov	r4, r0
 800c248:	460d      	mov	r5, r1
 800c24a:	f7f4 fbf5 	bl	8000a38 <__aeabi_d2iz>
 800c24e:	2200      	movs	r2, #0
 800c250:	4607      	mov	r7, r0
 800c252:	2300      	movs	r3, #0
 800c254:	4620      	mov	r0, r4
 800c256:	4629      	mov	r1, r5
 800c258:	f7f4 fbb0 	bl	80009bc <__aeabi_dcmplt>
 800c25c:	b140      	cbz	r0, 800c270 <_dtoa_r+0x140>
 800c25e:	4638      	mov	r0, r7
 800c260:	f7f4 f8d0 	bl	8000404 <__aeabi_i2d>
 800c264:	4622      	mov	r2, r4
 800c266:	462b      	mov	r3, r5
 800c268:	f7f4 fb9e 	bl	80009a8 <__aeabi_dcmpeq>
 800c26c:	b900      	cbnz	r0, 800c270 <_dtoa_r+0x140>
 800c26e:	3f01      	subs	r7, #1
 800c270:	2f16      	cmp	r7, #22
 800c272:	d853      	bhi.n	800c31c <_dtoa_r+0x1ec>
 800c274:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c278:	4b5a      	ldr	r3, [pc, #360]	@ (800c3e4 <_dtoa_r+0x2b4>)
 800c27a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c282:	f7f4 fb9b 	bl	80009bc <__aeabi_dcmplt>
 800c286:	2800      	cmp	r0, #0
 800c288:	d04a      	beq.n	800c320 <_dtoa_r+0x1f0>
 800c28a:	2300      	movs	r3, #0
 800c28c:	3f01      	subs	r7, #1
 800c28e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c290:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c292:	1b9b      	subs	r3, r3, r6
 800c294:	1e5a      	subs	r2, r3, #1
 800c296:	bf46      	itte	mi
 800c298:	f1c3 0801 	rsbmi	r8, r3, #1
 800c29c:	2300      	movmi	r3, #0
 800c29e:	f04f 0800 	movpl.w	r8, #0
 800c2a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2a4:	bf48      	it	mi
 800c2a6:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800c2a8:	2f00      	cmp	r7, #0
 800c2aa:	db3b      	blt.n	800c324 <_dtoa_r+0x1f4>
 800c2ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ae:	970e      	str	r7, [sp, #56]	@ 0x38
 800c2b0:	443b      	add	r3, r7
 800c2b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c2ba:	2b09      	cmp	r3, #9
 800c2bc:	d867      	bhi.n	800c38e <_dtoa_r+0x25e>
 800c2be:	2b05      	cmp	r3, #5
 800c2c0:	bfc4      	itt	gt
 800c2c2:	3b04      	subgt	r3, #4
 800c2c4:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800c2c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c2c8:	bfc8      	it	gt
 800c2ca:	2400      	movgt	r4, #0
 800c2cc:	f1a3 0302 	sub.w	r3, r3, #2
 800c2d0:	bfd8      	it	le
 800c2d2:	2401      	movle	r4, #1
 800c2d4:	2b03      	cmp	r3, #3
 800c2d6:	d865      	bhi.n	800c3a4 <_dtoa_r+0x274>
 800c2d8:	e8df f003 	tbb	[pc, r3]
 800c2dc:	5736382b 	.word	0x5736382b
 800c2e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c2e4:	441e      	add	r6, r3
 800c2e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c2ea:	2b20      	cmp	r3, #32
 800c2ec:	bfc1      	itttt	gt
 800c2ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c2f2:	fa08 f803 	lslgt.w	r8, r8, r3
 800c2f6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c2fa:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c2fe:	bfd6      	itet	le
 800c300:	f1c3 0320 	rsble	r3, r3, #32
 800c304:	ea48 0003 	orrgt.w	r0, r8, r3
 800c308:	fa04 f003 	lslle.w	r0, r4, r3
 800c30c:	f7f4 f86a 	bl	80003e4 <__aeabi_ui2d>
 800c310:	2201      	movs	r2, #1
 800c312:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c316:	3e01      	subs	r6, #1
 800c318:	9212      	str	r2, [sp, #72]	@ 0x48
 800c31a:	e775      	b.n	800c208 <_dtoa_r+0xd8>
 800c31c:	2301      	movs	r3, #1
 800c31e:	e7b6      	b.n	800c28e <_dtoa_r+0x15e>
 800c320:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c322:	e7b5      	b.n	800c290 <_dtoa_r+0x160>
 800c324:	427b      	negs	r3, r7
 800c326:	930a      	str	r3, [sp, #40]	@ 0x28
 800c328:	2300      	movs	r3, #0
 800c32a:	eba8 0807 	sub.w	r8, r8, r7
 800c32e:	930e      	str	r3, [sp, #56]	@ 0x38
 800c330:	e7c2      	b.n	800c2b8 <_dtoa_r+0x188>
 800c332:	2300      	movs	r3, #0
 800c334:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c336:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c338:	2b00      	cmp	r3, #0
 800c33a:	dc36      	bgt.n	800c3aa <_dtoa_r+0x27a>
 800c33c:	2301      	movs	r3, #1
 800c33e:	461a      	mov	r2, r3
 800c340:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c344:	9221      	str	r2, [sp, #132]	@ 0x84
 800c346:	e00b      	b.n	800c360 <_dtoa_r+0x230>
 800c348:	2301      	movs	r3, #1
 800c34a:	e7f3      	b.n	800c334 <_dtoa_r+0x204>
 800c34c:	2300      	movs	r3, #0
 800c34e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c350:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c352:	18fb      	adds	r3, r7, r3
 800c354:	9308      	str	r3, [sp, #32]
 800c356:	3301      	adds	r3, #1
 800c358:	2b01      	cmp	r3, #1
 800c35a:	9307      	str	r3, [sp, #28]
 800c35c:	bfb8      	it	lt
 800c35e:	2301      	movlt	r3, #1
 800c360:	2100      	movs	r1, #0
 800c362:	2204      	movs	r2, #4
 800c364:	f102 0014 	add.w	r0, r2, #20
 800c368:	4298      	cmp	r0, r3
 800c36a:	d922      	bls.n	800c3b2 <_dtoa_r+0x282>
 800c36c:	4658      	mov	r0, fp
 800c36e:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 800c372:	f000 fc9b 	bl	800ccac <_Balloc>
 800c376:	4682      	mov	sl, r0
 800c378:	2800      	cmp	r0, #0
 800c37a:	d139      	bne.n	800c3f0 <_dtoa_r+0x2c0>
 800c37c:	4602      	mov	r2, r0
 800c37e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c382:	4b19      	ldr	r3, [pc, #100]	@ (800c3e8 <_dtoa_r+0x2b8>)
 800c384:	4819      	ldr	r0, [pc, #100]	@ (800c3ec <_dtoa_r+0x2bc>)
 800c386:	f001 fa11 	bl	800d7ac <__assert_func>
 800c38a:	2301      	movs	r3, #1
 800c38c:	e7df      	b.n	800c34e <_dtoa_r+0x21e>
 800c38e:	2401      	movs	r4, #1
 800c390:	2300      	movs	r3, #0
 800c392:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c394:	9320      	str	r3, [sp, #128]	@ 0x80
 800c396:	f04f 33ff 	mov.w	r3, #4294967295
 800c39a:	2200      	movs	r2, #0
 800c39c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c3a0:	2312      	movs	r3, #18
 800c3a2:	e7cf      	b.n	800c344 <_dtoa_r+0x214>
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c3a8:	e7f5      	b.n	800c396 <_dtoa_r+0x266>
 800c3aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3ac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c3b0:	e7d6      	b.n	800c360 <_dtoa_r+0x230>
 800c3b2:	3101      	adds	r1, #1
 800c3b4:	0052      	lsls	r2, r2, #1
 800c3b6:	e7d5      	b.n	800c364 <_dtoa_r+0x234>
 800c3b8:	636f4361 	.word	0x636f4361
 800c3bc:	3fd287a7 	.word	0x3fd287a7
 800c3c0:	8b60c8b3 	.word	0x8b60c8b3
 800c3c4:	3fc68a28 	.word	0x3fc68a28
 800c3c8:	509f79fb 	.word	0x509f79fb
 800c3cc:	3fd34413 	.word	0x3fd34413
 800c3d0:	7ff00000 	.word	0x7ff00000
 800c3d4:	0800e1e7 	.word	0x0800e1e7
 800c3d8:	0800e173 	.word	0x0800e173
 800c3dc:	0800e172 	.word	0x0800e172
 800c3e0:	3ff80000 	.word	0x3ff80000
 800c3e4:	0800e2e8 	.word	0x0800e2e8
 800c3e8:	0800e1eb 	.word	0x0800e1eb
 800c3ec:	0800e1fc 	.word	0x0800e1fc
 800c3f0:	9b07      	ldr	r3, [sp, #28]
 800c3f2:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 800c3f6:	2b0e      	cmp	r3, #14
 800c3f8:	f200 80a4 	bhi.w	800c544 <_dtoa_r+0x414>
 800c3fc:	2c00      	cmp	r4, #0
 800c3fe:	f000 80a1 	beq.w	800c544 <_dtoa_r+0x414>
 800c402:	2f00      	cmp	r7, #0
 800c404:	dd33      	ble.n	800c46e <_dtoa_r+0x33e>
 800c406:	4b86      	ldr	r3, [pc, #536]	@ (800c620 <_dtoa_r+0x4f0>)
 800c408:	f007 020f 	and.w	r2, r7, #15
 800c40c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c410:	05f8      	lsls	r0, r7, #23
 800c412:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c416:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c41a:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c41e:	d516      	bpl.n	800c44e <_dtoa_r+0x31e>
 800c420:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c424:	4b7f      	ldr	r3, [pc, #508]	@ (800c624 <_dtoa_r+0x4f4>)
 800c426:	2603      	movs	r6, #3
 800c428:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c42c:	f7f4 f97e 	bl	800072c <__aeabi_ddiv>
 800c430:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c434:	f004 040f 	and.w	r4, r4, #15
 800c438:	4d7a      	ldr	r5, [pc, #488]	@ (800c624 <_dtoa_r+0x4f4>)
 800c43a:	b954      	cbnz	r4, 800c452 <_dtoa_r+0x322>
 800c43c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c440:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c444:	f7f4 f972 	bl	800072c <__aeabi_ddiv>
 800c448:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c44c:	e028      	b.n	800c4a0 <_dtoa_r+0x370>
 800c44e:	2602      	movs	r6, #2
 800c450:	e7f2      	b.n	800c438 <_dtoa_r+0x308>
 800c452:	07e1      	lsls	r1, r4, #31
 800c454:	d508      	bpl.n	800c468 <_dtoa_r+0x338>
 800c456:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c45a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c45e:	f7f4 f83b 	bl	80004d8 <__aeabi_dmul>
 800c462:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c466:	3601      	adds	r6, #1
 800c468:	1064      	asrs	r4, r4, #1
 800c46a:	3508      	adds	r5, #8
 800c46c:	e7e5      	b.n	800c43a <_dtoa_r+0x30a>
 800c46e:	f000 80d2 	beq.w	800c616 <_dtoa_r+0x4e6>
 800c472:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c476:	427c      	negs	r4, r7
 800c478:	4b69      	ldr	r3, [pc, #420]	@ (800c620 <_dtoa_r+0x4f0>)
 800c47a:	f004 020f 	and.w	r2, r4, #15
 800c47e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c486:	f7f4 f827 	bl	80004d8 <__aeabi_dmul>
 800c48a:	2602      	movs	r6, #2
 800c48c:	2300      	movs	r3, #0
 800c48e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c492:	4d64      	ldr	r5, [pc, #400]	@ (800c624 <_dtoa_r+0x4f4>)
 800c494:	1124      	asrs	r4, r4, #4
 800c496:	2c00      	cmp	r4, #0
 800c498:	f040 80b2 	bne.w	800c600 <_dtoa_r+0x4d0>
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d1d3      	bne.n	800c448 <_dtoa_r+0x318>
 800c4a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c4a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	f000 80b7 	beq.w	800c61a <_dtoa_r+0x4ea>
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	4629      	mov	r1, r5
 800c4b2:	4b5d      	ldr	r3, [pc, #372]	@ (800c628 <_dtoa_r+0x4f8>)
 800c4b4:	f7f4 fa82 	bl	80009bc <__aeabi_dcmplt>
 800c4b8:	2800      	cmp	r0, #0
 800c4ba:	f000 80ae 	beq.w	800c61a <_dtoa_r+0x4ea>
 800c4be:	9b07      	ldr	r3, [sp, #28]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	f000 80aa 	beq.w	800c61a <_dtoa_r+0x4ea>
 800c4c6:	9b08      	ldr	r3, [sp, #32]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	dd37      	ble.n	800c53c <_dtoa_r+0x40c>
 800c4cc:	1e7b      	subs	r3, r7, #1
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	9304      	str	r3, [sp, #16]
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	4629      	mov	r1, r5
 800c4d6:	4b55      	ldr	r3, [pc, #340]	@ (800c62c <_dtoa_r+0x4fc>)
 800c4d8:	f7f3 fffe 	bl	80004d8 <__aeabi_dmul>
 800c4dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4e0:	9c08      	ldr	r4, [sp, #32]
 800c4e2:	3601      	adds	r6, #1
 800c4e4:	4630      	mov	r0, r6
 800c4e6:	f7f3 ff8d 	bl	8000404 <__aeabi_i2d>
 800c4ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c4ee:	f7f3 fff3 	bl	80004d8 <__aeabi_dmul>
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	4b4e      	ldr	r3, [pc, #312]	@ (800c630 <_dtoa_r+0x500>)
 800c4f6:	f7f3 fe39 	bl	800016c <__adddf3>
 800c4fa:	4605      	mov	r5, r0
 800c4fc:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c500:	2c00      	cmp	r4, #0
 800c502:	f040 8099 	bne.w	800c638 <_dtoa_r+0x508>
 800c506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c50a:	2200      	movs	r2, #0
 800c50c:	4b49      	ldr	r3, [pc, #292]	@ (800c634 <_dtoa_r+0x504>)
 800c50e:	f7f3 fe2b 	bl	8000168 <__aeabi_dsub>
 800c512:	4602      	mov	r2, r0
 800c514:	460b      	mov	r3, r1
 800c516:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c51a:	462a      	mov	r2, r5
 800c51c:	4633      	mov	r3, r6
 800c51e:	f7f4 fa6b 	bl	80009f8 <__aeabi_dcmpgt>
 800c522:	2800      	cmp	r0, #0
 800c524:	f040 828d 	bne.w	800ca42 <_dtoa_r+0x912>
 800c528:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c52c:	462a      	mov	r2, r5
 800c52e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c532:	f7f4 fa43 	bl	80009bc <__aeabi_dcmplt>
 800c536:	2800      	cmp	r0, #0
 800c538:	f040 8126 	bne.w	800c788 <_dtoa_r+0x658>
 800c53c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c540:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c544:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c546:	2b00      	cmp	r3, #0
 800c548:	f2c0 8162 	blt.w	800c810 <_dtoa_r+0x6e0>
 800c54c:	2f0e      	cmp	r7, #14
 800c54e:	f300 815f 	bgt.w	800c810 <_dtoa_r+0x6e0>
 800c552:	4b33      	ldr	r3, [pc, #204]	@ (800c620 <_dtoa_r+0x4f0>)
 800c554:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c558:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c55c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c560:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c562:	2b00      	cmp	r3, #0
 800c564:	da03      	bge.n	800c56e <_dtoa_r+0x43e>
 800c566:	9b07      	ldr	r3, [sp, #28]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	f340 80ff 	ble.w	800c76c <_dtoa_r+0x63c>
 800c56e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c572:	4656      	mov	r6, sl
 800c574:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c578:	4620      	mov	r0, r4
 800c57a:	4629      	mov	r1, r5
 800c57c:	f7f4 f8d6 	bl	800072c <__aeabi_ddiv>
 800c580:	f7f4 fa5a 	bl	8000a38 <__aeabi_d2iz>
 800c584:	4680      	mov	r8, r0
 800c586:	f7f3 ff3d 	bl	8000404 <__aeabi_i2d>
 800c58a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c58e:	f7f3 ffa3 	bl	80004d8 <__aeabi_dmul>
 800c592:	4602      	mov	r2, r0
 800c594:	460b      	mov	r3, r1
 800c596:	4620      	mov	r0, r4
 800c598:	4629      	mov	r1, r5
 800c59a:	f7f3 fde5 	bl	8000168 <__aeabi_dsub>
 800c59e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c5a2:	9d07      	ldr	r5, [sp, #28]
 800c5a4:	f806 4b01 	strb.w	r4, [r6], #1
 800c5a8:	eba6 040a 	sub.w	r4, r6, sl
 800c5ac:	42a5      	cmp	r5, r4
 800c5ae:	4602      	mov	r2, r0
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	f040 8115 	bne.w	800c7e0 <_dtoa_r+0x6b0>
 800c5b6:	f7f3 fdd9 	bl	800016c <__adddf3>
 800c5ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5be:	4604      	mov	r4, r0
 800c5c0:	460d      	mov	r5, r1
 800c5c2:	f7f4 fa19 	bl	80009f8 <__aeabi_dcmpgt>
 800c5c6:	2800      	cmp	r0, #0
 800c5c8:	f040 80f7 	bne.w	800c7ba <_dtoa_r+0x68a>
 800c5cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	4629      	mov	r1, r5
 800c5d4:	f7f4 f9e8 	bl	80009a8 <__aeabi_dcmpeq>
 800c5d8:	b118      	cbz	r0, 800c5e2 <_dtoa_r+0x4b2>
 800c5da:	f018 0f01 	tst.w	r8, #1
 800c5de:	f040 80ec 	bne.w	800c7ba <_dtoa_r+0x68a>
 800c5e2:	4649      	mov	r1, r9
 800c5e4:	4658      	mov	r0, fp
 800c5e6:	f000 fb86 	bl	800ccf6 <_Bfree>
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	7033      	strb	r3, [r6, #0]
 800c5ee:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c5f0:	3701      	adds	r7, #1
 800c5f2:	601f      	str	r7, [r3, #0]
 800c5f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	f43f add1 	beq.w	800c19e <_dtoa_r+0x6e>
 800c5fc:	601e      	str	r6, [r3, #0]
 800c5fe:	e5ce      	b.n	800c19e <_dtoa_r+0x6e>
 800c600:	07e2      	lsls	r2, r4, #31
 800c602:	d505      	bpl.n	800c610 <_dtoa_r+0x4e0>
 800c604:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c608:	f7f3 ff66 	bl	80004d8 <__aeabi_dmul>
 800c60c:	2301      	movs	r3, #1
 800c60e:	3601      	adds	r6, #1
 800c610:	1064      	asrs	r4, r4, #1
 800c612:	3508      	adds	r5, #8
 800c614:	e73f      	b.n	800c496 <_dtoa_r+0x366>
 800c616:	2602      	movs	r6, #2
 800c618:	e742      	b.n	800c4a0 <_dtoa_r+0x370>
 800c61a:	9c07      	ldr	r4, [sp, #28]
 800c61c:	9704      	str	r7, [sp, #16]
 800c61e:	e761      	b.n	800c4e4 <_dtoa_r+0x3b4>
 800c620:	0800e2e8 	.word	0x0800e2e8
 800c624:	0800e2c0 	.word	0x0800e2c0
 800c628:	3ff00000 	.word	0x3ff00000
 800c62c:	40240000 	.word	0x40240000
 800c630:	401c0000 	.word	0x401c0000
 800c634:	40140000 	.word	0x40140000
 800c638:	4b70      	ldr	r3, [pc, #448]	@ (800c7fc <_dtoa_r+0x6cc>)
 800c63a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c63c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c640:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c644:	4454      	add	r4, sl
 800c646:	2900      	cmp	r1, #0
 800c648:	d045      	beq.n	800c6d6 <_dtoa_r+0x5a6>
 800c64a:	2000      	movs	r0, #0
 800c64c:	496c      	ldr	r1, [pc, #432]	@ (800c800 <_dtoa_r+0x6d0>)
 800c64e:	f7f4 f86d 	bl	800072c <__aeabi_ddiv>
 800c652:	4633      	mov	r3, r6
 800c654:	462a      	mov	r2, r5
 800c656:	f7f3 fd87 	bl	8000168 <__aeabi_dsub>
 800c65a:	4656      	mov	r6, sl
 800c65c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c660:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c664:	f7f4 f9e8 	bl	8000a38 <__aeabi_d2iz>
 800c668:	4605      	mov	r5, r0
 800c66a:	f7f3 fecb 	bl	8000404 <__aeabi_i2d>
 800c66e:	4602      	mov	r2, r0
 800c670:	460b      	mov	r3, r1
 800c672:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c676:	f7f3 fd77 	bl	8000168 <__aeabi_dsub>
 800c67a:	4602      	mov	r2, r0
 800c67c:	460b      	mov	r3, r1
 800c67e:	3530      	adds	r5, #48	@ 0x30
 800c680:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c684:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c688:	f806 5b01 	strb.w	r5, [r6], #1
 800c68c:	f7f4 f996 	bl	80009bc <__aeabi_dcmplt>
 800c690:	2800      	cmp	r0, #0
 800c692:	d163      	bne.n	800c75c <_dtoa_r+0x62c>
 800c694:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c698:	2000      	movs	r0, #0
 800c69a:	495a      	ldr	r1, [pc, #360]	@ (800c804 <_dtoa_r+0x6d4>)
 800c69c:	f7f3 fd64 	bl	8000168 <__aeabi_dsub>
 800c6a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c6a4:	f7f4 f98a 	bl	80009bc <__aeabi_dcmplt>
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	f040 8087 	bne.w	800c7bc <_dtoa_r+0x68c>
 800c6ae:	42a6      	cmp	r6, r4
 800c6b0:	f43f af44 	beq.w	800c53c <_dtoa_r+0x40c>
 800c6b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	4b53      	ldr	r3, [pc, #332]	@ (800c808 <_dtoa_r+0x6d8>)
 800c6bc:	f7f3 ff0c 	bl	80004d8 <__aeabi_dmul>
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c6c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6ca:	4b4f      	ldr	r3, [pc, #316]	@ (800c808 <_dtoa_r+0x6d8>)
 800c6cc:	f7f3 ff04 	bl	80004d8 <__aeabi_dmul>
 800c6d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6d4:	e7c4      	b.n	800c660 <_dtoa_r+0x530>
 800c6d6:	4631      	mov	r1, r6
 800c6d8:	4628      	mov	r0, r5
 800c6da:	f7f3 fefd 	bl	80004d8 <__aeabi_dmul>
 800c6de:	4656      	mov	r6, sl
 800c6e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c6e4:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c6e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6ea:	f7f4 f9a5 	bl	8000a38 <__aeabi_d2iz>
 800c6ee:	4605      	mov	r5, r0
 800c6f0:	f7f3 fe88 	bl	8000404 <__aeabi_i2d>
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6fc:	f7f3 fd34 	bl	8000168 <__aeabi_dsub>
 800c700:	4602      	mov	r2, r0
 800c702:	460b      	mov	r3, r1
 800c704:	3530      	adds	r5, #48	@ 0x30
 800c706:	f806 5b01 	strb.w	r5, [r6], #1
 800c70a:	42a6      	cmp	r6, r4
 800c70c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c710:	f04f 0200 	mov.w	r2, #0
 800c714:	d124      	bne.n	800c760 <_dtoa_r+0x630>
 800c716:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c71a:	4b39      	ldr	r3, [pc, #228]	@ (800c800 <_dtoa_r+0x6d0>)
 800c71c:	f7f3 fd26 	bl	800016c <__adddf3>
 800c720:	4602      	mov	r2, r0
 800c722:	460b      	mov	r3, r1
 800c724:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c728:	f7f4 f966 	bl	80009f8 <__aeabi_dcmpgt>
 800c72c:	2800      	cmp	r0, #0
 800c72e:	d145      	bne.n	800c7bc <_dtoa_r+0x68c>
 800c730:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c734:	2000      	movs	r0, #0
 800c736:	4932      	ldr	r1, [pc, #200]	@ (800c800 <_dtoa_r+0x6d0>)
 800c738:	f7f3 fd16 	bl	8000168 <__aeabi_dsub>
 800c73c:	4602      	mov	r2, r0
 800c73e:	460b      	mov	r3, r1
 800c740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c744:	f7f4 f93a 	bl	80009bc <__aeabi_dcmplt>
 800c748:	2800      	cmp	r0, #0
 800c74a:	f43f aef7 	beq.w	800c53c <_dtoa_r+0x40c>
 800c74e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c750:	1e73      	subs	r3, r6, #1
 800c752:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c754:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c758:	2b30      	cmp	r3, #48	@ 0x30
 800c75a:	d0f8      	beq.n	800c74e <_dtoa_r+0x61e>
 800c75c:	9f04      	ldr	r7, [sp, #16]
 800c75e:	e740      	b.n	800c5e2 <_dtoa_r+0x4b2>
 800c760:	4b29      	ldr	r3, [pc, #164]	@ (800c808 <_dtoa_r+0x6d8>)
 800c762:	f7f3 feb9 	bl	80004d8 <__aeabi_dmul>
 800c766:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c76a:	e7bc      	b.n	800c6e6 <_dtoa_r+0x5b6>
 800c76c:	d10c      	bne.n	800c788 <_dtoa_r+0x658>
 800c76e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c772:	2200      	movs	r2, #0
 800c774:	4b25      	ldr	r3, [pc, #148]	@ (800c80c <_dtoa_r+0x6dc>)
 800c776:	f7f3 feaf 	bl	80004d8 <__aeabi_dmul>
 800c77a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c77e:	f7f4 f931 	bl	80009e4 <__aeabi_dcmpge>
 800c782:	2800      	cmp	r0, #0
 800c784:	f000 815b 	beq.w	800ca3e <_dtoa_r+0x90e>
 800c788:	2400      	movs	r4, #0
 800c78a:	4625      	mov	r5, r4
 800c78c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c78e:	4656      	mov	r6, sl
 800c790:	43db      	mvns	r3, r3
 800c792:	9304      	str	r3, [sp, #16]
 800c794:	2700      	movs	r7, #0
 800c796:	4621      	mov	r1, r4
 800c798:	4658      	mov	r0, fp
 800c79a:	f000 faac 	bl	800ccf6 <_Bfree>
 800c79e:	2d00      	cmp	r5, #0
 800c7a0:	d0dc      	beq.n	800c75c <_dtoa_r+0x62c>
 800c7a2:	b12f      	cbz	r7, 800c7b0 <_dtoa_r+0x680>
 800c7a4:	42af      	cmp	r7, r5
 800c7a6:	d003      	beq.n	800c7b0 <_dtoa_r+0x680>
 800c7a8:	4639      	mov	r1, r7
 800c7aa:	4658      	mov	r0, fp
 800c7ac:	f000 faa3 	bl	800ccf6 <_Bfree>
 800c7b0:	4629      	mov	r1, r5
 800c7b2:	4658      	mov	r0, fp
 800c7b4:	f000 fa9f 	bl	800ccf6 <_Bfree>
 800c7b8:	e7d0      	b.n	800c75c <_dtoa_r+0x62c>
 800c7ba:	9704      	str	r7, [sp, #16]
 800c7bc:	4633      	mov	r3, r6
 800c7be:	461e      	mov	r6, r3
 800c7c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7c4:	2a39      	cmp	r2, #57	@ 0x39
 800c7c6:	d107      	bne.n	800c7d8 <_dtoa_r+0x6a8>
 800c7c8:	459a      	cmp	sl, r3
 800c7ca:	d1f8      	bne.n	800c7be <_dtoa_r+0x68e>
 800c7cc:	9a04      	ldr	r2, [sp, #16]
 800c7ce:	3201      	adds	r2, #1
 800c7d0:	9204      	str	r2, [sp, #16]
 800c7d2:	2230      	movs	r2, #48	@ 0x30
 800c7d4:	f88a 2000 	strb.w	r2, [sl]
 800c7d8:	781a      	ldrb	r2, [r3, #0]
 800c7da:	3201      	adds	r2, #1
 800c7dc:	701a      	strb	r2, [r3, #0]
 800c7de:	e7bd      	b.n	800c75c <_dtoa_r+0x62c>
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	4b09      	ldr	r3, [pc, #36]	@ (800c808 <_dtoa_r+0x6d8>)
 800c7e4:	f7f3 fe78 	bl	80004d8 <__aeabi_dmul>
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	4604      	mov	r4, r0
 800c7ee:	460d      	mov	r5, r1
 800c7f0:	f7f4 f8da 	bl	80009a8 <__aeabi_dcmpeq>
 800c7f4:	2800      	cmp	r0, #0
 800c7f6:	f43f aebd 	beq.w	800c574 <_dtoa_r+0x444>
 800c7fa:	e6f2      	b.n	800c5e2 <_dtoa_r+0x4b2>
 800c7fc:	0800e2e8 	.word	0x0800e2e8
 800c800:	3fe00000 	.word	0x3fe00000
 800c804:	3ff00000 	.word	0x3ff00000
 800c808:	40240000 	.word	0x40240000
 800c80c:	40140000 	.word	0x40140000
 800c810:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c812:	2a00      	cmp	r2, #0
 800c814:	f000 80db 	beq.w	800c9ce <_dtoa_r+0x89e>
 800c818:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c81a:	2a01      	cmp	r2, #1
 800c81c:	f300 80bf 	bgt.w	800c99e <_dtoa_r+0x86e>
 800c820:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c822:	2a00      	cmp	r2, #0
 800c824:	f000 80b7 	beq.w	800c996 <_dtoa_r+0x866>
 800c828:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c82c:	4646      	mov	r6, r8
 800c82e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c830:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c832:	2101      	movs	r1, #1
 800c834:	441a      	add	r2, r3
 800c836:	4658      	mov	r0, fp
 800c838:	4498      	add	r8, r3
 800c83a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c83c:	f000 faf6 	bl	800ce2c <__i2b>
 800c840:	4605      	mov	r5, r0
 800c842:	b15e      	cbz	r6, 800c85c <_dtoa_r+0x72c>
 800c844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c846:	2b00      	cmp	r3, #0
 800c848:	dd08      	ble.n	800c85c <_dtoa_r+0x72c>
 800c84a:	42b3      	cmp	r3, r6
 800c84c:	bfa8      	it	ge
 800c84e:	4633      	movge	r3, r6
 800c850:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c852:	eba8 0803 	sub.w	r8, r8, r3
 800c856:	1af6      	subs	r6, r6, r3
 800c858:	1ad3      	subs	r3, r2, r3
 800c85a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c85c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c85e:	b1f3      	cbz	r3, 800c89e <_dtoa_r+0x76e>
 800c860:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c862:	2b00      	cmp	r3, #0
 800c864:	f000 80b7 	beq.w	800c9d6 <_dtoa_r+0x8a6>
 800c868:	b18c      	cbz	r4, 800c88e <_dtoa_r+0x75e>
 800c86a:	4629      	mov	r1, r5
 800c86c:	4622      	mov	r2, r4
 800c86e:	4658      	mov	r0, fp
 800c870:	f000 fb9a 	bl	800cfa8 <__pow5mult>
 800c874:	464a      	mov	r2, r9
 800c876:	4601      	mov	r1, r0
 800c878:	4605      	mov	r5, r0
 800c87a:	4658      	mov	r0, fp
 800c87c:	f000 faec 	bl	800ce58 <__multiply>
 800c880:	4649      	mov	r1, r9
 800c882:	9004      	str	r0, [sp, #16]
 800c884:	4658      	mov	r0, fp
 800c886:	f000 fa36 	bl	800ccf6 <_Bfree>
 800c88a:	9b04      	ldr	r3, [sp, #16]
 800c88c:	4699      	mov	r9, r3
 800c88e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c890:	1b1a      	subs	r2, r3, r4
 800c892:	d004      	beq.n	800c89e <_dtoa_r+0x76e>
 800c894:	4649      	mov	r1, r9
 800c896:	4658      	mov	r0, fp
 800c898:	f000 fb86 	bl	800cfa8 <__pow5mult>
 800c89c:	4681      	mov	r9, r0
 800c89e:	2101      	movs	r1, #1
 800c8a0:	4658      	mov	r0, fp
 800c8a2:	f000 fac3 	bl	800ce2c <__i2b>
 800c8a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8a8:	4604      	mov	r4, r0
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	f000 81c6 	beq.w	800cc3c <_dtoa_r+0xb0c>
 800c8b0:	461a      	mov	r2, r3
 800c8b2:	4601      	mov	r1, r0
 800c8b4:	4658      	mov	r0, fp
 800c8b6:	f000 fb77 	bl	800cfa8 <__pow5mult>
 800c8ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c8bc:	4604      	mov	r4, r0
 800c8be:	2b01      	cmp	r3, #1
 800c8c0:	f300 808f 	bgt.w	800c9e2 <_dtoa_r+0x8b2>
 800c8c4:	9b02      	ldr	r3, [sp, #8]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	f040 8087 	bne.w	800c9da <_dtoa_r+0x8aa>
 800c8cc:	9b03      	ldr	r3, [sp, #12]
 800c8ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f040 8083 	bne.w	800c9de <_dtoa_r+0x8ae>
 800c8d8:	9b03      	ldr	r3, [sp, #12]
 800c8da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c8de:	0d1b      	lsrs	r3, r3, #20
 800c8e0:	051b      	lsls	r3, r3, #20
 800c8e2:	b12b      	cbz	r3, 800c8f0 <_dtoa_r+0x7c0>
 800c8e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8e6:	f108 0801 	add.w	r8, r8, #1
 800c8ea:	3301      	adds	r3, #1
 800c8ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c8f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	f000 81a7 	beq.w	800cc48 <_dtoa_r+0xb18>
 800c8fa:	6923      	ldr	r3, [r4, #16]
 800c8fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c900:	6918      	ldr	r0, [r3, #16]
 800c902:	f000 fa47 	bl	800cd94 <__hi0bits>
 800c906:	f1c0 0020 	rsb	r0, r0, #32
 800c90a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c90c:	4418      	add	r0, r3
 800c90e:	f010 001f 	ands.w	r0, r0, #31
 800c912:	d071      	beq.n	800c9f8 <_dtoa_r+0x8c8>
 800c914:	f1c0 0320 	rsb	r3, r0, #32
 800c918:	2b04      	cmp	r3, #4
 800c91a:	dd65      	ble.n	800c9e8 <_dtoa_r+0x8b8>
 800c91c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c91e:	f1c0 001c 	rsb	r0, r0, #28
 800c922:	4403      	add	r3, r0
 800c924:	4480      	add	r8, r0
 800c926:	4406      	add	r6, r0
 800c928:	9309      	str	r3, [sp, #36]	@ 0x24
 800c92a:	f1b8 0f00 	cmp.w	r8, #0
 800c92e:	dd05      	ble.n	800c93c <_dtoa_r+0x80c>
 800c930:	4649      	mov	r1, r9
 800c932:	4642      	mov	r2, r8
 800c934:	4658      	mov	r0, fp
 800c936:	f000 fb77 	bl	800d028 <__lshift>
 800c93a:	4681      	mov	r9, r0
 800c93c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c93e:	2b00      	cmp	r3, #0
 800c940:	dd05      	ble.n	800c94e <_dtoa_r+0x81e>
 800c942:	4621      	mov	r1, r4
 800c944:	461a      	mov	r2, r3
 800c946:	4658      	mov	r0, fp
 800c948:	f000 fb6e 	bl	800d028 <__lshift>
 800c94c:	4604      	mov	r4, r0
 800c94e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c950:	2b00      	cmp	r3, #0
 800c952:	d053      	beq.n	800c9fc <_dtoa_r+0x8cc>
 800c954:	4621      	mov	r1, r4
 800c956:	4648      	mov	r0, r9
 800c958:	f000 fbd2 	bl	800d100 <__mcmp>
 800c95c:	2800      	cmp	r0, #0
 800c95e:	da4d      	bge.n	800c9fc <_dtoa_r+0x8cc>
 800c960:	1e7b      	subs	r3, r7, #1
 800c962:	4649      	mov	r1, r9
 800c964:	9304      	str	r3, [sp, #16]
 800c966:	220a      	movs	r2, #10
 800c968:	2300      	movs	r3, #0
 800c96a:	4658      	mov	r0, fp
 800c96c:	f000 f9cc 	bl	800cd08 <__multadd>
 800c970:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c972:	4681      	mov	r9, r0
 800c974:	2b00      	cmp	r3, #0
 800c976:	f000 8169 	beq.w	800cc4c <_dtoa_r+0xb1c>
 800c97a:	2300      	movs	r3, #0
 800c97c:	4629      	mov	r1, r5
 800c97e:	220a      	movs	r2, #10
 800c980:	4658      	mov	r0, fp
 800c982:	f000 f9c1 	bl	800cd08 <__multadd>
 800c986:	9b08      	ldr	r3, [sp, #32]
 800c988:	4605      	mov	r5, r0
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	dc61      	bgt.n	800ca52 <_dtoa_r+0x922>
 800c98e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c990:	2b02      	cmp	r3, #2
 800c992:	dc3b      	bgt.n	800ca0c <_dtoa_r+0x8dc>
 800c994:	e05d      	b.n	800ca52 <_dtoa_r+0x922>
 800c996:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c998:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c99c:	e746      	b.n	800c82c <_dtoa_r+0x6fc>
 800c99e:	9b07      	ldr	r3, [sp, #28]
 800c9a0:	1e5c      	subs	r4, r3, #1
 800c9a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9a4:	42a3      	cmp	r3, r4
 800c9a6:	bfbf      	itttt	lt
 800c9a8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c9aa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800c9ac:	1ae3      	sublt	r3, r4, r3
 800c9ae:	18d2      	addlt	r2, r2, r3
 800c9b0:	bfa8      	it	ge
 800c9b2:	1b1c      	subge	r4, r3, r4
 800c9b4:	9b07      	ldr	r3, [sp, #28]
 800c9b6:	bfbe      	ittt	lt
 800c9b8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c9ba:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800c9bc:	2400      	movlt	r4, #0
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	bfb5      	itete	lt
 800c9c2:	eba8 0603 	sublt.w	r6, r8, r3
 800c9c6:	4646      	movge	r6, r8
 800c9c8:	2300      	movlt	r3, #0
 800c9ca:	9b07      	ldrge	r3, [sp, #28]
 800c9cc:	e730      	b.n	800c830 <_dtoa_r+0x700>
 800c9ce:	4646      	mov	r6, r8
 800c9d0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c9d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c9d4:	e735      	b.n	800c842 <_dtoa_r+0x712>
 800c9d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c9d8:	e75c      	b.n	800c894 <_dtoa_r+0x764>
 800c9da:	2300      	movs	r3, #0
 800c9dc:	e788      	b.n	800c8f0 <_dtoa_r+0x7c0>
 800c9de:	9b02      	ldr	r3, [sp, #8]
 800c9e0:	e786      	b.n	800c8f0 <_dtoa_r+0x7c0>
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9e6:	e788      	b.n	800c8fa <_dtoa_r+0x7ca>
 800c9e8:	d09f      	beq.n	800c92a <_dtoa_r+0x7fa>
 800c9ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9ec:	331c      	adds	r3, #28
 800c9ee:	441a      	add	r2, r3
 800c9f0:	4498      	add	r8, r3
 800c9f2:	441e      	add	r6, r3
 800c9f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9f6:	e798      	b.n	800c92a <_dtoa_r+0x7fa>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	e7f6      	b.n	800c9ea <_dtoa_r+0x8ba>
 800c9fc:	9b07      	ldr	r3, [sp, #28]
 800c9fe:	9704      	str	r7, [sp, #16]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	dc20      	bgt.n	800ca46 <_dtoa_r+0x916>
 800ca04:	9308      	str	r3, [sp, #32]
 800ca06:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ca08:	2b02      	cmp	r3, #2
 800ca0a:	dd1e      	ble.n	800ca4a <_dtoa_r+0x91a>
 800ca0c:	9b08      	ldr	r3, [sp, #32]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	f47f aebc 	bne.w	800c78c <_dtoa_r+0x65c>
 800ca14:	4621      	mov	r1, r4
 800ca16:	2205      	movs	r2, #5
 800ca18:	4658      	mov	r0, fp
 800ca1a:	f000 f975 	bl	800cd08 <__multadd>
 800ca1e:	4601      	mov	r1, r0
 800ca20:	4604      	mov	r4, r0
 800ca22:	4648      	mov	r0, r9
 800ca24:	f000 fb6c 	bl	800d100 <__mcmp>
 800ca28:	2800      	cmp	r0, #0
 800ca2a:	f77f aeaf 	ble.w	800c78c <_dtoa_r+0x65c>
 800ca2e:	2331      	movs	r3, #49	@ 0x31
 800ca30:	4656      	mov	r6, sl
 800ca32:	f806 3b01 	strb.w	r3, [r6], #1
 800ca36:	9b04      	ldr	r3, [sp, #16]
 800ca38:	3301      	adds	r3, #1
 800ca3a:	9304      	str	r3, [sp, #16]
 800ca3c:	e6aa      	b.n	800c794 <_dtoa_r+0x664>
 800ca3e:	9c07      	ldr	r4, [sp, #28]
 800ca40:	9704      	str	r7, [sp, #16]
 800ca42:	4625      	mov	r5, r4
 800ca44:	e7f3      	b.n	800ca2e <_dtoa_r+0x8fe>
 800ca46:	9b07      	ldr	r3, [sp, #28]
 800ca48:	9308      	str	r3, [sp, #32]
 800ca4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	f000 8101 	beq.w	800cc54 <_dtoa_r+0xb24>
 800ca52:	2e00      	cmp	r6, #0
 800ca54:	dd05      	ble.n	800ca62 <_dtoa_r+0x932>
 800ca56:	4629      	mov	r1, r5
 800ca58:	4632      	mov	r2, r6
 800ca5a:	4658      	mov	r0, fp
 800ca5c:	f000 fae4 	bl	800d028 <__lshift>
 800ca60:	4605      	mov	r5, r0
 800ca62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d059      	beq.n	800cb1c <_dtoa_r+0x9ec>
 800ca68:	4658      	mov	r0, fp
 800ca6a:	6869      	ldr	r1, [r5, #4]
 800ca6c:	f000 f91e 	bl	800ccac <_Balloc>
 800ca70:	4606      	mov	r6, r0
 800ca72:	b920      	cbnz	r0, 800ca7e <_dtoa_r+0x94e>
 800ca74:	4602      	mov	r2, r0
 800ca76:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ca7a:	4b81      	ldr	r3, [pc, #516]	@ (800cc80 <_dtoa_r+0xb50>)
 800ca7c:	e482      	b.n	800c384 <_dtoa_r+0x254>
 800ca7e:	692a      	ldr	r2, [r5, #16]
 800ca80:	f105 010c 	add.w	r1, r5, #12
 800ca84:	3202      	adds	r2, #2
 800ca86:	0092      	lsls	r2, r2, #2
 800ca88:	300c      	adds	r0, #12
 800ca8a:	f7ff fa45 	bl	800bf18 <memcpy>
 800ca8e:	2201      	movs	r2, #1
 800ca90:	4631      	mov	r1, r6
 800ca92:	4658      	mov	r0, fp
 800ca94:	f000 fac8 	bl	800d028 <__lshift>
 800ca98:	462f      	mov	r7, r5
 800ca9a:	4605      	mov	r5, r0
 800ca9c:	f10a 0301 	add.w	r3, sl, #1
 800caa0:	9307      	str	r3, [sp, #28]
 800caa2:	9b08      	ldr	r3, [sp, #32]
 800caa4:	4453      	add	r3, sl
 800caa6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800caa8:	9b02      	ldr	r3, [sp, #8]
 800caaa:	f003 0301 	and.w	r3, r3, #1
 800caae:	930a      	str	r3, [sp, #40]	@ 0x28
 800cab0:	9b07      	ldr	r3, [sp, #28]
 800cab2:	4621      	mov	r1, r4
 800cab4:	3b01      	subs	r3, #1
 800cab6:	4648      	mov	r0, r9
 800cab8:	9302      	str	r3, [sp, #8]
 800caba:	f7ff faaf 	bl	800c01c <quorem>
 800cabe:	4639      	mov	r1, r7
 800cac0:	9008      	str	r0, [sp, #32]
 800cac2:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800cac6:	4648      	mov	r0, r9
 800cac8:	f000 fb1a 	bl	800d100 <__mcmp>
 800cacc:	462a      	mov	r2, r5
 800cace:	9009      	str	r0, [sp, #36]	@ 0x24
 800cad0:	4621      	mov	r1, r4
 800cad2:	4658      	mov	r0, fp
 800cad4:	f000 fb30 	bl	800d138 <__mdiff>
 800cad8:	68c2      	ldr	r2, [r0, #12]
 800cada:	4606      	mov	r6, r0
 800cadc:	bb02      	cbnz	r2, 800cb20 <_dtoa_r+0x9f0>
 800cade:	4601      	mov	r1, r0
 800cae0:	4648      	mov	r0, r9
 800cae2:	f000 fb0d 	bl	800d100 <__mcmp>
 800cae6:	4602      	mov	r2, r0
 800cae8:	4631      	mov	r1, r6
 800caea:	4658      	mov	r0, fp
 800caec:	920c      	str	r2, [sp, #48]	@ 0x30
 800caee:	f000 f902 	bl	800ccf6 <_Bfree>
 800caf2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800caf4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800caf6:	9e07      	ldr	r6, [sp, #28]
 800caf8:	ea43 0102 	orr.w	r1, r3, r2
 800cafc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cafe:	4319      	orrs	r1, r3
 800cb00:	d110      	bne.n	800cb24 <_dtoa_r+0x9f4>
 800cb02:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cb06:	d029      	beq.n	800cb5c <_dtoa_r+0xa2c>
 800cb08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	dd02      	ble.n	800cb14 <_dtoa_r+0x9e4>
 800cb0e:	9b08      	ldr	r3, [sp, #32]
 800cb10:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800cb14:	9b02      	ldr	r3, [sp, #8]
 800cb16:	f883 8000 	strb.w	r8, [r3]
 800cb1a:	e63c      	b.n	800c796 <_dtoa_r+0x666>
 800cb1c:	4628      	mov	r0, r5
 800cb1e:	e7bb      	b.n	800ca98 <_dtoa_r+0x968>
 800cb20:	2201      	movs	r2, #1
 800cb22:	e7e1      	b.n	800cae8 <_dtoa_r+0x9b8>
 800cb24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	db04      	blt.n	800cb34 <_dtoa_r+0xa04>
 800cb2a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800cb2c:	430b      	orrs	r3, r1
 800cb2e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cb30:	430b      	orrs	r3, r1
 800cb32:	d120      	bne.n	800cb76 <_dtoa_r+0xa46>
 800cb34:	2a00      	cmp	r2, #0
 800cb36:	dded      	ble.n	800cb14 <_dtoa_r+0x9e4>
 800cb38:	4649      	mov	r1, r9
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	4658      	mov	r0, fp
 800cb3e:	f000 fa73 	bl	800d028 <__lshift>
 800cb42:	4621      	mov	r1, r4
 800cb44:	4681      	mov	r9, r0
 800cb46:	f000 fadb 	bl	800d100 <__mcmp>
 800cb4a:	2800      	cmp	r0, #0
 800cb4c:	dc03      	bgt.n	800cb56 <_dtoa_r+0xa26>
 800cb4e:	d1e1      	bne.n	800cb14 <_dtoa_r+0x9e4>
 800cb50:	f018 0f01 	tst.w	r8, #1
 800cb54:	d0de      	beq.n	800cb14 <_dtoa_r+0x9e4>
 800cb56:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cb5a:	d1d8      	bne.n	800cb0e <_dtoa_r+0x9de>
 800cb5c:	2339      	movs	r3, #57	@ 0x39
 800cb5e:	9a02      	ldr	r2, [sp, #8]
 800cb60:	7013      	strb	r3, [r2, #0]
 800cb62:	4633      	mov	r3, r6
 800cb64:	461e      	mov	r6, r3
 800cb66:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cb6a:	3b01      	subs	r3, #1
 800cb6c:	2a39      	cmp	r2, #57	@ 0x39
 800cb6e:	d052      	beq.n	800cc16 <_dtoa_r+0xae6>
 800cb70:	3201      	adds	r2, #1
 800cb72:	701a      	strb	r2, [r3, #0]
 800cb74:	e60f      	b.n	800c796 <_dtoa_r+0x666>
 800cb76:	2a00      	cmp	r2, #0
 800cb78:	dd07      	ble.n	800cb8a <_dtoa_r+0xa5a>
 800cb7a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cb7e:	d0ed      	beq.n	800cb5c <_dtoa_r+0xa2c>
 800cb80:	9a02      	ldr	r2, [sp, #8]
 800cb82:	f108 0301 	add.w	r3, r8, #1
 800cb86:	7013      	strb	r3, [r2, #0]
 800cb88:	e605      	b.n	800c796 <_dtoa_r+0x666>
 800cb8a:	9b07      	ldr	r3, [sp, #28]
 800cb8c:	9a07      	ldr	r2, [sp, #28]
 800cb8e:	f803 8c01 	strb.w	r8, [r3, #-1]
 800cb92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb94:	4293      	cmp	r3, r2
 800cb96:	d028      	beq.n	800cbea <_dtoa_r+0xaba>
 800cb98:	4649      	mov	r1, r9
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	220a      	movs	r2, #10
 800cb9e:	4658      	mov	r0, fp
 800cba0:	f000 f8b2 	bl	800cd08 <__multadd>
 800cba4:	42af      	cmp	r7, r5
 800cba6:	4681      	mov	r9, r0
 800cba8:	f04f 0300 	mov.w	r3, #0
 800cbac:	f04f 020a 	mov.w	r2, #10
 800cbb0:	4639      	mov	r1, r7
 800cbb2:	4658      	mov	r0, fp
 800cbb4:	d107      	bne.n	800cbc6 <_dtoa_r+0xa96>
 800cbb6:	f000 f8a7 	bl	800cd08 <__multadd>
 800cbba:	4607      	mov	r7, r0
 800cbbc:	4605      	mov	r5, r0
 800cbbe:	9b07      	ldr	r3, [sp, #28]
 800cbc0:	3301      	adds	r3, #1
 800cbc2:	9307      	str	r3, [sp, #28]
 800cbc4:	e774      	b.n	800cab0 <_dtoa_r+0x980>
 800cbc6:	f000 f89f 	bl	800cd08 <__multadd>
 800cbca:	4629      	mov	r1, r5
 800cbcc:	4607      	mov	r7, r0
 800cbce:	2300      	movs	r3, #0
 800cbd0:	220a      	movs	r2, #10
 800cbd2:	4658      	mov	r0, fp
 800cbd4:	f000 f898 	bl	800cd08 <__multadd>
 800cbd8:	4605      	mov	r5, r0
 800cbda:	e7f0      	b.n	800cbbe <_dtoa_r+0xa8e>
 800cbdc:	9b08      	ldr	r3, [sp, #32]
 800cbde:	2700      	movs	r7, #0
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	bfcc      	ite	gt
 800cbe4:	461e      	movgt	r6, r3
 800cbe6:	2601      	movle	r6, #1
 800cbe8:	4456      	add	r6, sl
 800cbea:	4649      	mov	r1, r9
 800cbec:	2201      	movs	r2, #1
 800cbee:	4658      	mov	r0, fp
 800cbf0:	f000 fa1a 	bl	800d028 <__lshift>
 800cbf4:	4621      	mov	r1, r4
 800cbf6:	4681      	mov	r9, r0
 800cbf8:	f000 fa82 	bl	800d100 <__mcmp>
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	dcb0      	bgt.n	800cb62 <_dtoa_r+0xa32>
 800cc00:	d102      	bne.n	800cc08 <_dtoa_r+0xad8>
 800cc02:	f018 0f01 	tst.w	r8, #1
 800cc06:	d1ac      	bne.n	800cb62 <_dtoa_r+0xa32>
 800cc08:	4633      	mov	r3, r6
 800cc0a:	461e      	mov	r6, r3
 800cc0c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc10:	2a30      	cmp	r2, #48	@ 0x30
 800cc12:	d0fa      	beq.n	800cc0a <_dtoa_r+0xada>
 800cc14:	e5bf      	b.n	800c796 <_dtoa_r+0x666>
 800cc16:	459a      	cmp	sl, r3
 800cc18:	d1a4      	bne.n	800cb64 <_dtoa_r+0xa34>
 800cc1a:	9b04      	ldr	r3, [sp, #16]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	9304      	str	r3, [sp, #16]
 800cc20:	2331      	movs	r3, #49	@ 0x31
 800cc22:	f88a 3000 	strb.w	r3, [sl]
 800cc26:	e5b6      	b.n	800c796 <_dtoa_r+0x666>
 800cc28:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cc2a:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cc84 <_dtoa_r+0xb54>
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	f43f aab5 	beq.w	800c19e <_dtoa_r+0x6e>
 800cc34:	f10a 0308 	add.w	r3, sl, #8
 800cc38:	f7ff baaf 	b.w	800c19a <_dtoa_r+0x6a>
 800cc3c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cc3e:	2b01      	cmp	r3, #1
 800cc40:	f77f ae40 	ble.w	800c8c4 <_dtoa_r+0x794>
 800cc44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc46:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc48:	2001      	movs	r0, #1
 800cc4a:	e65e      	b.n	800c90a <_dtoa_r+0x7da>
 800cc4c:	9b08      	ldr	r3, [sp, #32]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	f77f aed9 	ble.w	800ca06 <_dtoa_r+0x8d6>
 800cc54:	4656      	mov	r6, sl
 800cc56:	4621      	mov	r1, r4
 800cc58:	4648      	mov	r0, r9
 800cc5a:	f7ff f9df 	bl	800c01c <quorem>
 800cc5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800cc62:	9b08      	ldr	r3, [sp, #32]
 800cc64:	f806 8b01 	strb.w	r8, [r6], #1
 800cc68:	eba6 020a 	sub.w	r2, r6, sl
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	ddb5      	ble.n	800cbdc <_dtoa_r+0xaac>
 800cc70:	4649      	mov	r1, r9
 800cc72:	2300      	movs	r3, #0
 800cc74:	220a      	movs	r2, #10
 800cc76:	4658      	mov	r0, fp
 800cc78:	f000 f846 	bl	800cd08 <__multadd>
 800cc7c:	4681      	mov	r9, r0
 800cc7e:	e7ea      	b.n	800cc56 <_dtoa_r+0xb26>
 800cc80:	0800e1eb 	.word	0x0800e1eb
 800cc84:	0800e1de 	.word	0x0800e1de

0800cc88 <__ascii_mbtowc>:
 800cc88:	b082      	sub	sp, #8
 800cc8a:	b901      	cbnz	r1, 800cc8e <__ascii_mbtowc+0x6>
 800cc8c:	a901      	add	r1, sp, #4
 800cc8e:	b142      	cbz	r2, 800cca2 <__ascii_mbtowc+0x1a>
 800cc90:	b14b      	cbz	r3, 800cca6 <__ascii_mbtowc+0x1e>
 800cc92:	7813      	ldrb	r3, [r2, #0]
 800cc94:	600b      	str	r3, [r1, #0]
 800cc96:	7812      	ldrb	r2, [r2, #0]
 800cc98:	1e10      	subs	r0, r2, #0
 800cc9a:	bf18      	it	ne
 800cc9c:	2001      	movne	r0, #1
 800cc9e:	b002      	add	sp, #8
 800cca0:	4770      	bx	lr
 800cca2:	4610      	mov	r0, r2
 800cca4:	e7fb      	b.n	800cc9e <__ascii_mbtowc+0x16>
 800cca6:	f06f 0001 	mvn.w	r0, #1
 800ccaa:	e7f8      	b.n	800cc9e <__ascii_mbtowc+0x16>

0800ccac <_Balloc>:
 800ccac:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800ccae:	b570      	push	{r4, r5, r6, lr}
 800ccb0:	4605      	mov	r5, r0
 800ccb2:	460c      	mov	r4, r1
 800ccb4:	b17b      	cbz	r3, 800ccd6 <_Balloc+0x2a>
 800ccb6:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800ccb8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800ccbc:	b9a0      	cbnz	r0, 800cce8 <_Balloc+0x3c>
 800ccbe:	2101      	movs	r1, #1
 800ccc0:	fa01 f604 	lsl.w	r6, r1, r4
 800ccc4:	1d72      	adds	r2, r6, #5
 800ccc6:	4628      	mov	r0, r5
 800ccc8:	0092      	lsls	r2, r2, #2
 800ccca:	f000 fd8d 	bl	800d7e8 <_calloc_r>
 800ccce:	b148      	cbz	r0, 800cce4 <_Balloc+0x38>
 800ccd0:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800ccd4:	e00b      	b.n	800ccee <_Balloc+0x42>
 800ccd6:	2221      	movs	r2, #33	@ 0x21
 800ccd8:	2104      	movs	r1, #4
 800ccda:	f000 fd85 	bl	800d7e8 <_calloc_r>
 800ccde:	6468      	str	r0, [r5, #68]	@ 0x44
 800cce0:	2800      	cmp	r0, #0
 800cce2:	d1e8      	bne.n	800ccb6 <_Balloc+0xa>
 800cce4:	2000      	movs	r0, #0
 800cce6:	bd70      	pop	{r4, r5, r6, pc}
 800cce8:	6802      	ldr	r2, [r0, #0]
 800ccea:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800ccee:	2300      	movs	r3, #0
 800ccf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ccf4:	e7f7      	b.n	800cce6 <_Balloc+0x3a>

0800ccf6 <_Bfree>:
 800ccf6:	b131      	cbz	r1, 800cd06 <_Bfree+0x10>
 800ccf8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800ccfa:	684a      	ldr	r2, [r1, #4]
 800ccfc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cd00:	6008      	str	r0, [r1, #0]
 800cd02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800cd06:	4770      	bx	lr

0800cd08 <__multadd>:
 800cd08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd0c:	4607      	mov	r7, r0
 800cd0e:	460c      	mov	r4, r1
 800cd10:	461e      	mov	r6, r3
 800cd12:	2000      	movs	r0, #0
 800cd14:	690d      	ldr	r5, [r1, #16]
 800cd16:	f101 0c14 	add.w	ip, r1, #20
 800cd1a:	f8dc 3000 	ldr.w	r3, [ip]
 800cd1e:	3001      	adds	r0, #1
 800cd20:	b299      	uxth	r1, r3
 800cd22:	fb02 6101 	mla	r1, r2, r1, r6
 800cd26:	0c1e      	lsrs	r6, r3, #16
 800cd28:	0c0b      	lsrs	r3, r1, #16
 800cd2a:	fb02 3306 	mla	r3, r2, r6, r3
 800cd2e:	b289      	uxth	r1, r1
 800cd30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cd34:	4285      	cmp	r5, r0
 800cd36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cd3a:	f84c 1b04 	str.w	r1, [ip], #4
 800cd3e:	dcec      	bgt.n	800cd1a <__multadd+0x12>
 800cd40:	b30e      	cbz	r6, 800cd86 <__multadd+0x7e>
 800cd42:	68a3      	ldr	r3, [r4, #8]
 800cd44:	42ab      	cmp	r3, r5
 800cd46:	dc19      	bgt.n	800cd7c <__multadd+0x74>
 800cd48:	6861      	ldr	r1, [r4, #4]
 800cd4a:	4638      	mov	r0, r7
 800cd4c:	3101      	adds	r1, #1
 800cd4e:	f7ff ffad 	bl	800ccac <_Balloc>
 800cd52:	4680      	mov	r8, r0
 800cd54:	b928      	cbnz	r0, 800cd62 <__multadd+0x5a>
 800cd56:	4602      	mov	r2, r0
 800cd58:	21ba      	movs	r1, #186	@ 0xba
 800cd5a:	4b0c      	ldr	r3, [pc, #48]	@ (800cd8c <__multadd+0x84>)
 800cd5c:	480c      	ldr	r0, [pc, #48]	@ (800cd90 <__multadd+0x88>)
 800cd5e:	f000 fd25 	bl	800d7ac <__assert_func>
 800cd62:	6922      	ldr	r2, [r4, #16]
 800cd64:	f104 010c 	add.w	r1, r4, #12
 800cd68:	3202      	adds	r2, #2
 800cd6a:	0092      	lsls	r2, r2, #2
 800cd6c:	300c      	adds	r0, #12
 800cd6e:	f7ff f8d3 	bl	800bf18 <memcpy>
 800cd72:	4621      	mov	r1, r4
 800cd74:	4638      	mov	r0, r7
 800cd76:	f7ff ffbe 	bl	800ccf6 <_Bfree>
 800cd7a:	4644      	mov	r4, r8
 800cd7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cd80:	3501      	adds	r5, #1
 800cd82:	615e      	str	r6, [r3, #20]
 800cd84:	6125      	str	r5, [r4, #16]
 800cd86:	4620      	mov	r0, r4
 800cd88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd8c:	0800e1eb 	.word	0x0800e1eb
 800cd90:	0800e254 	.word	0x0800e254

0800cd94 <__hi0bits>:
 800cd94:	4603      	mov	r3, r0
 800cd96:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cd9a:	bf3a      	itte	cc
 800cd9c:	0403      	lslcc	r3, r0, #16
 800cd9e:	2010      	movcc	r0, #16
 800cda0:	2000      	movcs	r0, #0
 800cda2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cda6:	bf3c      	itt	cc
 800cda8:	021b      	lslcc	r3, r3, #8
 800cdaa:	3008      	addcc	r0, #8
 800cdac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdb0:	bf3c      	itt	cc
 800cdb2:	011b      	lslcc	r3, r3, #4
 800cdb4:	3004      	addcc	r0, #4
 800cdb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdba:	bf3c      	itt	cc
 800cdbc:	009b      	lslcc	r3, r3, #2
 800cdbe:	3002      	addcc	r0, #2
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	db05      	blt.n	800cdd0 <__hi0bits+0x3c>
 800cdc4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cdc8:	f100 0001 	add.w	r0, r0, #1
 800cdcc:	bf08      	it	eq
 800cdce:	2020      	moveq	r0, #32
 800cdd0:	4770      	bx	lr

0800cdd2 <__lo0bits>:
 800cdd2:	6803      	ldr	r3, [r0, #0]
 800cdd4:	4602      	mov	r2, r0
 800cdd6:	f013 0007 	ands.w	r0, r3, #7
 800cdda:	d00b      	beq.n	800cdf4 <__lo0bits+0x22>
 800cddc:	07d9      	lsls	r1, r3, #31
 800cdde:	d421      	bmi.n	800ce24 <__lo0bits+0x52>
 800cde0:	0798      	lsls	r0, r3, #30
 800cde2:	bf49      	itett	mi
 800cde4:	085b      	lsrmi	r3, r3, #1
 800cde6:	089b      	lsrpl	r3, r3, #2
 800cde8:	2001      	movmi	r0, #1
 800cdea:	6013      	strmi	r3, [r2, #0]
 800cdec:	bf5c      	itt	pl
 800cdee:	2002      	movpl	r0, #2
 800cdf0:	6013      	strpl	r3, [r2, #0]
 800cdf2:	4770      	bx	lr
 800cdf4:	b299      	uxth	r1, r3
 800cdf6:	b909      	cbnz	r1, 800cdfc <__lo0bits+0x2a>
 800cdf8:	2010      	movs	r0, #16
 800cdfa:	0c1b      	lsrs	r3, r3, #16
 800cdfc:	b2d9      	uxtb	r1, r3
 800cdfe:	b909      	cbnz	r1, 800ce04 <__lo0bits+0x32>
 800ce00:	3008      	adds	r0, #8
 800ce02:	0a1b      	lsrs	r3, r3, #8
 800ce04:	0719      	lsls	r1, r3, #28
 800ce06:	bf04      	itt	eq
 800ce08:	091b      	lsreq	r3, r3, #4
 800ce0a:	3004      	addeq	r0, #4
 800ce0c:	0799      	lsls	r1, r3, #30
 800ce0e:	bf04      	itt	eq
 800ce10:	089b      	lsreq	r3, r3, #2
 800ce12:	3002      	addeq	r0, #2
 800ce14:	07d9      	lsls	r1, r3, #31
 800ce16:	d403      	bmi.n	800ce20 <__lo0bits+0x4e>
 800ce18:	085b      	lsrs	r3, r3, #1
 800ce1a:	f100 0001 	add.w	r0, r0, #1
 800ce1e:	d003      	beq.n	800ce28 <__lo0bits+0x56>
 800ce20:	6013      	str	r3, [r2, #0]
 800ce22:	4770      	bx	lr
 800ce24:	2000      	movs	r0, #0
 800ce26:	4770      	bx	lr
 800ce28:	2020      	movs	r0, #32
 800ce2a:	4770      	bx	lr

0800ce2c <__i2b>:
 800ce2c:	b510      	push	{r4, lr}
 800ce2e:	460c      	mov	r4, r1
 800ce30:	2101      	movs	r1, #1
 800ce32:	f7ff ff3b 	bl	800ccac <_Balloc>
 800ce36:	4602      	mov	r2, r0
 800ce38:	b928      	cbnz	r0, 800ce46 <__i2b+0x1a>
 800ce3a:	f240 1145 	movw	r1, #325	@ 0x145
 800ce3e:	4b04      	ldr	r3, [pc, #16]	@ (800ce50 <__i2b+0x24>)
 800ce40:	4804      	ldr	r0, [pc, #16]	@ (800ce54 <__i2b+0x28>)
 800ce42:	f000 fcb3 	bl	800d7ac <__assert_func>
 800ce46:	2301      	movs	r3, #1
 800ce48:	6144      	str	r4, [r0, #20]
 800ce4a:	6103      	str	r3, [r0, #16]
 800ce4c:	bd10      	pop	{r4, pc}
 800ce4e:	bf00      	nop
 800ce50:	0800e1eb 	.word	0x0800e1eb
 800ce54:	0800e254 	.word	0x0800e254

0800ce58 <__multiply>:
 800ce58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce5c:	4614      	mov	r4, r2
 800ce5e:	690a      	ldr	r2, [r1, #16]
 800ce60:	6923      	ldr	r3, [r4, #16]
 800ce62:	460f      	mov	r7, r1
 800ce64:	429a      	cmp	r2, r3
 800ce66:	bfa2      	ittt	ge
 800ce68:	4623      	movge	r3, r4
 800ce6a:	460c      	movge	r4, r1
 800ce6c:	461f      	movge	r7, r3
 800ce6e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ce72:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ce76:	68a3      	ldr	r3, [r4, #8]
 800ce78:	6861      	ldr	r1, [r4, #4]
 800ce7a:	eb0a 0609 	add.w	r6, sl, r9
 800ce7e:	42b3      	cmp	r3, r6
 800ce80:	b085      	sub	sp, #20
 800ce82:	bfb8      	it	lt
 800ce84:	3101      	addlt	r1, #1
 800ce86:	f7ff ff11 	bl	800ccac <_Balloc>
 800ce8a:	b930      	cbnz	r0, 800ce9a <__multiply+0x42>
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ce92:	4b43      	ldr	r3, [pc, #268]	@ (800cfa0 <__multiply+0x148>)
 800ce94:	4843      	ldr	r0, [pc, #268]	@ (800cfa4 <__multiply+0x14c>)
 800ce96:	f000 fc89 	bl	800d7ac <__assert_func>
 800ce9a:	f100 0514 	add.w	r5, r0, #20
 800ce9e:	462b      	mov	r3, r5
 800cea0:	2200      	movs	r2, #0
 800cea2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cea6:	4543      	cmp	r3, r8
 800cea8:	d321      	bcc.n	800ceee <__multiply+0x96>
 800ceaa:	f107 0114 	add.w	r1, r7, #20
 800ceae:	f104 0214 	add.w	r2, r4, #20
 800ceb2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ceb6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ceba:	9302      	str	r3, [sp, #8]
 800cebc:	1b13      	subs	r3, r2, r4
 800cebe:	3b15      	subs	r3, #21
 800cec0:	f023 0303 	bic.w	r3, r3, #3
 800cec4:	3304      	adds	r3, #4
 800cec6:	f104 0715 	add.w	r7, r4, #21
 800ceca:	42ba      	cmp	r2, r7
 800cecc:	bf38      	it	cc
 800cece:	2304      	movcc	r3, #4
 800ced0:	9301      	str	r3, [sp, #4]
 800ced2:	9b02      	ldr	r3, [sp, #8]
 800ced4:	9103      	str	r1, [sp, #12]
 800ced6:	428b      	cmp	r3, r1
 800ced8:	d80c      	bhi.n	800cef4 <__multiply+0x9c>
 800ceda:	2e00      	cmp	r6, #0
 800cedc:	dd03      	ble.n	800cee6 <__multiply+0x8e>
 800cede:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d05a      	beq.n	800cf9c <__multiply+0x144>
 800cee6:	6106      	str	r6, [r0, #16]
 800cee8:	b005      	add	sp, #20
 800ceea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceee:	f843 2b04 	str.w	r2, [r3], #4
 800cef2:	e7d8      	b.n	800cea6 <__multiply+0x4e>
 800cef4:	f8b1 a000 	ldrh.w	sl, [r1]
 800cef8:	f1ba 0f00 	cmp.w	sl, #0
 800cefc:	d023      	beq.n	800cf46 <__multiply+0xee>
 800cefe:	46a9      	mov	r9, r5
 800cf00:	f04f 0c00 	mov.w	ip, #0
 800cf04:	f104 0e14 	add.w	lr, r4, #20
 800cf08:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cf0c:	f8d9 3000 	ldr.w	r3, [r9]
 800cf10:	fa1f fb87 	uxth.w	fp, r7
 800cf14:	b29b      	uxth	r3, r3
 800cf16:	fb0a 330b 	mla	r3, sl, fp, r3
 800cf1a:	4463      	add	r3, ip
 800cf1c:	f8d9 c000 	ldr.w	ip, [r9]
 800cf20:	0c3f      	lsrs	r7, r7, #16
 800cf22:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800cf26:	fb0a c707 	mla	r7, sl, r7, ip
 800cf2a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cf2e:	b29b      	uxth	r3, r3
 800cf30:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cf34:	4572      	cmp	r2, lr
 800cf36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cf3a:	f849 3b04 	str.w	r3, [r9], #4
 800cf3e:	d8e3      	bhi.n	800cf08 <__multiply+0xb0>
 800cf40:	9b01      	ldr	r3, [sp, #4]
 800cf42:	f845 c003 	str.w	ip, [r5, r3]
 800cf46:	9b03      	ldr	r3, [sp, #12]
 800cf48:	3104      	adds	r1, #4
 800cf4a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cf4e:	f1b9 0f00 	cmp.w	r9, #0
 800cf52:	d021      	beq.n	800cf98 <__multiply+0x140>
 800cf54:	46ae      	mov	lr, r5
 800cf56:	f04f 0a00 	mov.w	sl, #0
 800cf5a:	682b      	ldr	r3, [r5, #0]
 800cf5c:	f104 0c14 	add.w	ip, r4, #20
 800cf60:	f8bc b000 	ldrh.w	fp, [ip]
 800cf64:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cf68:	b29b      	uxth	r3, r3
 800cf6a:	fb09 770b 	mla	r7, r9, fp, r7
 800cf6e:	4457      	add	r7, sl
 800cf70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cf74:	f84e 3b04 	str.w	r3, [lr], #4
 800cf78:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cf7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf80:	f8be 3000 	ldrh.w	r3, [lr]
 800cf84:	4562      	cmp	r2, ip
 800cf86:	fb09 330a 	mla	r3, r9, sl, r3
 800cf8a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cf8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf92:	d8e5      	bhi.n	800cf60 <__multiply+0x108>
 800cf94:	9f01      	ldr	r7, [sp, #4]
 800cf96:	51eb      	str	r3, [r5, r7]
 800cf98:	3504      	adds	r5, #4
 800cf9a:	e79a      	b.n	800ced2 <__multiply+0x7a>
 800cf9c:	3e01      	subs	r6, #1
 800cf9e:	e79c      	b.n	800ceda <__multiply+0x82>
 800cfa0:	0800e1eb 	.word	0x0800e1eb
 800cfa4:	0800e254 	.word	0x0800e254

0800cfa8 <__pow5mult>:
 800cfa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfac:	4615      	mov	r5, r2
 800cfae:	f012 0203 	ands.w	r2, r2, #3
 800cfb2:	4607      	mov	r7, r0
 800cfb4:	460e      	mov	r6, r1
 800cfb6:	d007      	beq.n	800cfc8 <__pow5mult+0x20>
 800cfb8:	4c1a      	ldr	r4, [pc, #104]	@ (800d024 <__pow5mult+0x7c>)
 800cfba:	3a01      	subs	r2, #1
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cfc2:	f7ff fea1 	bl	800cd08 <__multadd>
 800cfc6:	4606      	mov	r6, r0
 800cfc8:	10ad      	asrs	r5, r5, #2
 800cfca:	d027      	beq.n	800d01c <__pow5mult+0x74>
 800cfcc:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800cfce:	b944      	cbnz	r4, 800cfe2 <__pow5mult+0x3a>
 800cfd0:	f240 2171 	movw	r1, #625	@ 0x271
 800cfd4:	4638      	mov	r0, r7
 800cfd6:	f7ff ff29 	bl	800ce2c <__i2b>
 800cfda:	2300      	movs	r3, #0
 800cfdc:	4604      	mov	r4, r0
 800cfde:	6438      	str	r0, [r7, #64]	@ 0x40
 800cfe0:	6003      	str	r3, [r0, #0]
 800cfe2:	f04f 0900 	mov.w	r9, #0
 800cfe6:	07eb      	lsls	r3, r5, #31
 800cfe8:	d50a      	bpl.n	800d000 <__pow5mult+0x58>
 800cfea:	4631      	mov	r1, r6
 800cfec:	4622      	mov	r2, r4
 800cfee:	4638      	mov	r0, r7
 800cff0:	f7ff ff32 	bl	800ce58 <__multiply>
 800cff4:	4680      	mov	r8, r0
 800cff6:	4631      	mov	r1, r6
 800cff8:	4638      	mov	r0, r7
 800cffa:	f7ff fe7c 	bl	800ccf6 <_Bfree>
 800cffe:	4646      	mov	r6, r8
 800d000:	106d      	asrs	r5, r5, #1
 800d002:	d00b      	beq.n	800d01c <__pow5mult+0x74>
 800d004:	6820      	ldr	r0, [r4, #0]
 800d006:	b938      	cbnz	r0, 800d018 <__pow5mult+0x70>
 800d008:	4622      	mov	r2, r4
 800d00a:	4621      	mov	r1, r4
 800d00c:	4638      	mov	r0, r7
 800d00e:	f7ff ff23 	bl	800ce58 <__multiply>
 800d012:	6020      	str	r0, [r4, #0]
 800d014:	f8c0 9000 	str.w	r9, [r0]
 800d018:	4604      	mov	r4, r0
 800d01a:	e7e4      	b.n	800cfe6 <__pow5mult+0x3e>
 800d01c:	4630      	mov	r0, r6
 800d01e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d022:	bf00      	nop
 800d024:	0800e2b0 	.word	0x0800e2b0

0800d028 <__lshift>:
 800d028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d02c:	460c      	mov	r4, r1
 800d02e:	4607      	mov	r7, r0
 800d030:	4691      	mov	r9, r2
 800d032:	6923      	ldr	r3, [r4, #16]
 800d034:	6849      	ldr	r1, [r1, #4]
 800d036:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d03a:	68a3      	ldr	r3, [r4, #8]
 800d03c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d040:	f108 0601 	add.w	r6, r8, #1
 800d044:	42b3      	cmp	r3, r6
 800d046:	db0b      	blt.n	800d060 <__lshift+0x38>
 800d048:	4638      	mov	r0, r7
 800d04a:	f7ff fe2f 	bl	800ccac <_Balloc>
 800d04e:	4605      	mov	r5, r0
 800d050:	b948      	cbnz	r0, 800d066 <__lshift+0x3e>
 800d052:	4602      	mov	r2, r0
 800d054:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d058:	4b27      	ldr	r3, [pc, #156]	@ (800d0f8 <__lshift+0xd0>)
 800d05a:	4828      	ldr	r0, [pc, #160]	@ (800d0fc <__lshift+0xd4>)
 800d05c:	f000 fba6 	bl	800d7ac <__assert_func>
 800d060:	3101      	adds	r1, #1
 800d062:	005b      	lsls	r3, r3, #1
 800d064:	e7ee      	b.n	800d044 <__lshift+0x1c>
 800d066:	2300      	movs	r3, #0
 800d068:	f100 0114 	add.w	r1, r0, #20
 800d06c:	f100 0210 	add.w	r2, r0, #16
 800d070:	4618      	mov	r0, r3
 800d072:	4553      	cmp	r3, sl
 800d074:	db33      	blt.n	800d0de <__lshift+0xb6>
 800d076:	6920      	ldr	r0, [r4, #16]
 800d078:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d07c:	f104 0314 	add.w	r3, r4, #20
 800d080:	f019 091f 	ands.w	r9, r9, #31
 800d084:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d088:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d08c:	d02b      	beq.n	800d0e6 <__lshift+0xbe>
 800d08e:	468a      	mov	sl, r1
 800d090:	2200      	movs	r2, #0
 800d092:	f1c9 0e20 	rsb	lr, r9, #32
 800d096:	6818      	ldr	r0, [r3, #0]
 800d098:	fa00 f009 	lsl.w	r0, r0, r9
 800d09c:	4310      	orrs	r0, r2
 800d09e:	f84a 0b04 	str.w	r0, [sl], #4
 800d0a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0a6:	459c      	cmp	ip, r3
 800d0a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d0ac:	d8f3      	bhi.n	800d096 <__lshift+0x6e>
 800d0ae:	ebac 0304 	sub.w	r3, ip, r4
 800d0b2:	3b15      	subs	r3, #21
 800d0b4:	f023 0303 	bic.w	r3, r3, #3
 800d0b8:	3304      	adds	r3, #4
 800d0ba:	f104 0015 	add.w	r0, r4, #21
 800d0be:	4584      	cmp	ip, r0
 800d0c0:	bf38      	it	cc
 800d0c2:	2304      	movcc	r3, #4
 800d0c4:	50ca      	str	r2, [r1, r3]
 800d0c6:	b10a      	cbz	r2, 800d0cc <__lshift+0xa4>
 800d0c8:	f108 0602 	add.w	r6, r8, #2
 800d0cc:	3e01      	subs	r6, #1
 800d0ce:	4638      	mov	r0, r7
 800d0d0:	4621      	mov	r1, r4
 800d0d2:	612e      	str	r6, [r5, #16]
 800d0d4:	f7ff fe0f 	bl	800ccf6 <_Bfree>
 800d0d8:	4628      	mov	r0, r5
 800d0da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0de:	f842 0f04 	str.w	r0, [r2, #4]!
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	e7c5      	b.n	800d072 <__lshift+0x4a>
 800d0e6:	3904      	subs	r1, #4
 800d0e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0ec:	459c      	cmp	ip, r3
 800d0ee:	f841 2f04 	str.w	r2, [r1, #4]!
 800d0f2:	d8f9      	bhi.n	800d0e8 <__lshift+0xc0>
 800d0f4:	e7ea      	b.n	800d0cc <__lshift+0xa4>
 800d0f6:	bf00      	nop
 800d0f8:	0800e1eb 	.word	0x0800e1eb
 800d0fc:	0800e254 	.word	0x0800e254

0800d100 <__mcmp>:
 800d100:	4603      	mov	r3, r0
 800d102:	690a      	ldr	r2, [r1, #16]
 800d104:	6900      	ldr	r0, [r0, #16]
 800d106:	b530      	push	{r4, r5, lr}
 800d108:	1a80      	subs	r0, r0, r2
 800d10a:	d10e      	bne.n	800d12a <__mcmp+0x2a>
 800d10c:	3314      	adds	r3, #20
 800d10e:	3114      	adds	r1, #20
 800d110:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d114:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d118:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d11c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d120:	4295      	cmp	r5, r2
 800d122:	d003      	beq.n	800d12c <__mcmp+0x2c>
 800d124:	d205      	bcs.n	800d132 <__mcmp+0x32>
 800d126:	f04f 30ff 	mov.w	r0, #4294967295
 800d12a:	bd30      	pop	{r4, r5, pc}
 800d12c:	42a3      	cmp	r3, r4
 800d12e:	d3f3      	bcc.n	800d118 <__mcmp+0x18>
 800d130:	e7fb      	b.n	800d12a <__mcmp+0x2a>
 800d132:	2001      	movs	r0, #1
 800d134:	e7f9      	b.n	800d12a <__mcmp+0x2a>
	...

0800d138 <__mdiff>:
 800d138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d13c:	4689      	mov	r9, r1
 800d13e:	4606      	mov	r6, r0
 800d140:	4611      	mov	r1, r2
 800d142:	4648      	mov	r0, r9
 800d144:	4614      	mov	r4, r2
 800d146:	f7ff ffdb 	bl	800d100 <__mcmp>
 800d14a:	1e05      	subs	r5, r0, #0
 800d14c:	d112      	bne.n	800d174 <__mdiff+0x3c>
 800d14e:	4629      	mov	r1, r5
 800d150:	4630      	mov	r0, r6
 800d152:	f7ff fdab 	bl	800ccac <_Balloc>
 800d156:	4602      	mov	r2, r0
 800d158:	b928      	cbnz	r0, 800d166 <__mdiff+0x2e>
 800d15a:	f240 2137 	movw	r1, #567	@ 0x237
 800d15e:	4b3e      	ldr	r3, [pc, #248]	@ (800d258 <__mdiff+0x120>)
 800d160:	483e      	ldr	r0, [pc, #248]	@ (800d25c <__mdiff+0x124>)
 800d162:	f000 fb23 	bl	800d7ac <__assert_func>
 800d166:	2301      	movs	r3, #1
 800d168:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d16c:	4610      	mov	r0, r2
 800d16e:	b003      	add	sp, #12
 800d170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d174:	bfbc      	itt	lt
 800d176:	464b      	movlt	r3, r9
 800d178:	46a1      	movlt	r9, r4
 800d17a:	4630      	mov	r0, r6
 800d17c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d180:	bfba      	itte	lt
 800d182:	461c      	movlt	r4, r3
 800d184:	2501      	movlt	r5, #1
 800d186:	2500      	movge	r5, #0
 800d188:	f7ff fd90 	bl	800ccac <_Balloc>
 800d18c:	4602      	mov	r2, r0
 800d18e:	b918      	cbnz	r0, 800d198 <__mdiff+0x60>
 800d190:	f240 2145 	movw	r1, #581	@ 0x245
 800d194:	4b30      	ldr	r3, [pc, #192]	@ (800d258 <__mdiff+0x120>)
 800d196:	e7e3      	b.n	800d160 <__mdiff+0x28>
 800d198:	f100 0b14 	add.w	fp, r0, #20
 800d19c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d1a0:	f109 0310 	add.w	r3, r9, #16
 800d1a4:	60c5      	str	r5, [r0, #12]
 800d1a6:	f04f 0c00 	mov.w	ip, #0
 800d1aa:	f109 0514 	add.w	r5, r9, #20
 800d1ae:	46d9      	mov	r9, fp
 800d1b0:	6926      	ldr	r6, [r4, #16]
 800d1b2:	f104 0e14 	add.w	lr, r4, #20
 800d1b6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d1ba:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d1be:	9301      	str	r3, [sp, #4]
 800d1c0:	9b01      	ldr	r3, [sp, #4]
 800d1c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d1c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d1ca:	b281      	uxth	r1, r0
 800d1cc:	9301      	str	r3, [sp, #4]
 800d1ce:	fa1f f38a 	uxth.w	r3, sl
 800d1d2:	1a5b      	subs	r3, r3, r1
 800d1d4:	0c00      	lsrs	r0, r0, #16
 800d1d6:	4463      	add	r3, ip
 800d1d8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d1dc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d1e0:	b29b      	uxth	r3, r3
 800d1e2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d1e6:	4576      	cmp	r6, lr
 800d1e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1ec:	f849 3b04 	str.w	r3, [r9], #4
 800d1f0:	d8e6      	bhi.n	800d1c0 <__mdiff+0x88>
 800d1f2:	1b33      	subs	r3, r6, r4
 800d1f4:	3b15      	subs	r3, #21
 800d1f6:	f023 0303 	bic.w	r3, r3, #3
 800d1fa:	3415      	adds	r4, #21
 800d1fc:	3304      	adds	r3, #4
 800d1fe:	42a6      	cmp	r6, r4
 800d200:	bf38      	it	cc
 800d202:	2304      	movcc	r3, #4
 800d204:	441d      	add	r5, r3
 800d206:	445b      	add	r3, fp
 800d208:	461e      	mov	r6, r3
 800d20a:	462c      	mov	r4, r5
 800d20c:	4544      	cmp	r4, r8
 800d20e:	d30e      	bcc.n	800d22e <__mdiff+0xf6>
 800d210:	f108 0103 	add.w	r1, r8, #3
 800d214:	1b49      	subs	r1, r1, r5
 800d216:	f021 0103 	bic.w	r1, r1, #3
 800d21a:	3d03      	subs	r5, #3
 800d21c:	45a8      	cmp	r8, r5
 800d21e:	bf38      	it	cc
 800d220:	2100      	movcc	r1, #0
 800d222:	440b      	add	r3, r1
 800d224:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d228:	b199      	cbz	r1, 800d252 <__mdiff+0x11a>
 800d22a:	6117      	str	r7, [r2, #16]
 800d22c:	e79e      	b.n	800d16c <__mdiff+0x34>
 800d22e:	46e6      	mov	lr, ip
 800d230:	f854 1b04 	ldr.w	r1, [r4], #4
 800d234:	fa1f fc81 	uxth.w	ip, r1
 800d238:	44f4      	add	ip, lr
 800d23a:	0c08      	lsrs	r0, r1, #16
 800d23c:	4471      	add	r1, lr
 800d23e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d242:	b289      	uxth	r1, r1
 800d244:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d248:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d24c:	f846 1b04 	str.w	r1, [r6], #4
 800d250:	e7dc      	b.n	800d20c <__mdiff+0xd4>
 800d252:	3f01      	subs	r7, #1
 800d254:	e7e6      	b.n	800d224 <__mdiff+0xec>
 800d256:	bf00      	nop
 800d258:	0800e1eb 	.word	0x0800e1eb
 800d25c:	0800e254 	.word	0x0800e254

0800d260 <__d2b>:
 800d260:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800d264:	2101      	movs	r1, #1
 800d266:	4690      	mov	r8, r2
 800d268:	4699      	mov	r9, r3
 800d26a:	9e08      	ldr	r6, [sp, #32]
 800d26c:	f7ff fd1e 	bl	800ccac <_Balloc>
 800d270:	4604      	mov	r4, r0
 800d272:	b930      	cbnz	r0, 800d282 <__d2b+0x22>
 800d274:	4602      	mov	r2, r0
 800d276:	f240 310f 	movw	r1, #783	@ 0x30f
 800d27a:	4b23      	ldr	r3, [pc, #140]	@ (800d308 <__d2b+0xa8>)
 800d27c:	4823      	ldr	r0, [pc, #140]	@ (800d30c <__d2b+0xac>)
 800d27e:	f000 fa95 	bl	800d7ac <__assert_func>
 800d282:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d286:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d28a:	b10d      	cbz	r5, 800d290 <__d2b+0x30>
 800d28c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d290:	9301      	str	r3, [sp, #4]
 800d292:	f1b8 0300 	subs.w	r3, r8, #0
 800d296:	d024      	beq.n	800d2e2 <__d2b+0x82>
 800d298:	4668      	mov	r0, sp
 800d29a:	9300      	str	r3, [sp, #0]
 800d29c:	f7ff fd99 	bl	800cdd2 <__lo0bits>
 800d2a0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d2a4:	b1d8      	cbz	r0, 800d2de <__d2b+0x7e>
 800d2a6:	f1c0 0320 	rsb	r3, r0, #32
 800d2aa:	fa02 f303 	lsl.w	r3, r2, r3
 800d2ae:	430b      	orrs	r3, r1
 800d2b0:	40c2      	lsrs	r2, r0
 800d2b2:	6163      	str	r3, [r4, #20]
 800d2b4:	9201      	str	r2, [sp, #4]
 800d2b6:	9b01      	ldr	r3, [sp, #4]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	bf0c      	ite	eq
 800d2bc:	2201      	moveq	r2, #1
 800d2be:	2202      	movne	r2, #2
 800d2c0:	61a3      	str	r3, [r4, #24]
 800d2c2:	6122      	str	r2, [r4, #16]
 800d2c4:	b1ad      	cbz	r5, 800d2f2 <__d2b+0x92>
 800d2c6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d2ca:	4405      	add	r5, r0
 800d2cc:	6035      	str	r5, [r6, #0]
 800d2ce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d2d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2d4:	6018      	str	r0, [r3, #0]
 800d2d6:	4620      	mov	r0, r4
 800d2d8:	b002      	add	sp, #8
 800d2da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800d2de:	6161      	str	r1, [r4, #20]
 800d2e0:	e7e9      	b.n	800d2b6 <__d2b+0x56>
 800d2e2:	a801      	add	r0, sp, #4
 800d2e4:	f7ff fd75 	bl	800cdd2 <__lo0bits>
 800d2e8:	9b01      	ldr	r3, [sp, #4]
 800d2ea:	2201      	movs	r2, #1
 800d2ec:	6163      	str	r3, [r4, #20]
 800d2ee:	3020      	adds	r0, #32
 800d2f0:	e7e7      	b.n	800d2c2 <__d2b+0x62>
 800d2f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d2f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d2fa:	6030      	str	r0, [r6, #0]
 800d2fc:	6918      	ldr	r0, [r3, #16]
 800d2fe:	f7ff fd49 	bl	800cd94 <__hi0bits>
 800d302:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d306:	e7e4      	b.n	800d2d2 <__d2b+0x72>
 800d308:	0800e1eb 	.word	0x0800e1eb
 800d30c:	0800e254 	.word	0x0800e254

0800d310 <_realloc_r>:
 800d310:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d314:	4682      	mov	sl, r0
 800d316:	4693      	mov	fp, r2
 800d318:	460c      	mov	r4, r1
 800d31a:	b929      	cbnz	r1, 800d328 <_realloc_r+0x18>
 800d31c:	4611      	mov	r1, r2
 800d31e:	b003      	add	sp, #12
 800d320:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d324:	f7fa ba70 	b.w	8007808 <_malloc_r>
 800d328:	f7fa fca8 	bl	8007c7c <__malloc_lock>
 800d32c:	f10b 080b 	add.w	r8, fp, #11
 800d330:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800d334:	f1b8 0f16 	cmp.w	r8, #22
 800d338:	f1a4 0908 	sub.w	r9, r4, #8
 800d33c:	f025 0603 	bic.w	r6, r5, #3
 800d340:	d908      	bls.n	800d354 <_realloc_r+0x44>
 800d342:	f038 0807 	bics.w	r8, r8, #7
 800d346:	d507      	bpl.n	800d358 <_realloc_r+0x48>
 800d348:	230c      	movs	r3, #12
 800d34a:	f8ca 3000 	str.w	r3, [sl]
 800d34e:	f04f 0b00 	mov.w	fp, #0
 800d352:	e032      	b.n	800d3ba <_realloc_r+0xaa>
 800d354:	f04f 0810 	mov.w	r8, #16
 800d358:	45c3      	cmp	fp, r8
 800d35a:	d8f5      	bhi.n	800d348 <_realloc_r+0x38>
 800d35c:	4546      	cmp	r6, r8
 800d35e:	f280 8179 	bge.w	800d654 <_realloc_r+0x344>
 800d362:	4ba0      	ldr	r3, [pc, #640]	@ (800d5e4 <_realloc_r+0x2d4>)
 800d364:	eb09 0106 	add.w	r1, r9, r6
 800d368:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800d36c:	6848      	ldr	r0, [r1, #4]
 800d36e:	458c      	cmp	ip, r1
 800d370:	d005      	beq.n	800d37e <_realloc_r+0x6e>
 800d372:	f020 0201 	bic.w	r2, r0, #1
 800d376:	440a      	add	r2, r1
 800d378:	6852      	ldr	r2, [r2, #4]
 800d37a:	07d7      	lsls	r7, r2, #31
 800d37c:	d449      	bmi.n	800d412 <_realloc_r+0x102>
 800d37e:	f020 0003 	bic.w	r0, r0, #3
 800d382:	458c      	cmp	ip, r1
 800d384:	eb06 0700 	add.w	r7, r6, r0
 800d388:	d11b      	bne.n	800d3c2 <_realloc_r+0xb2>
 800d38a:	f108 0210 	add.w	r2, r8, #16
 800d38e:	42ba      	cmp	r2, r7
 800d390:	dc41      	bgt.n	800d416 <_realloc_r+0x106>
 800d392:	eba7 0708 	sub.w	r7, r7, r8
 800d396:	eb09 0208 	add.w	r2, r9, r8
 800d39a:	f047 0701 	orr.w	r7, r7, #1
 800d39e:	609a      	str	r2, [r3, #8]
 800d3a0:	6057      	str	r7, [r2, #4]
 800d3a2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d3a6:	4650      	mov	r0, sl
 800d3a8:	f003 0301 	and.w	r3, r3, #1
 800d3ac:	ea43 0308 	orr.w	r3, r3, r8
 800d3b0:	f844 3c04 	str.w	r3, [r4, #-4]
 800d3b4:	f7fa fc68 	bl	8007c88 <__malloc_unlock>
 800d3b8:	46a3      	mov	fp, r4
 800d3ba:	4658      	mov	r0, fp
 800d3bc:	b003      	add	sp, #12
 800d3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3c2:	45b8      	cmp	r8, r7
 800d3c4:	dc27      	bgt.n	800d416 <_realloc_r+0x106>
 800d3c6:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800d3ca:	60d3      	str	r3, [r2, #12]
 800d3cc:	609a      	str	r2, [r3, #8]
 800d3ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d3d2:	eba7 0008 	sub.w	r0, r7, r8
 800d3d6:	280f      	cmp	r0, #15
 800d3d8:	f003 0301 	and.w	r3, r3, #1
 800d3dc:	eb09 0207 	add.w	r2, r9, r7
 800d3e0:	f240 813a 	bls.w	800d658 <_realloc_r+0x348>
 800d3e4:	eb09 0108 	add.w	r1, r9, r8
 800d3e8:	ea48 0303 	orr.w	r3, r8, r3
 800d3ec:	f040 0001 	orr.w	r0, r0, #1
 800d3f0:	f8c9 3004 	str.w	r3, [r9, #4]
 800d3f4:	6048      	str	r0, [r1, #4]
 800d3f6:	6853      	ldr	r3, [r2, #4]
 800d3f8:	4650      	mov	r0, sl
 800d3fa:	f043 0301 	orr.w	r3, r3, #1
 800d3fe:	6053      	str	r3, [r2, #4]
 800d400:	3108      	adds	r1, #8
 800d402:	f7fa ff8f 	bl	8008324 <_free_r>
 800d406:	4650      	mov	r0, sl
 800d408:	f7fa fc3e 	bl	8007c88 <__malloc_unlock>
 800d40c:	f109 0b08 	add.w	fp, r9, #8
 800d410:	e7d3      	b.n	800d3ba <_realloc_r+0xaa>
 800d412:	2000      	movs	r0, #0
 800d414:	4601      	mov	r1, r0
 800d416:	07ea      	lsls	r2, r5, #31
 800d418:	f100 80ca 	bmi.w	800d5b0 <_realloc_r+0x2a0>
 800d41c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800d420:	eba9 0505 	sub.w	r5, r9, r5
 800d424:	686a      	ldr	r2, [r5, #4]
 800d426:	f022 0203 	bic.w	r2, r2, #3
 800d42a:	4432      	add	r2, r6
 800d42c:	9201      	str	r2, [sp, #4]
 800d42e:	2900      	cmp	r1, #0
 800d430:	f000 8088 	beq.w	800d544 <_realloc_r+0x234>
 800d434:	458c      	cmp	ip, r1
 800d436:	eb00 0702 	add.w	r7, r0, r2
 800d43a:	d14a      	bne.n	800d4d2 <_realloc_r+0x1c2>
 800d43c:	f108 0210 	add.w	r2, r8, #16
 800d440:	42ba      	cmp	r2, r7
 800d442:	dc7f      	bgt.n	800d544 <_realloc_r+0x234>
 800d444:	46ab      	mov	fp, r5
 800d446:	68ea      	ldr	r2, [r5, #12]
 800d448:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800d44c:	60ca      	str	r2, [r1, #12]
 800d44e:	6091      	str	r1, [r2, #8]
 800d450:	1f32      	subs	r2, r6, #4
 800d452:	2a24      	cmp	r2, #36	@ 0x24
 800d454:	d837      	bhi.n	800d4c6 <_realloc_r+0x1b6>
 800d456:	2a13      	cmp	r2, #19
 800d458:	d933      	bls.n	800d4c2 <_realloc_r+0x1b2>
 800d45a:	6821      	ldr	r1, [r4, #0]
 800d45c:	2a1b      	cmp	r2, #27
 800d45e:	60a9      	str	r1, [r5, #8]
 800d460:	6861      	ldr	r1, [r4, #4]
 800d462:	60e9      	str	r1, [r5, #12]
 800d464:	d81a      	bhi.n	800d49c <_realloc_r+0x18c>
 800d466:	3408      	adds	r4, #8
 800d468:	f105 0210 	add.w	r2, r5, #16
 800d46c:	6821      	ldr	r1, [r4, #0]
 800d46e:	6011      	str	r1, [r2, #0]
 800d470:	6861      	ldr	r1, [r4, #4]
 800d472:	6051      	str	r1, [r2, #4]
 800d474:	68a1      	ldr	r1, [r4, #8]
 800d476:	6091      	str	r1, [r2, #8]
 800d478:	eba7 0708 	sub.w	r7, r7, r8
 800d47c:	eb05 0208 	add.w	r2, r5, r8
 800d480:	f047 0701 	orr.w	r7, r7, #1
 800d484:	609a      	str	r2, [r3, #8]
 800d486:	6057      	str	r7, [r2, #4]
 800d488:	686b      	ldr	r3, [r5, #4]
 800d48a:	f003 0301 	and.w	r3, r3, #1
 800d48e:	ea43 0308 	orr.w	r3, r3, r8
 800d492:	606b      	str	r3, [r5, #4]
 800d494:	4650      	mov	r0, sl
 800d496:	f7fa fbf7 	bl	8007c88 <__malloc_unlock>
 800d49a:	e78e      	b.n	800d3ba <_realloc_r+0xaa>
 800d49c:	68a1      	ldr	r1, [r4, #8]
 800d49e:	2a24      	cmp	r2, #36	@ 0x24
 800d4a0:	6129      	str	r1, [r5, #16]
 800d4a2:	68e1      	ldr	r1, [r4, #12]
 800d4a4:	bf18      	it	ne
 800d4a6:	f105 0218 	addne.w	r2, r5, #24
 800d4aa:	6169      	str	r1, [r5, #20]
 800d4ac:	bf09      	itett	eq
 800d4ae:	6922      	ldreq	r2, [r4, #16]
 800d4b0:	3410      	addne	r4, #16
 800d4b2:	61aa      	streq	r2, [r5, #24]
 800d4b4:	6961      	ldreq	r1, [r4, #20]
 800d4b6:	bf02      	ittt	eq
 800d4b8:	f105 0220 	addeq.w	r2, r5, #32
 800d4bc:	61e9      	streq	r1, [r5, #28]
 800d4be:	3418      	addeq	r4, #24
 800d4c0:	e7d4      	b.n	800d46c <_realloc_r+0x15c>
 800d4c2:	465a      	mov	r2, fp
 800d4c4:	e7d2      	b.n	800d46c <_realloc_r+0x15c>
 800d4c6:	4621      	mov	r1, r4
 800d4c8:	4658      	mov	r0, fp
 800d4ca:	f7fe fca9 	bl	800be20 <memmove>
 800d4ce:	4b45      	ldr	r3, [pc, #276]	@ (800d5e4 <_realloc_r+0x2d4>)
 800d4d0:	e7d2      	b.n	800d478 <_realloc_r+0x168>
 800d4d2:	45b8      	cmp	r8, r7
 800d4d4:	dc36      	bgt.n	800d544 <_realloc_r+0x234>
 800d4d6:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800d4da:	4628      	mov	r0, r5
 800d4dc:	60d3      	str	r3, [r2, #12]
 800d4de:	609a      	str	r2, [r3, #8]
 800d4e0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d4e4:	68eb      	ldr	r3, [r5, #12]
 800d4e6:	60d3      	str	r3, [r2, #12]
 800d4e8:	609a      	str	r2, [r3, #8]
 800d4ea:	1f32      	subs	r2, r6, #4
 800d4ec:	2a24      	cmp	r2, #36	@ 0x24
 800d4ee:	d825      	bhi.n	800d53c <_realloc_r+0x22c>
 800d4f0:	2a13      	cmp	r2, #19
 800d4f2:	d908      	bls.n	800d506 <_realloc_r+0x1f6>
 800d4f4:	6823      	ldr	r3, [r4, #0]
 800d4f6:	2a1b      	cmp	r2, #27
 800d4f8:	60ab      	str	r3, [r5, #8]
 800d4fa:	6863      	ldr	r3, [r4, #4]
 800d4fc:	60eb      	str	r3, [r5, #12]
 800d4fe:	d80a      	bhi.n	800d516 <_realloc_r+0x206>
 800d500:	3408      	adds	r4, #8
 800d502:	f105 0010 	add.w	r0, r5, #16
 800d506:	6823      	ldr	r3, [r4, #0]
 800d508:	6003      	str	r3, [r0, #0]
 800d50a:	6863      	ldr	r3, [r4, #4]
 800d50c:	6043      	str	r3, [r0, #4]
 800d50e:	68a3      	ldr	r3, [r4, #8]
 800d510:	6083      	str	r3, [r0, #8]
 800d512:	46a9      	mov	r9, r5
 800d514:	e75b      	b.n	800d3ce <_realloc_r+0xbe>
 800d516:	68a3      	ldr	r3, [r4, #8]
 800d518:	2a24      	cmp	r2, #36	@ 0x24
 800d51a:	612b      	str	r3, [r5, #16]
 800d51c:	68e3      	ldr	r3, [r4, #12]
 800d51e:	bf18      	it	ne
 800d520:	f105 0018 	addne.w	r0, r5, #24
 800d524:	616b      	str	r3, [r5, #20]
 800d526:	bf09      	itett	eq
 800d528:	6923      	ldreq	r3, [r4, #16]
 800d52a:	3410      	addne	r4, #16
 800d52c:	61ab      	streq	r3, [r5, #24]
 800d52e:	6963      	ldreq	r3, [r4, #20]
 800d530:	bf02      	ittt	eq
 800d532:	f105 0020 	addeq.w	r0, r5, #32
 800d536:	61eb      	streq	r3, [r5, #28]
 800d538:	3418      	addeq	r4, #24
 800d53a:	e7e4      	b.n	800d506 <_realloc_r+0x1f6>
 800d53c:	4621      	mov	r1, r4
 800d53e:	f7fe fc6f 	bl	800be20 <memmove>
 800d542:	e7e6      	b.n	800d512 <_realloc_r+0x202>
 800d544:	9b01      	ldr	r3, [sp, #4]
 800d546:	4598      	cmp	r8, r3
 800d548:	dc32      	bgt.n	800d5b0 <_realloc_r+0x2a0>
 800d54a:	4628      	mov	r0, r5
 800d54c:	68eb      	ldr	r3, [r5, #12]
 800d54e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d552:	60d3      	str	r3, [r2, #12]
 800d554:	609a      	str	r2, [r3, #8]
 800d556:	1f32      	subs	r2, r6, #4
 800d558:	2a24      	cmp	r2, #36	@ 0x24
 800d55a:	d825      	bhi.n	800d5a8 <_realloc_r+0x298>
 800d55c:	2a13      	cmp	r2, #19
 800d55e:	d908      	bls.n	800d572 <_realloc_r+0x262>
 800d560:	6823      	ldr	r3, [r4, #0]
 800d562:	2a1b      	cmp	r2, #27
 800d564:	60ab      	str	r3, [r5, #8]
 800d566:	6863      	ldr	r3, [r4, #4]
 800d568:	60eb      	str	r3, [r5, #12]
 800d56a:	d80a      	bhi.n	800d582 <_realloc_r+0x272>
 800d56c:	3408      	adds	r4, #8
 800d56e:	f105 0010 	add.w	r0, r5, #16
 800d572:	6823      	ldr	r3, [r4, #0]
 800d574:	6003      	str	r3, [r0, #0]
 800d576:	6863      	ldr	r3, [r4, #4]
 800d578:	6043      	str	r3, [r0, #4]
 800d57a:	68a3      	ldr	r3, [r4, #8]
 800d57c:	6083      	str	r3, [r0, #8]
 800d57e:	9f01      	ldr	r7, [sp, #4]
 800d580:	e7c7      	b.n	800d512 <_realloc_r+0x202>
 800d582:	68a3      	ldr	r3, [r4, #8]
 800d584:	2a24      	cmp	r2, #36	@ 0x24
 800d586:	612b      	str	r3, [r5, #16]
 800d588:	68e3      	ldr	r3, [r4, #12]
 800d58a:	bf18      	it	ne
 800d58c:	f105 0018 	addne.w	r0, r5, #24
 800d590:	616b      	str	r3, [r5, #20]
 800d592:	bf09      	itett	eq
 800d594:	6923      	ldreq	r3, [r4, #16]
 800d596:	3410      	addne	r4, #16
 800d598:	61ab      	streq	r3, [r5, #24]
 800d59a:	6963      	ldreq	r3, [r4, #20]
 800d59c:	bf02      	ittt	eq
 800d59e:	f105 0020 	addeq.w	r0, r5, #32
 800d5a2:	61eb      	streq	r3, [r5, #28]
 800d5a4:	3418      	addeq	r4, #24
 800d5a6:	e7e4      	b.n	800d572 <_realloc_r+0x262>
 800d5a8:	4621      	mov	r1, r4
 800d5aa:	f7fe fc39 	bl	800be20 <memmove>
 800d5ae:	e7e6      	b.n	800d57e <_realloc_r+0x26e>
 800d5b0:	4659      	mov	r1, fp
 800d5b2:	4650      	mov	r0, sl
 800d5b4:	f7fa f928 	bl	8007808 <_malloc_r>
 800d5b8:	4683      	mov	fp, r0
 800d5ba:	b918      	cbnz	r0, 800d5c4 <_realloc_r+0x2b4>
 800d5bc:	4650      	mov	r0, sl
 800d5be:	f7fa fb63 	bl	8007c88 <__malloc_unlock>
 800d5c2:	e6c4      	b.n	800d34e <_realloc_r+0x3e>
 800d5c4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d5c8:	f1a0 0208 	sub.w	r2, r0, #8
 800d5cc:	f023 0301 	bic.w	r3, r3, #1
 800d5d0:	444b      	add	r3, r9
 800d5d2:	4293      	cmp	r3, r2
 800d5d4:	d108      	bne.n	800d5e8 <_realloc_r+0x2d8>
 800d5d6:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800d5da:	f027 0703 	bic.w	r7, r7, #3
 800d5de:	4437      	add	r7, r6
 800d5e0:	e6f5      	b.n	800d3ce <_realloc_r+0xbe>
 800d5e2:	bf00      	nop
 800d5e4:	20000088 	.word	0x20000088
 800d5e8:	1f32      	subs	r2, r6, #4
 800d5ea:	2a24      	cmp	r2, #36	@ 0x24
 800d5ec:	d82e      	bhi.n	800d64c <_realloc_r+0x33c>
 800d5ee:	2a13      	cmp	r2, #19
 800d5f0:	d929      	bls.n	800d646 <_realloc_r+0x336>
 800d5f2:	6823      	ldr	r3, [r4, #0]
 800d5f4:	2a1b      	cmp	r2, #27
 800d5f6:	6003      	str	r3, [r0, #0]
 800d5f8:	6863      	ldr	r3, [r4, #4]
 800d5fa:	6043      	str	r3, [r0, #4]
 800d5fc:	d80e      	bhi.n	800d61c <_realloc_r+0x30c>
 800d5fe:	f104 0208 	add.w	r2, r4, #8
 800d602:	f100 0308 	add.w	r3, r0, #8
 800d606:	6811      	ldr	r1, [r2, #0]
 800d608:	6019      	str	r1, [r3, #0]
 800d60a:	6851      	ldr	r1, [r2, #4]
 800d60c:	6059      	str	r1, [r3, #4]
 800d60e:	6892      	ldr	r2, [r2, #8]
 800d610:	609a      	str	r2, [r3, #8]
 800d612:	4621      	mov	r1, r4
 800d614:	4650      	mov	r0, sl
 800d616:	f7fa fe85 	bl	8008324 <_free_r>
 800d61a:	e73b      	b.n	800d494 <_realloc_r+0x184>
 800d61c:	68a3      	ldr	r3, [r4, #8]
 800d61e:	2a24      	cmp	r2, #36	@ 0x24
 800d620:	6083      	str	r3, [r0, #8]
 800d622:	68e3      	ldr	r3, [r4, #12]
 800d624:	bf18      	it	ne
 800d626:	f104 0210 	addne.w	r2, r4, #16
 800d62a:	60c3      	str	r3, [r0, #12]
 800d62c:	bf09      	itett	eq
 800d62e:	6923      	ldreq	r3, [r4, #16]
 800d630:	f100 0310 	addne.w	r3, r0, #16
 800d634:	6103      	streq	r3, [r0, #16]
 800d636:	6961      	ldreq	r1, [r4, #20]
 800d638:	bf02      	ittt	eq
 800d63a:	f104 0218 	addeq.w	r2, r4, #24
 800d63e:	f100 0318 	addeq.w	r3, r0, #24
 800d642:	6141      	streq	r1, [r0, #20]
 800d644:	e7df      	b.n	800d606 <_realloc_r+0x2f6>
 800d646:	4603      	mov	r3, r0
 800d648:	4622      	mov	r2, r4
 800d64a:	e7dc      	b.n	800d606 <_realloc_r+0x2f6>
 800d64c:	4621      	mov	r1, r4
 800d64e:	f7fe fbe7 	bl	800be20 <memmove>
 800d652:	e7de      	b.n	800d612 <_realloc_r+0x302>
 800d654:	4637      	mov	r7, r6
 800d656:	e6ba      	b.n	800d3ce <_realloc_r+0xbe>
 800d658:	431f      	orrs	r7, r3
 800d65a:	f8c9 7004 	str.w	r7, [r9, #4]
 800d65e:	6853      	ldr	r3, [r2, #4]
 800d660:	f043 0301 	orr.w	r3, r3, #1
 800d664:	6053      	str	r3, [r2, #4]
 800d666:	e6ce      	b.n	800d406 <_realloc_r+0xf6>

0800d668 <__ascii_wctomb>:
 800d668:	4603      	mov	r3, r0
 800d66a:	4608      	mov	r0, r1
 800d66c:	b141      	cbz	r1, 800d680 <__ascii_wctomb+0x18>
 800d66e:	2aff      	cmp	r2, #255	@ 0xff
 800d670:	d904      	bls.n	800d67c <__ascii_wctomb+0x14>
 800d672:	228a      	movs	r2, #138	@ 0x8a
 800d674:	f04f 30ff 	mov.w	r0, #4294967295
 800d678:	601a      	str	r2, [r3, #0]
 800d67a:	4770      	bx	lr
 800d67c:	2001      	movs	r0, #1
 800d67e:	700a      	strb	r2, [r1, #0]
 800d680:	4770      	bx	lr
	...

0800d684 <_wcrtomb_r>:
 800d684:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d686:	4c09      	ldr	r4, [pc, #36]	@ (800d6ac <_wcrtomb_r+0x28>)
 800d688:	4605      	mov	r5, r0
 800d68a:	461e      	mov	r6, r3
 800d68c:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800d690:	b085      	sub	sp, #20
 800d692:	b909      	cbnz	r1, 800d698 <_wcrtomb_r+0x14>
 800d694:	460a      	mov	r2, r1
 800d696:	a901      	add	r1, sp, #4
 800d698:	47b8      	blx	r7
 800d69a:	1c43      	adds	r3, r0, #1
 800d69c:	bf01      	itttt	eq
 800d69e:	2300      	moveq	r3, #0
 800d6a0:	6033      	streq	r3, [r6, #0]
 800d6a2:	238a      	moveq	r3, #138	@ 0x8a
 800d6a4:	602b      	streq	r3, [r5, #0]
 800d6a6:	b005      	add	sp, #20
 800d6a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6aa:	bf00      	nop
 800d6ac:	200005c4 	.word	0x200005c4

0800d6b0 <__ssprint_r>:
 800d6b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6b4:	6893      	ldr	r3, [r2, #8]
 800d6b6:	460c      	mov	r4, r1
 800d6b8:	4617      	mov	r7, r2
 800d6ba:	f8d2 b000 	ldr.w	fp, [r2]
 800d6be:	9001      	str	r0, [sp, #4]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d157      	bne.n	800d774 <__ssprint_r+0xc4>
 800d6c4:	2000      	movs	r0, #0
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	607b      	str	r3, [r7, #4]
 800d6ca:	b003      	add	sp, #12
 800d6cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6d0:	e9db a800 	ldrd	sl, r8, [fp]
 800d6d4:	f10b 0b08 	add.w	fp, fp, #8
 800d6d8:	68a6      	ldr	r6, [r4, #8]
 800d6da:	6820      	ldr	r0, [r4, #0]
 800d6dc:	f1b8 0f00 	cmp.w	r8, #0
 800d6e0:	d0f6      	beq.n	800d6d0 <__ssprint_r+0x20>
 800d6e2:	45b0      	cmp	r8, r6
 800d6e4:	d32e      	bcc.n	800d744 <__ssprint_r+0x94>
 800d6e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d6ea:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d6ee:	d029      	beq.n	800d744 <__ssprint_r+0x94>
 800d6f0:	6921      	ldr	r1, [r4, #16]
 800d6f2:	6965      	ldr	r5, [r4, #20]
 800d6f4:	eba0 0901 	sub.w	r9, r0, r1
 800d6f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d6fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d700:	f109 0001 	add.w	r0, r9, #1
 800d704:	106d      	asrs	r5, r5, #1
 800d706:	4440      	add	r0, r8
 800d708:	4285      	cmp	r5, r0
 800d70a:	bf38      	it	cc
 800d70c:	4605      	movcc	r5, r0
 800d70e:	0553      	lsls	r3, r2, #21
 800d710:	d534      	bpl.n	800d77c <__ssprint_r+0xcc>
 800d712:	4629      	mov	r1, r5
 800d714:	9801      	ldr	r0, [sp, #4]
 800d716:	f7fa f877 	bl	8007808 <_malloc_r>
 800d71a:	4606      	mov	r6, r0
 800d71c:	2800      	cmp	r0, #0
 800d71e:	d038      	beq.n	800d792 <__ssprint_r+0xe2>
 800d720:	464a      	mov	r2, r9
 800d722:	6921      	ldr	r1, [r4, #16]
 800d724:	f7fe fbf8 	bl	800bf18 <memcpy>
 800d728:	89a2      	ldrh	r2, [r4, #12]
 800d72a:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800d72e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d732:	81a2      	strh	r2, [r4, #12]
 800d734:	6126      	str	r6, [r4, #16]
 800d736:	444e      	add	r6, r9
 800d738:	6026      	str	r6, [r4, #0]
 800d73a:	4646      	mov	r6, r8
 800d73c:	6165      	str	r5, [r4, #20]
 800d73e:	eba5 0509 	sub.w	r5, r5, r9
 800d742:	60a5      	str	r5, [r4, #8]
 800d744:	4546      	cmp	r6, r8
 800d746:	bf28      	it	cs
 800d748:	4646      	movcs	r6, r8
 800d74a:	4651      	mov	r1, sl
 800d74c:	4632      	mov	r2, r6
 800d74e:	6820      	ldr	r0, [r4, #0]
 800d750:	f7fe fb66 	bl	800be20 <memmove>
 800d754:	68a2      	ldr	r2, [r4, #8]
 800d756:	44c2      	add	sl, r8
 800d758:	1b92      	subs	r2, r2, r6
 800d75a:	60a2      	str	r2, [r4, #8]
 800d75c:	6822      	ldr	r2, [r4, #0]
 800d75e:	4432      	add	r2, r6
 800d760:	6022      	str	r2, [r4, #0]
 800d762:	68ba      	ldr	r2, [r7, #8]
 800d764:	eba2 0308 	sub.w	r3, r2, r8
 800d768:	60bb      	str	r3, [r7, #8]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d0aa      	beq.n	800d6c4 <__ssprint_r+0x14>
 800d76e:	f04f 0800 	mov.w	r8, #0
 800d772:	e7b1      	b.n	800d6d8 <__ssprint_r+0x28>
 800d774:	f04f 0a00 	mov.w	sl, #0
 800d778:	46d0      	mov	r8, sl
 800d77a:	e7ad      	b.n	800d6d8 <__ssprint_r+0x28>
 800d77c:	462a      	mov	r2, r5
 800d77e:	9801      	ldr	r0, [sp, #4]
 800d780:	f7ff fdc6 	bl	800d310 <_realloc_r>
 800d784:	4606      	mov	r6, r0
 800d786:	2800      	cmp	r0, #0
 800d788:	d1d4      	bne.n	800d734 <__ssprint_r+0x84>
 800d78a:	6921      	ldr	r1, [r4, #16]
 800d78c:	9801      	ldr	r0, [sp, #4]
 800d78e:	f7fa fdc9 	bl	8008324 <_free_r>
 800d792:	230c      	movs	r3, #12
 800d794:	9a01      	ldr	r2, [sp, #4]
 800d796:	f04f 30ff 	mov.w	r0, #4294967295
 800d79a:	6013      	str	r3, [r2, #0]
 800d79c:	89a3      	ldrh	r3, [r4, #12]
 800d79e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7a2:	81a3      	strh	r3, [r4, #12]
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	60bb      	str	r3, [r7, #8]
 800d7a8:	e78d      	b.n	800d6c6 <__ssprint_r+0x16>
	...

0800d7ac <__assert_func>:
 800d7ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d7ae:	4614      	mov	r4, r2
 800d7b0:	461a      	mov	r2, r3
 800d7b2:	4b09      	ldr	r3, [pc, #36]	@ (800d7d8 <__assert_func+0x2c>)
 800d7b4:	4605      	mov	r5, r0
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	68d8      	ldr	r0, [r3, #12]
 800d7ba:	b954      	cbnz	r4, 800d7d2 <__assert_func+0x26>
 800d7bc:	4b07      	ldr	r3, [pc, #28]	@ (800d7dc <__assert_func+0x30>)
 800d7be:	461c      	mov	r4, r3
 800d7c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d7c4:	9100      	str	r1, [sp, #0]
 800d7c6:	462b      	mov	r3, r5
 800d7c8:	4905      	ldr	r1, [pc, #20]	@ (800d7e0 <__assert_func+0x34>)
 800d7ca:	f000 f843 	bl	800d854 <fiprintf>
 800d7ce:	f000 f853 	bl	800d878 <abort>
 800d7d2:	4b04      	ldr	r3, [pc, #16]	@ (800d7e4 <__assert_func+0x38>)
 800d7d4:	e7f4      	b.n	800d7c0 <__assert_func+0x14>
 800d7d6:	bf00      	nop
 800d7d8:	2000049c 	.word	0x2000049c
 800d7dc:	0800e4ec 	.word	0x0800e4ec
 800d7e0:	0800e4be 	.word	0x0800e4be
 800d7e4:	0800e4b1 	.word	0x0800e4b1

0800d7e8 <_calloc_r>:
 800d7e8:	b538      	push	{r3, r4, r5, lr}
 800d7ea:	fba1 1502 	umull	r1, r5, r1, r2
 800d7ee:	b935      	cbnz	r5, 800d7fe <_calloc_r+0x16>
 800d7f0:	f7fa f80a 	bl	8007808 <_malloc_r>
 800d7f4:	4604      	mov	r4, r0
 800d7f6:	b938      	cbnz	r0, 800d808 <_calloc_r+0x20>
 800d7f8:	2400      	movs	r4, #0
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	bd38      	pop	{r3, r4, r5, pc}
 800d7fe:	f7fa fcf1 	bl	80081e4 <__errno>
 800d802:	230c      	movs	r3, #12
 800d804:	6003      	str	r3, [r0, #0]
 800d806:	e7f7      	b.n	800d7f8 <_calloc_r+0x10>
 800d808:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d80c:	f022 0203 	bic.w	r2, r2, #3
 800d810:	3a04      	subs	r2, #4
 800d812:	2a24      	cmp	r2, #36	@ 0x24
 800d814:	d819      	bhi.n	800d84a <_calloc_r+0x62>
 800d816:	2a13      	cmp	r2, #19
 800d818:	d915      	bls.n	800d846 <_calloc_r+0x5e>
 800d81a:	2a1b      	cmp	r2, #27
 800d81c:	e9c0 5500 	strd	r5, r5, [r0]
 800d820:	d806      	bhi.n	800d830 <_calloc_r+0x48>
 800d822:	f100 0308 	add.w	r3, r0, #8
 800d826:	2200      	movs	r2, #0
 800d828:	e9c3 2200 	strd	r2, r2, [r3]
 800d82c:	609a      	str	r2, [r3, #8]
 800d82e:	e7e4      	b.n	800d7fa <_calloc_r+0x12>
 800d830:	2a24      	cmp	r2, #36	@ 0x24
 800d832:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800d836:	bf11      	iteee	ne
 800d838:	f100 0310 	addne.w	r3, r0, #16
 800d83c:	6105      	streq	r5, [r0, #16]
 800d83e:	f100 0318 	addeq.w	r3, r0, #24
 800d842:	6145      	streq	r5, [r0, #20]
 800d844:	e7ef      	b.n	800d826 <_calloc_r+0x3e>
 800d846:	4603      	mov	r3, r0
 800d848:	e7ed      	b.n	800d826 <_calloc_r+0x3e>
 800d84a:	4629      	mov	r1, r5
 800d84c:	f7fa fc7c 	bl	8008148 <memset>
 800d850:	e7d3      	b.n	800d7fa <_calloc_r+0x12>
	...

0800d854 <fiprintf>:
 800d854:	b40e      	push	{r1, r2, r3}
 800d856:	b503      	push	{r0, r1, lr}
 800d858:	4601      	mov	r1, r0
 800d85a:	ab03      	add	r3, sp, #12
 800d85c:	4805      	ldr	r0, [pc, #20]	@ (800d874 <fiprintf+0x20>)
 800d85e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d862:	6800      	ldr	r0, [r0, #0]
 800d864:	9301      	str	r3, [sp, #4]
 800d866:	f7fd fa57 	bl	800ad18 <_vfiprintf_r>
 800d86a:	b002      	add	sp, #8
 800d86c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d870:	b003      	add	sp, #12
 800d872:	4770      	bx	lr
 800d874:	2000049c 	.word	0x2000049c

0800d878 <abort>:
 800d878:	2006      	movs	r0, #6
 800d87a:	b508      	push	{r3, lr}
 800d87c:	f000 f82c 	bl	800d8d8 <raise>
 800d880:	2001      	movs	r0, #1
 800d882:	f7f4 fb01 	bl	8001e88 <_exit>

0800d886 <_raise_r>:
 800d886:	291f      	cmp	r1, #31
 800d888:	b538      	push	{r3, r4, r5, lr}
 800d88a:	4605      	mov	r5, r0
 800d88c:	460c      	mov	r4, r1
 800d88e:	d904      	bls.n	800d89a <_raise_r+0x14>
 800d890:	2316      	movs	r3, #22
 800d892:	6003      	str	r3, [r0, #0]
 800d894:	f04f 30ff 	mov.w	r0, #4294967295
 800d898:	bd38      	pop	{r3, r4, r5, pc}
 800d89a:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 800d89e:	b112      	cbz	r2, 800d8a6 <_raise_r+0x20>
 800d8a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d8a4:	b94b      	cbnz	r3, 800d8ba <_raise_r+0x34>
 800d8a6:	4628      	mov	r0, r5
 800d8a8:	f000 f830 	bl	800d90c <_getpid_r>
 800d8ac:	4622      	mov	r2, r4
 800d8ae:	4601      	mov	r1, r0
 800d8b0:	4628      	mov	r0, r5
 800d8b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d8b6:	f000 b817 	b.w	800d8e8 <_kill_r>
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d00a      	beq.n	800d8d4 <_raise_r+0x4e>
 800d8be:	1c59      	adds	r1, r3, #1
 800d8c0:	d103      	bne.n	800d8ca <_raise_r+0x44>
 800d8c2:	2316      	movs	r3, #22
 800d8c4:	6003      	str	r3, [r0, #0]
 800d8c6:	2001      	movs	r0, #1
 800d8c8:	e7e6      	b.n	800d898 <_raise_r+0x12>
 800d8ca:	2100      	movs	r1, #0
 800d8cc:	4620      	mov	r0, r4
 800d8ce:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d8d2:	4798      	blx	r3
 800d8d4:	2000      	movs	r0, #0
 800d8d6:	e7df      	b.n	800d898 <_raise_r+0x12>

0800d8d8 <raise>:
 800d8d8:	4b02      	ldr	r3, [pc, #8]	@ (800d8e4 <raise+0xc>)
 800d8da:	4601      	mov	r1, r0
 800d8dc:	6818      	ldr	r0, [r3, #0]
 800d8de:	f7ff bfd2 	b.w	800d886 <_raise_r>
 800d8e2:	bf00      	nop
 800d8e4:	2000049c 	.word	0x2000049c

0800d8e8 <_kill_r>:
 800d8e8:	b538      	push	{r3, r4, r5, lr}
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	4d06      	ldr	r5, [pc, #24]	@ (800d908 <_kill_r+0x20>)
 800d8ee:	4604      	mov	r4, r0
 800d8f0:	4608      	mov	r0, r1
 800d8f2:	4611      	mov	r1, r2
 800d8f4:	602b      	str	r3, [r5, #0]
 800d8f6:	f7f4 faeb 	bl	8001ed0 <_kill>
 800d8fa:	1c43      	adds	r3, r0, #1
 800d8fc:	d102      	bne.n	800d904 <_kill_r+0x1c>
 800d8fe:	682b      	ldr	r3, [r5, #0]
 800d900:	b103      	cbz	r3, 800d904 <_kill_r+0x1c>
 800d902:	6023      	str	r3, [r4, #0]
 800d904:	bd38      	pop	{r3, r4, r5, pc}
 800d906:	bf00      	nop
 800d908:	20000e80 	.word	0x20000e80

0800d90c <_getpid_r>:
 800d90c:	f7f4 bad9 	b.w	8001ec2 <_getpid>

0800d910 <findslot>:
 800d910:	4b0a      	ldr	r3, [pc, #40]	@ (800d93c <findslot+0x2c>)
 800d912:	b510      	push	{r4, lr}
 800d914:	4604      	mov	r4, r0
 800d916:	6818      	ldr	r0, [r3, #0]
 800d918:	b118      	cbz	r0, 800d922 <findslot+0x12>
 800d91a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d91c:	b90b      	cbnz	r3, 800d922 <findslot+0x12>
 800d91e:	f7fa fa45 	bl	8007dac <__sinit>
 800d922:	2c13      	cmp	r4, #19
 800d924:	d807      	bhi.n	800d936 <findslot+0x26>
 800d926:	4806      	ldr	r0, [pc, #24]	@ (800d940 <findslot+0x30>)
 800d928:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800d92c:	3201      	adds	r2, #1
 800d92e:	d002      	beq.n	800d936 <findslot+0x26>
 800d930:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800d934:	bd10      	pop	{r4, pc}
 800d936:	2000      	movs	r0, #0
 800d938:	e7fc      	b.n	800d934 <findslot+0x24>
 800d93a:	bf00      	nop
 800d93c:	2000049c 	.word	0x2000049c
 800d940:	2000101c 	.word	0x2000101c

0800d944 <error>:
 800d944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d946:	4604      	mov	r4, r0
 800d948:	f7fa fc4c 	bl	80081e4 <__errno>
 800d94c:	2613      	movs	r6, #19
 800d94e:	4605      	mov	r5, r0
 800d950:	2700      	movs	r7, #0
 800d952:	4630      	mov	r0, r6
 800d954:	4639      	mov	r1, r7
 800d956:	beab      	bkpt	0x00ab
 800d958:	4606      	mov	r6, r0
 800d95a:	4620      	mov	r0, r4
 800d95c:	602e      	str	r6, [r5, #0]
 800d95e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d960 <checkerror>:
 800d960:	1c43      	adds	r3, r0, #1
 800d962:	d101      	bne.n	800d968 <checkerror+0x8>
 800d964:	f7ff bfee 	b.w	800d944 <error>
 800d968:	4770      	bx	lr

0800d96a <_swilseek>:
 800d96a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d96c:	460c      	mov	r4, r1
 800d96e:	4616      	mov	r6, r2
 800d970:	f7ff ffce 	bl	800d910 <findslot>
 800d974:	4605      	mov	r5, r0
 800d976:	b940      	cbnz	r0, 800d98a <_swilseek+0x20>
 800d978:	f7fa fc34 	bl	80081e4 <__errno>
 800d97c:	2309      	movs	r3, #9
 800d97e:	6003      	str	r3, [r0, #0]
 800d980:	f04f 34ff 	mov.w	r4, #4294967295
 800d984:	4620      	mov	r0, r4
 800d986:	b003      	add	sp, #12
 800d988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d98a:	2e02      	cmp	r6, #2
 800d98c:	d903      	bls.n	800d996 <_swilseek+0x2c>
 800d98e:	f7fa fc29 	bl	80081e4 <__errno>
 800d992:	2316      	movs	r3, #22
 800d994:	e7f3      	b.n	800d97e <_swilseek+0x14>
 800d996:	2e01      	cmp	r6, #1
 800d998:	d112      	bne.n	800d9c0 <_swilseek+0x56>
 800d99a:	6843      	ldr	r3, [r0, #4]
 800d99c:	18e4      	adds	r4, r4, r3
 800d99e:	d4f6      	bmi.n	800d98e <_swilseek+0x24>
 800d9a0:	682b      	ldr	r3, [r5, #0]
 800d9a2:	260a      	movs	r6, #10
 800d9a4:	466f      	mov	r7, sp
 800d9a6:	e9cd 3400 	strd	r3, r4, [sp]
 800d9aa:	4630      	mov	r0, r6
 800d9ac:	4639      	mov	r1, r7
 800d9ae:	beab      	bkpt	0x00ab
 800d9b0:	4606      	mov	r6, r0
 800d9b2:	4630      	mov	r0, r6
 800d9b4:	f7ff ffd4 	bl	800d960 <checkerror>
 800d9b8:	2800      	cmp	r0, #0
 800d9ba:	dbe1      	blt.n	800d980 <_swilseek+0x16>
 800d9bc:	606c      	str	r4, [r5, #4]
 800d9be:	e7e1      	b.n	800d984 <_swilseek+0x1a>
 800d9c0:	2e02      	cmp	r6, #2
 800d9c2:	6803      	ldr	r3, [r0, #0]
 800d9c4:	d1ec      	bne.n	800d9a0 <_swilseek+0x36>
 800d9c6:	260c      	movs	r6, #12
 800d9c8:	466f      	mov	r7, sp
 800d9ca:	9300      	str	r3, [sp, #0]
 800d9cc:	4630      	mov	r0, r6
 800d9ce:	4639      	mov	r1, r7
 800d9d0:	beab      	bkpt	0x00ab
 800d9d2:	4606      	mov	r6, r0
 800d9d4:	4630      	mov	r0, r6
 800d9d6:	f7ff ffc3 	bl	800d960 <checkerror>
 800d9da:	1c43      	adds	r3, r0, #1
 800d9dc:	d0d0      	beq.n	800d980 <_swilseek+0x16>
 800d9de:	4404      	add	r4, r0
 800d9e0:	e7de      	b.n	800d9a0 <_swilseek+0x36>

0800d9e2 <_lseek>:
 800d9e2:	f7ff bfc2 	b.w	800d96a <_swilseek>

0800d9e6 <_swiclose>:
 800d9e6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d9e8:	2402      	movs	r4, #2
 800d9ea:	9001      	str	r0, [sp, #4]
 800d9ec:	ad01      	add	r5, sp, #4
 800d9ee:	4620      	mov	r0, r4
 800d9f0:	4629      	mov	r1, r5
 800d9f2:	beab      	bkpt	0x00ab
 800d9f4:	4604      	mov	r4, r0
 800d9f6:	4620      	mov	r0, r4
 800d9f8:	f7ff ffb2 	bl	800d960 <checkerror>
 800d9fc:	b003      	add	sp, #12
 800d9fe:	bd30      	pop	{r4, r5, pc}

0800da00 <_close>:
 800da00:	b538      	push	{r3, r4, r5, lr}
 800da02:	4605      	mov	r5, r0
 800da04:	f7ff ff84 	bl	800d910 <findslot>
 800da08:	4604      	mov	r4, r0
 800da0a:	b930      	cbnz	r0, 800da1a <_close+0x1a>
 800da0c:	f7fa fbea 	bl	80081e4 <__errno>
 800da10:	2309      	movs	r3, #9
 800da12:	6003      	str	r3, [r0, #0]
 800da14:	f04f 30ff 	mov.w	r0, #4294967295
 800da18:	bd38      	pop	{r3, r4, r5, pc}
 800da1a:	3d01      	subs	r5, #1
 800da1c:	2d01      	cmp	r5, #1
 800da1e:	d809      	bhi.n	800da34 <_close+0x34>
 800da20:	4b07      	ldr	r3, [pc, #28]	@ (800da40 <_close+0x40>)
 800da22:	689a      	ldr	r2, [r3, #8]
 800da24:	691b      	ldr	r3, [r3, #16]
 800da26:	429a      	cmp	r2, r3
 800da28:	d104      	bne.n	800da34 <_close+0x34>
 800da2a:	f04f 33ff 	mov.w	r3, #4294967295
 800da2e:	2000      	movs	r0, #0
 800da30:	6023      	str	r3, [r4, #0]
 800da32:	e7f1      	b.n	800da18 <_close+0x18>
 800da34:	6820      	ldr	r0, [r4, #0]
 800da36:	f7ff ffd6 	bl	800d9e6 <_swiclose>
 800da3a:	2800      	cmp	r0, #0
 800da3c:	d0f5      	beq.n	800da2a <_close+0x2a>
 800da3e:	e7eb      	b.n	800da18 <_close+0x18>
 800da40:	2000101c 	.word	0x2000101c

0800da44 <_isatty>:
 800da44:	b570      	push	{r4, r5, r6, lr}
 800da46:	f7ff ff63 	bl	800d910 <findslot>
 800da4a:	2409      	movs	r4, #9
 800da4c:	4605      	mov	r5, r0
 800da4e:	b920      	cbnz	r0, 800da5a <_isatty+0x16>
 800da50:	f7fa fbc8 	bl	80081e4 <__errno>
 800da54:	6004      	str	r4, [r0, #0]
 800da56:	2000      	movs	r0, #0
 800da58:	bd70      	pop	{r4, r5, r6, pc}
 800da5a:	4620      	mov	r0, r4
 800da5c:	4629      	mov	r1, r5
 800da5e:	beab      	bkpt	0x00ab
 800da60:	4604      	mov	r4, r0
 800da62:	2c01      	cmp	r4, #1
 800da64:	4620      	mov	r0, r4
 800da66:	d0f7      	beq.n	800da58 <_isatty+0x14>
 800da68:	f7fa fbbc 	bl	80081e4 <__errno>
 800da6c:	2513      	movs	r5, #19
 800da6e:	4604      	mov	r4, r0
 800da70:	2600      	movs	r6, #0
 800da72:	4628      	mov	r0, r5
 800da74:	4631      	mov	r1, r6
 800da76:	beab      	bkpt	0x00ab
 800da78:	4605      	mov	r5, r0
 800da7a:	6025      	str	r5, [r4, #0]
 800da7c:	e7eb      	b.n	800da56 <_isatty+0x12>
	...

0800da80 <_init>:
 800da80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da82:	bf00      	nop
 800da84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da86:	bc08      	pop	{r3}
 800da88:	469e      	mov	lr, r3
 800da8a:	4770      	bx	lr

0800da8c <_fini>:
 800da8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da8e:	bf00      	nop
 800da90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da92:	bc08      	pop	{r3}
 800da94:	469e      	mov	lr, r3
 800da96:	4770      	bx	lr
