

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_init'
================================================================
* Date:           Fri Oct  3 11:20:14 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.865 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_init  |       70|       70|         8|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1774|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     294|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     294|    1869|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_21_64_1_1_U2  |mux_21_64_1_1  |        0|   0|  0|   9|    0|
    |mux_22_64_1_1_U3  |mux_22_64_1_1  |        0|   0|  0|   9|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  18|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln13_fu_208_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln14_1_fu_244_p2   |         +|   0|  0|   17|          10|          10|
    |add_ln14_2_fu_250_p2   |         +|   0|  0|   18|          11|          11|
    |add_ln14_fu_358_p2     |         +|   0|  0|   20|          13|          13|
    |icmp_ln13_fu_202_p2    |      icmp|   0|  0|   11|           7|           8|
    |lshr_ln14_2_fu_319_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln14_3_fu_384_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln14_4_fu_402_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln14_fu_301_p2    |      lshr|   0|  0|  423|         128|         128|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1774|         561|         557|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_s_1     |   9|          2|    7|         14|
    |llike_we0                |   9|          2|    8|         16|
    |s_fu_92                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add6_reg_497                      |  64|   0|   64|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |s_1_reg_450                       |   7|   0|    7|          0|
    |s_fu_92                           |   7|   0|    7|          0|
    |tmp_11_reg_472                    |   1|   0|    1|          0|
    |tmp_2_reg_487                     |  64|   0|   64|          0|
    |tmp_5_reg_492                     |  64|   0|   64|          0|
    |zext_ln13_cast_reg_445            |   8|   0|   13|          5|
    |s_1_reg_450                       |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 294|  32|  242|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_249_p_din0    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_249_p_din1    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_249_p_opcode  |  out|    2|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_249_p_dout0   |   in|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_249_p_ce      |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|llike_address0       |  out|   12|   ap_memory|                    llike|         array|
|llike_ce0            |  out|    1|   ap_memory|                    llike|         array|
|llike_we0            |  out|   16|   ap_memory|                    llike|         array|
|llike_d0             |  out|  128|   ap_memory|                    llike|         array|
|init_0_address0      |  out|    4|   ap_memory|                   init_0|         array|
|init_0_ce0           |  out|    1|   ap_memory|                   init_0|         array|
|init_0_q0            |   in|  128|   ap_memory|                   init_0|         array|
|init_1_address0      |  out|    4|   ap_memory|                   init_1|         array|
|init_1_ce0           |  out|    1|   ap_memory|                   init_1|         array|
|init_1_q0            |   in|  128|   ap_memory|                   init_1|         array|
|zext_ln13            |   in|    8|     ap_none|                zext_ln13|        scalar|
|zext_ln14_5          |   in|    8|     ap_none|              zext_ln14_5|        scalar|
|zext_ln14_3          |   in|    8|     ap_none|              zext_ln14_3|        scalar|
|emission_0_address0  |  out|   10|   ap_memory|               emission_0|         array|
|emission_0_ce0       |  out|    1|   ap_memory|               emission_0|         array|
|emission_0_q0        |   in|  128|   ap_memory|               emission_0|         array|
|emission_1_address0  |  out|   10|   ap_memory|               emission_1|         array|
|emission_1_ce0       |  out|    1|   ap_memory|               emission_1|         array|
|emission_1_q0        |   in|  128|   ap_memory|               emission_1|         array|
+---------------------+-----+-----+------------+-------------------------+--------------+

