// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module StoreExceptionBuffer(
  input         clock,
  input         reset,
  input         io_redirect_valid,
  input         io_redirect_bits_robIdx_flag,
  input  [7:0]  io_redirect_bits_robIdx_value,
  input         io_redirect_bits_level,
  input         io_storeAddrIn_0_valid,
  input         io_storeAddrIn_0_bits_uop_exceptionVec_3,
  input         io_storeAddrIn_0_bits_uop_exceptionVec_6,
  input         io_storeAddrIn_0_bits_uop_exceptionVec_7,
  input         io_storeAddrIn_0_bits_uop_exceptionVec_15,
  input         io_storeAddrIn_0_bits_uop_exceptionVec_19,
  input         io_storeAddrIn_0_bits_uop_exceptionVec_23,
  input         io_storeAddrIn_0_bits_uop_robIdx_flag,
  input  [7:0]  io_storeAddrIn_0_bits_uop_robIdx_value,
  input         io_storeAddrIn_0_bits_uop_sqIdx_flag,
  input  [5:0]  io_storeAddrIn_0_bits_uop_sqIdx_value,
  input  [63:0] io_storeAddrIn_0_bits_fullva,
  input         io_storeAddrIn_0_bits_vaNeedExt,
  input  [63:0] io_storeAddrIn_0_bits_gpaddr,
  input         io_storeAddrIn_0_bits_isHyper,
  input         io_storeAddrIn_0_bits_isForVSnonLeafPTE,
  input         io_storeAddrIn_1_valid,
  input         io_storeAddrIn_1_bits_uop_exceptionVec_3,
  input         io_storeAddrIn_1_bits_uop_exceptionVec_6,
  input         io_storeAddrIn_1_bits_uop_exceptionVec_7,
  input         io_storeAddrIn_1_bits_uop_exceptionVec_15,
  input         io_storeAddrIn_1_bits_uop_exceptionVec_19,
  input         io_storeAddrIn_1_bits_uop_exceptionVec_23,
  input         io_storeAddrIn_1_bits_uop_robIdx_flag,
  input  [7:0]  io_storeAddrIn_1_bits_uop_robIdx_value,
  input         io_storeAddrIn_1_bits_uop_sqIdx_flag,
  input  [5:0]  io_storeAddrIn_1_bits_uop_sqIdx_value,
  input  [63:0] io_storeAddrIn_1_bits_fullva,
  input         io_storeAddrIn_1_bits_vaNeedExt,
  input  [63:0] io_storeAddrIn_1_bits_gpaddr,
  input         io_storeAddrIn_1_bits_isHyper,
  input         io_storeAddrIn_1_bits_isForVSnonLeafPTE,
  input         io_storeAddrIn_2_valid,
  input         io_storeAddrIn_2_bits_uop_exceptionVec_3,
  input         io_storeAddrIn_2_bits_uop_exceptionVec_6,
  input         io_storeAddrIn_2_bits_uop_exceptionVec_7,
  input         io_storeAddrIn_2_bits_uop_exceptionVec_15,
  input         io_storeAddrIn_2_bits_uop_exceptionVec_19,
  input         io_storeAddrIn_2_bits_uop_exceptionVec_23,
  input         io_storeAddrIn_2_bits_uop_robIdx_flag,
  input  [7:0]  io_storeAddrIn_2_bits_uop_robIdx_value,
  input         io_storeAddrIn_2_bits_uop_sqIdx_flag,
  input  [5:0]  io_storeAddrIn_2_bits_uop_sqIdx_value,
  input  [63:0] io_storeAddrIn_2_bits_fullva,
  input         io_storeAddrIn_2_bits_vaNeedExt,
  input  [63:0] io_storeAddrIn_2_bits_gpaddr,
  input         io_storeAddrIn_2_bits_isHyper,
  input         io_storeAddrIn_2_bits_isForVSnonLeafPTE,
  input         io_storeAddrIn_3_valid,
  input         io_storeAddrIn_3_bits_uop_exceptionVec_3,
  input         io_storeAddrIn_3_bits_uop_exceptionVec_6,
  input         io_storeAddrIn_3_bits_uop_exceptionVec_7,
  input         io_storeAddrIn_3_bits_uop_exceptionVec_15,
  input         io_storeAddrIn_3_bits_uop_exceptionVec_19,
  input         io_storeAddrIn_3_bits_uop_exceptionVec_23,
  input         io_storeAddrIn_3_bits_uop_robIdx_flag,
  input  [7:0]  io_storeAddrIn_3_bits_uop_robIdx_value,
  input         io_storeAddrIn_3_bits_uop_sqIdx_flag,
  input  [5:0]  io_storeAddrIn_3_bits_uop_sqIdx_value,
  input  [63:0] io_storeAddrIn_3_bits_fullva,
  input         io_storeAddrIn_3_bits_vaNeedExt,
  input  [63:0] io_storeAddrIn_3_bits_gpaddr,
  input         io_storeAddrIn_3_bits_isHyper,
  input         io_storeAddrIn_3_bits_isForVSnonLeafPTE,
  input         io_storeAddrIn_4_valid,
  input         io_storeAddrIn_4_bits_uop_exceptionVec_3,
  input         io_storeAddrIn_4_bits_uop_exceptionVec_6,
  input         io_storeAddrIn_4_bits_uop_exceptionVec_7,
  input         io_storeAddrIn_4_bits_uop_exceptionVec_15,
  input         io_storeAddrIn_4_bits_uop_exceptionVec_19,
  input         io_storeAddrIn_4_bits_uop_exceptionVec_23,
  input         io_storeAddrIn_4_bits_uop_robIdx_flag,
  input  [7:0]  io_storeAddrIn_4_bits_uop_robIdx_value,
  input  [63:0] io_storeAddrIn_4_bits_fullva,
  input         io_storeAddrIn_4_bits_vaNeedExt,
  input  [63:0] io_storeAddrIn_4_bits_gpaddr,
  input         io_storeAddrIn_4_bits_isForVSnonLeafPTE,
  input         io_storeAddrIn_5_valid,
  input         io_storeAddrIn_5_bits_uop_exceptionVec_3,
  input         io_storeAddrIn_5_bits_uop_exceptionVec_6,
  input         io_storeAddrIn_5_bits_uop_exceptionVec_7,
  input         io_storeAddrIn_5_bits_uop_exceptionVec_15,
  input         io_storeAddrIn_5_bits_uop_exceptionVec_19,
  input         io_storeAddrIn_5_bits_uop_exceptionVec_23,
  input         io_storeAddrIn_5_bits_uop_robIdx_flag,
  input  [7:0]  io_storeAddrIn_5_bits_uop_robIdx_value,
  input  [63:0] io_storeAddrIn_5_bits_fullva,
  input         io_storeAddrIn_5_bits_vaNeedExt,
  input  [63:0] io_storeAddrIn_5_bits_gpaddr,
  input         io_storeAddrIn_5_bits_isForVSnonLeafPTE,
  input         io_storeAddrIn_6_valid,
  input         io_storeAddrIn_6_bits_uop_exceptionVec_7,
  input         io_storeAddrIn_6_bits_uop_exceptionVec_19,
  input         io_storeAddrIn_6_bits_uop_robIdx_flag,
  input  [7:0]  io_storeAddrIn_6_bits_uop_robIdx_value,
  input         io_storeAddrIn_6_bits_uop_sqIdx_flag,
  input  [5:0]  io_storeAddrIn_6_bits_uop_sqIdx_value,
  input  [63:0] io_storeAddrIn_6_bits_fullva,
  output [63:0] io_exceptionAddr_vaddr,
  output        io_exceptionAddr_vaNeedExt,
  output        io_exceptionAddr_isHyper,
  output [63:0] io_exceptionAddr_gpaddr,
  output        io_exceptionAddr_isForVSnonLeafPTE
);

  reg         req_valid;
  reg         req_uop_robIdx_flag;
  reg  [7:0]  req_uop_robIdx_value;
  reg         req_uop_sqIdx_flag;
  reg  [5:0]  req_uop_sqIdx_value;
  reg  [63:0] req_fullva;
  reg         req_vaNeedExt;
  reg  [63:0] req_gpaddr;
  reg         req_isHyper;
  reg         req_isForVSnonLeafPTE;
  wire [8:0]  _reqValid_flushItself_T_2 =
    {io_redirect_bits_robIdx_flag, io_redirect_bits_robIdx_value};
  reg         s2_req_0_uop_robIdx_flag;
  reg  [7:0]  s2_req_0_uop_robIdx_value;
  reg         s2_req_0_uop_sqIdx_flag;
  reg  [5:0]  s2_req_0_uop_sqIdx_value;
  reg  [63:0] s2_req_0_fullva;
  reg         s2_req_0_vaNeedExt;
  reg  [63:0] s2_req_0_gpaddr;
  reg         s2_req_0_isHyper;
  reg         s2_req_0_isForVSnonLeafPTE;
  reg         s2_req_1_uop_robIdx_flag;
  reg  [7:0]  s2_req_1_uop_robIdx_value;
  reg         s2_req_1_uop_sqIdx_flag;
  reg  [5:0]  s2_req_1_uop_sqIdx_value;
  reg  [63:0] s2_req_1_fullva;
  reg         s2_req_1_vaNeedExt;
  reg  [63:0] s2_req_1_gpaddr;
  reg         s2_req_1_isHyper;
  reg         s2_req_1_isForVSnonLeafPTE;
  reg         s2_req_2_uop_robIdx_flag;
  reg  [7:0]  s2_req_2_uop_robIdx_value;
  reg         s2_req_2_uop_sqIdx_flag;
  reg  [5:0]  s2_req_2_uop_sqIdx_value;
  reg  [63:0] s2_req_2_fullva;
  reg         s2_req_2_vaNeedExt;
  reg  [63:0] s2_req_2_gpaddr;
  reg         s2_req_2_isHyper;
  reg         s2_req_2_isForVSnonLeafPTE;
  reg         s2_req_3_uop_robIdx_flag;
  reg  [7:0]  s2_req_3_uop_robIdx_value;
  reg         s2_req_3_uop_sqIdx_flag;
  reg  [5:0]  s2_req_3_uop_sqIdx_value;
  reg  [63:0] s2_req_3_fullva;
  reg         s2_req_3_vaNeedExt;
  reg  [63:0] s2_req_3_gpaddr;
  reg         s2_req_3_isHyper;
  reg         s2_req_3_isForVSnonLeafPTE;
  reg         s2_req_4_uop_robIdx_flag;
  reg  [7:0]  s2_req_4_uop_robIdx_value;
  reg  [63:0] s2_req_4_fullva;
  reg         s2_req_4_vaNeedExt;
  reg  [63:0] s2_req_4_gpaddr;
  reg         s2_req_4_isForVSnonLeafPTE;
  reg         s2_req_5_uop_robIdx_flag;
  reg  [7:0]  s2_req_5_uop_robIdx_value;
  reg  [63:0] s2_req_5_fullva;
  reg         s2_req_5_vaNeedExt;
  reg  [63:0] s2_req_5_gpaddr;
  reg         s2_req_5_isForVSnonLeafPTE;
  reg         s2_req_6_uop_robIdx_flag;
  reg  [7:0]  s2_req_6_uop_robIdx_value;
  reg         s2_req_6_uop_sqIdx_flag;
  reg  [5:0]  s2_req_6_uop_sqIdx_value;
  reg  [63:0] s2_req_6_fullva;
  reg         s2_valid_REG;
  wire        s2_valid_0 =
    s2_valid_REG
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {s2_req_0_uop_robIdx_flag,
              s2_req_0_uop_robIdx_value} == _reqValid_flushItself_T_2
           | s2_req_0_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_0_uop_robIdx_value > io_redirect_bits_robIdx_value));
  reg         s2_valid_REG_1;
  wire        s2_valid_1 =
    s2_valid_REG_1
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {s2_req_1_uop_robIdx_flag,
              s2_req_1_uop_robIdx_value} == _reqValid_flushItself_T_2
           | s2_req_1_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_1_uop_robIdx_value > io_redirect_bits_robIdx_value));
  reg         s2_valid_REG_2;
  wire        s2_valid_2 =
    s2_valid_REG_2
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {s2_req_2_uop_robIdx_flag,
              s2_req_2_uop_robIdx_value} == _reqValid_flushItself_T_2
           | s2_req_2_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_2_uop_robIdx_value > io_redirect_bits_robIdx_value));
  reg         s2_valid_REG_3;
  wire        s2_valid_3 =
    s2_valid_REG_3
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {s2_req_3_uop_robIdx_flag,
              s2_req_3_uop_robIdx_value} == _reqValid_flushItself_T_2
           | s2_req_3_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_3_uop_robIdx_value > io_redirect_bits_robIdx_value));
  reg         s2_valid_REG_4;
  wire        s2_valid_4 =
    s2_valid_REG_4
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {s2_req_4_uop_robIdx_flag,
              s2_req_4_uop_robIdx_value} == _reqValid_flushItself_T_2
           | s2_req_4_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_4_uop_robIdx_value > io_redirect_bits_robIdx_value));
  reg         s2_valid_REG_5;
  wire        s2_valid_5 =
    s2_valid_REG_5
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {s2_req_5_uop_robIdx_flag,
              s2_req_5_uop_robIdx_value} == _reqValid_flushItself_T_2
           | s2_req_5_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_5_uop_robIdx_value > io_redirect_bits_robIdx_value));
  reg         s2_valid_REG_6;
  wire        s2_valid_6 =
    s2_valid_REG_6
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {s2_req_6_uop_robIdx_flag,
              s2_req_6_uop_robIdx_value} == _reqValid_flushItself_T_2
           | s2_req_6_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_6_uop_robIdx_value > io_redirect_bits_robIdx_value));
  wire        reqValid =
    req_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {req_uop_robIdx_flag, req_uop_robIdx_value} == _reqValid_flushItself_T_2
           | req_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ req_uop_robIdx_value > io_redirect_bits_robIdx_value));
  wire        _reqSel_left_left_oldest_T = s2_valid_0 & s2_valid_1;
  wire        _reqSel_left_left_oldest_T_1 =
    s2_req_0_uop_sqIdx_flag ^ s2_req_1_uop_sqIdx_flag
    ^ s2_req_0_uop_sqIdx_value > s2_req_1_uop_sqIdx_value;
  wire        _reqSel_left_left_oldest_T_4 = s2_valid_0 & ~s2_valid_1;
  wire        reqSel_left_res_0_valid =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1 ? s2_valid_1 : s2_valid_0)
      : _reqSel_left_left_oldest_T_4 ? s2_valid_0 : s2_valid_1;
  wire        reqSel_left_res_0_bits_uop_sqIdx_flag =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1 ? s2_req_1_uop_sqIdx_flag : s2_req_0_uop_sqIdx_flag)
      : _reqSel_left_left_oldest_T_4 ? s2_req_0_uop_sqIdx_flag : s2_req_1_uop_sqIdx_flag;
  wire [5:0]  reqSel_left_res_0_bits_uop_sqIdx_value =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1
           ? s2_req_1_uop_sqIdx_value
           : s2_req_0_uop_sqIdx_value)
      : _reqSel_left_left_oldest_T_4
          ? s2_req_0_uop_sqIdx_value
          : s2_req_1_uop_sqIdx_value;
  wire        _reqSel_left_right_oldest_T = s2_valid_2 & s2_valid_3;
  wire        _reqSel_left_right_oldest_T_1 =
    s2_req_2_uop_sqIdx_flag ^ s2_req_3_uop_sqIdx_flag
    ^ s2_req_2_uop_sqIdx_value > s2_req_3_uop_sqIdx_value;
  wire        _reqSel_left_right_oldest_T_4 = s2_valid_2 & ~s2_valid_3;
  wire        reqSel_left_res_1_valid =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_valid_3 : s2_valid_2)
      : _reqSel_left_right_oldest_T_4 ? s2_valid_2 : s2_valid_3;
  wire        reqSel_left_res_1_bits_uop_sqIdx_flag =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_3_uop_sqIdx_flag
           : s2_req_2_uop_sqIdx_flag)
      : _reqSel_left_right_oldest_T_4 ? s2_req_2_uop_sqIdx_flag : s2_req_3_uop_sqIdx_flag;
  wire [5:0]  reqSel_left_res_1_bits_uop_sqIdx_value =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_3_uop_sqIdx_value
           : s2_req_2_uop_sqIdx_value)
      : _reqSel_left_right_oldest_T_4
          ? s2_req_2_uop_sqIdx_value
          : s2_req_3_uop_sqIdx_value;
  wire        _reqSel_left_oldest_T = reqSel_left_res_0_valid & reqSel_left_res_1_valid;
  wire        _reqSel_left_oldest_T_1 =
    reqSel_left_res_0_bits_uop_sqIdx_flag ^ reqSel_left_res_1_bits_uop_sqIdx_flag
    ^ reqSel_left_res_0_bits_uop_sqIdx_value > reqSel_left_res_1_bits_uop_sqIdx_value;
  wire        _reqSel_left_oldest_T_4 =
    reqSel_left_res_0_valid & ~reqSel_left_res_1_valid;
  wire        reqSel_res_0_valid =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1 ? reqSel_left_res_1_valid : reqSel_left_res_0_valid)
      : _reqSel_left_oldest_T_4 ? reqSel_left_res_0_valid : reqSel_left_res_1_valid;
  wire        reqSel_res_0_bits_uop_sqIdx_flag =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_uop_sqIdx_flag
           : reqSel_left_res_0_bits_uop_sqIdx_flag)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_uop_sqIdx_flag
          : reqSel_left_res_1_bits_uop_sqIdx_flag;
  wire [5:0]  reqSel_res_0_bits_uop_sqIdx_value =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_uop_sqIdx_value
           : reqSel_left_res_0_bits_uop_sqIdx_value)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_uop_sqIdx_value
          : reqSel_left_res_1_bits_uop_sqIdx_value;
  wire        _GEN = s2_valid_4 & s2_valid_5 | s2_valid_4 & ~s2_valid_5;
  wire        reqSel_right_res_0_valid = _GEN ? s2_valid_4 : s2_valid_5;
  wire        _reqSel_right_right_oldest_T = s2_valid_6 & reqValid;
  wire        _reqSel_right_right_oldest_T_1 =
    s2_req_6_uop_sqIdx_flag ^ req_uop_sqIdx_flag
    ^ s2_req_6_uop_sqIdx_value > req_uop_sqIdx_value;
  wire        _reqSel_right_right_oldest_T_4 = s2_valid_6 & ~reqValid;
  wire        reqSel_right_res_1_valid =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_1 ? reqValid : s2_valid_6)
      : _reqSel_right_right_oldest_T_4 ? s2_valid_6 : reqValid;
  wire        reqSel_right_res_1_bits_uop_sqIdx_flag =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_1 ? req_uop_sqIdx_flag : s2_req_6_uop_sqIdx_flag)
      : _reqSel_right_right_oldest_T_4 ? s2_req_6_uop_sqIdx_flag : req_uop_sqIdx_flag;
  wire [5:0]  reqSel_right_res_1_bits_uop_sqIdx_value =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_1 ? req_uop_sqIdx_value : s2_req_6_uop_sqIdx_value)
      : _reqSel_right_right_oldest_T_4 ? s2_req_6_uop_sqIdx_value : req_uop_sqIdx_value;
  wire        _reqSel_right_oldest_T =
    reqSel_right_res_0_valid & reqSel_right_res_1_valid;
  wire        _reqSel_right_oldest_T_4 =
    reqSel_right_res_0_valid & ~reqSel_right_res_1_valid;
  wire        reqSel_res_1_valid =
    _reqSel_right_oldest_T
      ? (reqSel_right_res_1_bits_uop_sqIdx_flag
           ? reqSel_right_res_1_valid
           : reqSel_right_res_0_valid)
      : _reqSel_right_oldest_T_4 ? reqSel_right_res_0_valid : reqSel_right_res_1_valid;
  wire        reqSel_res_1_bits_uop_sqIdx_flag =
    (_reqSel_right_oldest_T | ~_reqSel_right_oldest_T_4)
    & reqSel_right_res_1_bits_uop_sqIdx_flag;
  wire        _reqSel_oldest_T = reqSel_res_0_valid & reqSel_res_1_valid;
  wire        _reqSel_oldest_T_1 =
    reqSel_res_0_bits_uop_sqIdx_flag ^ reqSel_res_1_bits_uop_sqIdx_flag
    ^ reqSel_res_0_bits_uop_sqIdx_value > (_reqSel_right_oldest_T
                                             ? (reqSel_right_res_1_bits_uop_sqIdx_flag
                                                  ? reqSel_right_res_1_bits_uop_sqIdx_value
                                                  : 6'h0)
                                             : _reqSel_right_oldest_T_4
                                                 ? 6'h0
                                                 : reqSel_right_res_1_bits_uop_sqIdx_value);
  wire        _reqSel_oldest_T_4 = reqSel_res_0_valid & ~reqSel_res_1_valid;
  always @(posedge clock or posedge reset) begin
    if (reset)
      req_valid <= 1'h0;
    else if (_reqSel_oldest_T) begin
      if (_reqSel_oldest_T_1) begin
        if (_reqSel_right_oldest_T) begin
          if (reqSel_right_res_1_bits_uop_sqIdx_flag) begin
            if (_reqSel_right_right_oldest_T) begin
              if (_reqSel_right_right_oldest_T_1)
                req_valid <= reqValid;
              else
                req_valid <= s2_valid_6;
            end
            else if (_reqSel_right_right_oldest_T_4)
              req_valid <= s2_valid_6;
            else
              req_valid <= reqValid;
          end
          else
            req_valid <= reqSel_right_res_0_valid;
        end
        else if (_reqSel_right_oldest_T_4)
          req_valid <= reqSel_right_res_0_valid;
        else if (_reqSel_right_right_oldest_T) begin
          if (_reqSel_right_right_oldest_T_1)
            req_valid <= reqValid;
          else
            req_valid <= s2_valid_6;
        end
        else if (_reqSel_right_right_oldest_T_4)
          req_valid <= s2_valid_6;
        else
          req_valid <= reqValid;
      end
      else
        req_valid <= reqSel_res_0_valid;
    end
    else if (_reqSel_oldest_T_4)
      req_valid <= reqSel_res_0_valid;
    else if (_reqSel_right_oldest_T) begin
      if (reqSel_right_res_1_bits_uop_sqIdx_flag) begin
        if (_reqSel_right_right_oldest_T) begin
          if (_reqSel_right_right_oldest_T_1)
            req_valid <= reqValid;
          else
            req_valid <= s2_valid_6;
        end
        else if (_reqSel_right_right_oldest_T_4)
          req_valid <= s2_valid_6;
        else
          req_valid <= reqValid;
      end
      else
        req_valid <= reqSel_right_res_0_valid;
    end
    else if (_reqSel_right_oldest_T_4)
      req_valid <= reqSel_right_res_0_valid;
    else if (_reqSel_right_right_oldest_T) begin
      if (_reqSel_right_right_oldest_T_1)
        req_valid <= reqValid;
      else
        req_valid <= s2_valid_6;
    end
    else if (_reqSel_right_right_oldest_T_4)
      req_valid <= s2_valid_6;
    else
      req_valid <= reqValid;
  end // always @(posedge, posedge)
  wire        s1_valid_0 =
    io_storeAddrIn_0_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_storeAddrIn_0_bits_uop_robIdx_flag,
              io_storeAddrIn_0_bits_uop_robIdx_value} == _reqValid_flushItself_T_2
           | io_storeAddrIn_0_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_storeAddrIn_0_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{io_storeAddrIn_0_bits_uop_exceptionVec_23,
         io_storeAddrIn_0_bits_uop_exceptionVec_19,
         io_storeAddrIn_0_bits_uop_exceptionVec_15,
         io_storeAddrIn_0_bits_uop_exceptionVec_7,
         io_storeAddrIn_0_bits_uop_exceptionVec_6,
         io_storeAddrIn_0_bits_uop_exceptionVec_3});
  wire        s1_valid_1 =
    io_storeAddrIn_1_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_storeAddrIn_1_bits_uop_robIdx_flag,
              io_storeAddrIn_1_bits_uop_robIdx_value} == _reqValid_flushItself_T_2
           | io_storeAddrIn_1_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_storeAddrIn_1_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{io_storeAddrIn_1_bits_uop_exceptionVec_23,
         io_storeAddrIn_1_bits_uop_exceptionVec_19,
         io_storeAddrIn_1_bits_uop_exceptionVec_15,
         io_storeAddrIn_1_bits_uop_exceptionVec_7,
         io_storeAddrIn_1_bits_uop_exceptionVec_6,
         io_storeAddrIn_1_bits_uop_exceptionVec_3});
  wire        s1_valid_2 =
    io_storeAddrIn_2_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_storeAddrIn_2_bits_uop_robIdx_flag,
              io_storeAddrIn_2_bits_uop_robIdx_value} == _reqValid_flushItself_T_2
           | io_storeAddrIn_2_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_storeAddrIn_2_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{io_storeAddrIn_2_bits_uop_exceptionVec_23,
         io_storeAddrIn_2_bits_uop_exceptionVec_19,
         io_storeAddrIn_2_bits_uop_exceptionVec_15,
         io_storeAddrIn_2_bits_uop_exceptionVec_7,
         io_storeAddrIn_2_bits_uop_exceptionVec_6,
         io_storeAddrIn_2_bits_uop_exceptionVec_3});
  wire        s1_valid_3 =
    io_storeAddrIn_3_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_storeAddrIn_3_bits_uop_robIdx_flag,
              io_storeAddrIn_3_bits_uop_robIdx_value} == _reqValid_flushItself_T_2
           | io_storeAddrIn_3_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_storeAddrIn_3_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{io_storeAddrIn_3_bits_uop_exceptionVec_23,
         io_storeAddrIn_3_bits_uop_exceptionVec_19,
         io_storeAddrIn_3_bits_uop_exceptionVec_15,
         io_storeAddrIn_3_bits_uop_exceptionVec_7,
         io_storeAddrIn_3_bits_uop_exceptionVec_6,
         io_storeAddrIn_3_bits_uop_exceptionVec_3});
  wire        s1_valid_4 =
    io_storeAddrIn_4_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_storeAddrIn_4_bits_uop_robIdx_flag,
              io_storeAddrIn_4_bits_uop_robIdx_value} == _reqValid_flushItself_T_2
           | io_storeAddrIn_4_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_storeAddrIn_4_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{io_storeAddrIn_4_bits_uop_exceptionVec_23,
         io_storeAddrIn_4_bits_uop_exceptionVec_19,
         io_storeAddrIn_4_bits_uop_exceptionVec_15,
         io_storeAddrIn_4_bits_uop_exceptionVec_7,
         io_storeAddrIn_4_bits_uop_exceptionVec_6,
         io_storeAddrIn_4_bits_uop_exceptionVec_3});
  wire        s1_valid_5 =
    io_storeAddrIn_5_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_storeAddrIn_5_bits_uop_robIdx_flag,
              io_storeAddrIn_5_bits_uop_robIdx_value} == _reqValid_flushItself_T_2
           | io_storeAddrIn_5_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_storeAddrIn_5_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{io_storeAddrIn_5_bits_uop_exceptionVec_23,
         io_storeAddrIn_5_bits_uop_exceptionVec_19,
         io_storeAddrIn_5_bits_uop_exceptionVec_15,
         io_storeAddrIn_5_bits_uop_exceptionVec_7,
         io_storeAddrIn_5_bits_uop_exceptionVec_6,
         io_storeAddrIn_5_bits_uop_exceptionVec_3});
  wire        s1_valid_6 =
    io_storeAddrIn_6_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_storeAddrIn_6_bits_uop_robIdx_flag,
              io_storeAddrIn_6_bits_uop_robIdx_value} == _reqValid_flushItself_T_2
           | io_storeAddrIn_6_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_storeAddrIn_6_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{io_storeAddrIn_6_bits_uop_exceptionVec_19,
         io_storeAddrIn_6_bits_uop_exceptionVec_7});
  wire        reqSel_left_res_0_bits_uop_robIdx_flag =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1
           ? s2_req_1_uop_robIdx_flag
           : s2_req_0_uop_robIdx_flag)
      : _reqSel_left_left_oldest_T_4
          ? s2_req_0_uop_robIdx_flag
          : s2_req_1_uop_robIdx_flag;
  wire [7:0]  reqSel_left_res_0_bits_uop_robIdx_value =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1
           ? s2_req_1_uop_robIdx_value
           : s2_req_0_uop_robIdx_value)
      : _reqSel_left_left_oldest_T_4
          ? s2_req_0_uop_robIdx_value
          : s2_req_1_uop_robIdx_value;
  wire [63:0] reqSel_left_res_0_bits_fullva =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1 ? s2_req_1_fullva : s2_req_0_fullva)
      : _reqSel_left_left_oldest_T_4 ? s2_req_0_fullva : s2_req_1_fullva;
  wire        reqSel_left_res_0_bits_vaNeedExt =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1 ? s2_req_1_vaNeedExt : s2_req_0_vaNeedExt)
      : _reqSel_left_left_oldest_T_4 ? s2_req_0_vaNeedExt : s2_req_1_vaNeedExt;
  wire [63:0] reqSel_left_res_0_bits_gpaddr =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1 ? s2_req_1_gpaddr : s2_req_0_gpaddr)
      : _reqSel_left_left_oldest_T_4 ? s2_req_0_gpaddr : s2_req_1_gpaddr;
  wire        reqSel_left_res_0_bits_isHyper =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1 ? s2_req_1_isHyper : s2_req_0_isHyper)
      : _reqSel_left_left_oldest_T_4 ? s2_req_0_isHyper : s2_req_1_isHyper;
  wire        reqSel_left_res_0_bits_isForVSnonLeafPTE =
    _reqSel_left_left_oldest_T
      ? (_reqSel_left_left_oldest_T_1
           ? s2_req_1_isForVSnonLeafPTE
           : s2_req_0_isForVSnonLeafPTE)
      : _reqSel_left_left_oldest_T_4
          ? s2_req_0_isForVSnonLeafPTE
          : s2_req_1_isForVSnonLeafPTE;
  wire        reqSel_left_res_1_bits_uop_robIdx_flag =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_3_uop_robIdx_flag
           : s2_req_2_uop_robIdx_flag)
      : _reqSel_left_right_oldest_T_4
          ? s2_req_2_uop_robIdx_flag
          : s2_req_3_uop_robIdx_flag;
  wire [7:0]  reqSel_left_res_1_bits_uop_robIdx_value =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_3_uop_robIdx_value
           : s2_req_2_uop_robIdx_value)
      : _reqSel_left_right_oldest_T_4
          ? s2_req_2_uop_robIdx_value
          : s2_req_3_uop_robIdx_value;
  wire [63:0] reqSel_left_res_1_bits_fullva =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_req_3_fullva : s2_req_2_fullva)
      : _reqSel_left_right_oldest_T_4 ? s2_req_2_fullva : s2_req_3_fullva;
  wire        reqSel_left_res_1_bits_vaNeedExt =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_req_3_vaNeedExt : s2_req_2_vaNeedExt)
      : _reqSel_left_right_oldest_T_4 ? s2_req_2_vaNeedExt : s2_req_3_vaNeedExt;
  wire [63:0] reqSel_left_res_1_bits_gpaddr =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_req_3_gpaddr : s2_req_2_gpaddr)
      : _reqSel_left_right_oldest_T_4 ? s2_req_2_gpaddr : s2_req_3_gpaddr;
  wire        reqSel_left_res_1_bits_isHyper =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_req_3_isHyper : s2_req_2_isHyper)
      : _reqSel_left_right_oldest_T_4 ? s2_req_2_isHyper : s2_req_3_isHyper;
  wire        reqSel_left_res_1_bits_isForVSnonLeafPTE =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_3_isForVSnonLeafPTE
           : s2_req_2_isForVSnonLeafPTE)
      : _reqSel_left_right_oldest_T_4
          ? s2_req_2_isForVSnonLeafPTE
          : s2_req_3_isForVSnonLeafPTE;
  wire        reqSel_res_0_bits_uop_robIdx_flag =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_uop_robIdx_flag
           : reqSel_left_res_0_bits_uop_robIdx_flag)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_uop_robIdx_flag
          : reqSel_left_res_1_bits_uop_robIdx_flag;
  wire [7:0]  reqSel_res_0_bits_uop_robIdx_value =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_uop_robIdx_value
           : reqSel_left_res_0_bits_uop_robIdx_value)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_uop_robIdx_value
          : reqSel_left_res_1_bits_uop_robIdx_value;
  wire [63:0] reqSel_res_0_bits_fullva =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_fullva
           : reqSel_left_res_0_bits_fullva)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_fullva
          : reqSel_left_res_1_bits_fullva;
  wire        reqSel_res_0_bits_vaNeedExt =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_vaNeedExt
           : reqSel_left_res_0_bits_vaNeedExt)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_vaNeedExt
          : reqSel_left_res_1_bits_vaNeedExt;
  wire [63:0] reqSel_res_0_bits_gpaddr =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_gpaddr
           : reqSel_left_res_0_bits_gpaddr)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_gpaddr
          : reqSel_left_res_1_bits_gpaddr;
  wire        reqSel_res_0_bits_isHyper =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_isHyper
           : reqSel_left_res_0_bits_isHyper)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_isHyper
          : reqSel_left_res_1_bits_isHyper;
  wire        reqSel_res_0_bits_isForVSnonLeafPTE =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_isForVSnonLeafPTE
           : reqSel_left_res_0_bits_isForVSnonLeafPTE)
      : _reqSel_left_oldest_T_4
          ? reqSel_left_res_0_bits_isForVSnonLeafPTE
          : reqSel_left_res_1_bits_isForVSnonLeafPTE;
  wire        reqSel_right_res_0_bits_uop_robIdx_flag =
    _GEN ? s2_req_4_uop_robIdx_flag : s2_req_5_uop_robIdx_flag;
  wire [7:0]  reqSel_right_res_0_bits_uop_robIdx_value =
    _GEN ? s2_req_4_uop_robIdx_value : s2_req_5_uop_robIdx_value;
  wire [63:0] reqSel_right_res_0_bits_fullva = _GEN ? s2_req_4_fullva : s2_req_5_fullva;
  wire        reqSel_right_res_0_bits_vaNeedExt =
    _GEN ? s2_req_4_vaNeedExt : s2_req_5_vaNeedExt;
  wire [63:0] reqSel_right_res_0_bits_gpaddr = _GEN ? s2_req_4_gpaddr : s2_req_5_gpaddr;
  wire        reqSel_right_res_0_bits_isForVSnonLeafPTE =
    _GEN ? s2_req_4_isForVSnonLeafPTE : s2_req_5_isForVSnonLeafPTE;
  wire        _reqSel_right_right_oldest_T_2_bits_vaNeedExt =
    ~_reqSel_right_right_oldest_T_1 | req_vaNeedExt;
  wire        _reqSel_right_right_oldest_T_2_bits_isForVSnonLeafPTE =
    _reqSel_right_right_oldest_T_1 & req_isForVSnonLeafPTE;
  wire        _reqSel_right_right_oldest_T_5_bits_vaNeedExt =
    _reqSel_right_right_oldest_T_4 | req_vaNeedExt;
  wire        _reqSel_right_right_oldest_T_5_bits_isForVSnonLeafPTE =
    ~_reqSel_right_right_oldest_T_4 & req_isForVSnonLeafPTE;
  wire        reqSel_right_res_1_bits_isHyper =
    _reqSel_right_right_oldest_T
      ? _reqSel_right_right_oldest_T_1 & req_isHyper
      : ~_reqSel_right_right_oldest_T_4 & req_isHyper;
  wire        _reqSel_right_oldest_T_2_bits_isHyper =
    reqSel_right_res_1_bits_uop_sqIdx_flag & reqSel_right_res_1_bits_isHyper;
  wire        _reqSel_right_oldest_T_5_bits_isHyper =
    ~_reqSel_right_oldest_T_4 & reqSel_right_res_1_bits_isHyper;
  always @(posedge clock) begin
    if (_reqSel_oldest_T) begin
      if (_reqSel_oldest_T_1) begin
        if (_reqSel_right_oldest_T) begin
          if (reqSel_right_res_1_bits_uop_sqIdx_flag) begin
            if (_reqSel_right_right_oldest_T) begin
              if (~_reqSel_right_right_oldest_T_1) begin
                req_uop_robIdx_flag <= s2_req_6_uop_robIdx_flag;
                req_uop_robIdx_value <= s2_req_6_uop_robIdx_value;
                req_uop_sqIdx_value <= s2_req_6_uop_sqIdx_value;
                req_fullva <= s2_req_6_fullva;
                req_gpaddr <= 64'h0;
              end
              req_vaNeedExt <= _reqSel_right_right_oldest_T_2_bits_vaNeedExt;
              req_isForVSnonLeafPTE <=
                _reqSel_right_right_oldest_T_2_bits_isForVSnonLeafPTE;
            end
            else begin
              if (_reqSel_right_right_oldest_T_4) begin
                req_uop_robIdx_flag <= s2_req_6_uop_robIdx_flag;
                req_uop_robIdx_value <= s2_req_6_uop_robIdx_value;
                req_uop_sqIdx_value <= s2_req_6_uop_sqIdx_value;
                req_fullva <= s2_req_6_fullva;
                req_gpaddr <= 64'h0;
              end
              req_vaNeedExt <= _reqSel_right_right_oldest_T_5_bits_vaNeedExt;
              req_isForVSnonLeafPTE <=
                _reqSel_right_right_oldest_T_5_bits_isForVSnonLeafPTE;
            end
          end
          else begin
            req_uop_robIdx_flag <= reqSel_right_res_0_bits_uop_robIdx_flag;
            req_uop_robIdx_value <= reqSel_right_res_0_bits_uop_robIdx_value;
            req_uop_sqIdx_value <= 6'h0;
            req_fullva <= reqSel_right_res_0_bits_fullva;
            req_vaNeedExt <= reqSel_right_res_0_bits_vaNeedExt;
            req_gpaddr <= reqSel_right_res_0_bits_gpaddr;
            req_isForVSnonLeafPTE <= reqSel_right_res_0_bits_isForVSnonLeafPTE;
          end
          req_isHyper <= _reqSel_right_oldest_T_2_bits_isHyper;
        end
        else begin
          if (_reqSel_right_oldest_T_4) begin
            req_uop_robIdx_flag <= reqSel_right_res_0_bits_uop_robIdx_flag;
            req_uop_robIdx_value <= reqSel_right_res_0_bits_uop_robIdx_value;
            req_uop_sqIdx_value <= 6'h0;
            req_fullva <= reqSel_right_res_0_bits_fullva;
            req_vaNeedExt <= reqSel_right_res_0_bits_vaNeedExt;
            req_gpaddr <= reqSel_right_res_0_bits_gpaddr;
            req_isForVSnonLeafPTE <= reqSel_right_res_0_bits_isForVSnonLeafPTE;
          end
          else if (_reqSel_right_right_oldest_T) begin
            if (~_reqSel_right_right_oldest_T_1) begin
              req_uop_robIdx_flag <= s2_req_6_uop_robIdx_flag;
              req_uop_robIdx_value <= s2_req_6_uop_robIdx_value;
              req_uop_sqIdx_value <= s2_req_6_uop_sqIdx_value;
              req_fullva <= s2_req_6_fullva;
              req_gpaddr <= 64'h0;
            end
            req_vaNeedExt <= _reqSel_right_right_oldest_T_2_bits_vaNeedExt;
            req_isForVSnonLeafPTE <=
              _reqSel_right_right_oldest_T_2_bits_isForVSnonLeafPTE;
          end
          else begin
            if (_reqSel_right_right_oldest_T_4) begin
              req_uop_robIdx_flag <= s2_req_6_uop_robIdx_flag;
              req_uop_robIdx_value <= s2_req_6_uop_robIdx_value;
              req_uop_sqIdx_value <= s2_req_6_uop_sqIdx_value;
              req_fullva <= s2_req_6_fullva;
              req_gpaddr <= 64'h0;
            end
            req_vaNeedExt <= _reqSel_right_right_oldest_T_5_bits_vaNeedExt;
            req_isForVSnonLeafPTE <=
              _reqSel_right_right_oldest_T_5_bits_isForVSnonLeafPTE;
          end
          req_isHyper <= _reqSel_right_oldest_T_5_bits_isHyper;
        end
        req_uop_sqIdx_flag <= reqSel_res_1_bits_uop_sqIdx_flag;
      end
      else begin
        req_uop_robIdx_flag <= reqSel_res_0_bits_uop_robIdx_flag;
        req_uop_robIdx_value <= reqSel_res_0_bits_uop_robIdx_value;
        req_uop_sqIdx_flag <= reqSel_res_0_bits_uop_sqIdx_flag;
        req_uop_sqIdx_value <= reqSel_res_0_bits_uop_sqIdx_value;
        req_fullva <= reqSel_res_0_bits_fullva;
        req_vaNeedExt <= reqSel_res_0_bits_vaNeedExt;
        req_gpaddr <= reqSel_res_0_bits_gpaddr;
        req_isHyper <= reqSel_res_0_bits_isHyper;
        req_isForVSnonLeafPTE <= reqSel_res_0_bits_isForVSnonLeafPTE;
      end
    end
    else if (_reqSel_oldest_T_4) begin
      req_uop_robIdx_flag <= reqSel_res_0_bits_uop_robIdx_flag;
      req_uop_robIdx_value <= reqSel_res_0_bits_uop_robIdx_value;
      req_uop_sqIdx_flag <= reqSel_res_0_bits_uop_sqIdx_flag;
      req_uop_sqIdx_value <= reqSel_res_0_bits_uop_sqIdx_value;
      req_fullva <= reqSel_res_0_bits_fullva;
      req_vaNeedExt <= reqSel_res_0_bits_vaNeedExt;
      req_gpaddr <= reqSel_res_0_bits_gpaddr;
      req_isHyper <= reqSel_res_0_bits_isHyper;
      req_isForVSnonLeafPTE <= reqSel_res_0_bits_isForVSnonLeafPTE;
    end
    else begin
      if (_reqSel_right_oldest_T) begin
        if (reqSel_right_res_1_bits_uop_sqIdx_flag) begin
          if (_reqSel_right_right_oldest_T) begin
            if (~_reqSel_right_right_oldest_T_1) begin
              req_uop_robIdx_flag <= s2_req_6_uop_robIdx_flag;
              req_uop_robIdx_value <= s2_req_6_uop_robIdx_value;
              req_uop_sqIdx_value <= s2_req_6_uop_sqIdx_value;
              req_fullva <= s2_req_6_fullva;
              req_gpaddr <= 64'h0;
            end
            req_vaNeedExt <= _reqSel_right_right_oldest_T_2_bits_vaNeedExt;
            req_isForVSnonLeafPTE <=
              _reqSel_right_right_oldest_T_2_bits_isForVSnonLeafPTE;
          end
          else begin
            if (_reqSel_right_right_oldest_T_4) begin
              req_uop_robIdx_flag <= s2_req_6_uop_robIdx_flag;
              req_uop_robIdx_value <= s2_req_6_uop_robIdx_value;
              req_uop_sqIdx_value <= s2_req_6_uop_sqIdx_value;
              req_fullva <= s2_req_6_fullva;
              req_gpaddr <= 64'h0;
            end
            req_vaNeedExt <= _reqSel_right_right_oldest_T_5_bits_vaNeedExt;
            req_isForVSnonLeafPTE <=
              _reqSel_right_right_oldest_T_5_bits_isForVSnonLeafPTE;
          end
        end
        else begin
          req_uop_robIdx_flag <= reqSel_right_res_0_bits_uop_robIdx_flag;
          req_uop_robIdx_value <= reqSel_right_res_0_bits_uop_robIdx_value;
          req_uop_sqIdx_value <= 6'h0;
          req_fullva <= reqSel_right_res_0_bits_fullva;
          req_vaNeedExt <= reqSel_right_res_0_bits_vaNeedExt;
          req_gpaddr <= reqSel_right_res_0_bits_gpaddr;
          req_isForVSnonLeafPTE <= reqSel_right_res_0_bits_isForVSnonLeafPTE;
        end
        req_isHyper <= _reqSel_right_oldest_T_2_bits_isHyper;
      end
      else begin
        if (_reqSel_right_oldest_T_4) begin
          req_uop_robIdx_flag <= reqSel_right_res_0_bits_uop_robIdx_flag;
          req_uop_robIdx_value <= reqSel_right_res_0_bits_uop_robIdx_value;
          req_uop_sqIdx_value <= 6'h0;
          req_fullva <= reqSel_right_res_0_bits_fullva;
          req_vaNeedExt <= reqSel_right_res_0_bits_vaNeedExt;
          req_gpaddr <= reqSel_right_res_0_bits_gpaddr;
          req_isForVSnonLeafPTE <= reqSel_right_res_0_bits_isForVSnonLeafPTE;
        end
        else if (_reqSel_right_right_oldest_T) begin
          if (~_reqSel_right_right_oldest_T_1) begin
            req_uop_robIdx_flag <= s2_req_6_uop_robIdx_flag;
            req_uop_robIdx_value <= s2_req_6_uop_robIdx_value;
            req_uop_sqIdx_value <= s2_req_6_uop_sqIdx_value;
            req_fullva <= s2_req_6_fullva;
            req_gpaddr <= 64'h0;
          end
          req_vaNeedExt <= _reqSel_right_right_oldest_T_2_bits_vaNeedExt;
          req_isForVSnonLeafPTE <= _reqSel_right_right_oldest_T_2_bits_isForVSnonLeafPTE;
        end
        else begin
          if (_reqSel_right_right_oldest_T_4) begin
            req_uop_robIdx_flag <= s2_req_6_uop_robIdx_flag;
            req_uop_robIdx_value <= s2_req_6_uop_robIdx_value;
            req_uop_sqIdx_value <= s2_req_6_uop_sqIdx_value;
            req_fullva <= s2_req_6_fullva;
            req_gpaddr <= 64'h0;
          end
          req_vaNeedExt <= _reqSel_right_right_oldest_T_5_bits_vaNeedExt;
          req_isForVSnonLeafPTE <= _reqSel_right_right_oldest_T_5_bits_isForVSnonLeafPTE;
        end
        req_isHyper <= _reqSel_right_oldest_T_5_bits_isHyper;
      end
      req_uop_sqIdx_flag <= reqSel_res_1_bits_uop_sqIdx_flag;
    end
    if (s1_valid_0) begin
      s2_req_0_uop_robIdx_flag <= io_storeAddrIn_0_bits_uop_robIdx_flag;
      s2_req_0_uop_robIdx_value <= io_storeAddrIn_0_bits_uop_robIdx_value;
      s2_req_0_uop_sqIdx_flag <= io_storeAddrIn_0_bits_uop_sqIdx_flag;
      s2_req_0_uop_sqIdx_value <= io_storeAddrIn_0_bits_uop_sqIdx_value;
      s2_req_0_fullva <= io_storeAddrIn_0_bits_fullva;
      s2_req_0_vaNeedExt <= io_storeAddrIn_0_bits_vaNeedExt;
      s2_req_0_gpaddr <= io_storeAddrIn_0_bits_gpaddr;
      s2_req_0_isHyper <= io_storeAddrIn_0_bits_isHyper;
      s2_req_0_isForVSnonLeafPTE <= io_storeAddrIn_0_bits_isForVSnonLeafPTE;
    end
    if (s1_valid_1) begin
      s2_req_1_uop_robIdx_flag <= io_storeAddrIn_1_bits_uop_robIdx_flag;
      s2_req_1_uop_robIdx_value <= io_storeAddrIn_1_bits_uop_robIdx_value;
      s2_req_1_uop_sqIdx_flag <= io_storeAddrIn_1_bits_uop_sqIdx_flag;
      s2_req_1_uop_sqIdx_value <= io_storeAddrIn_1_bits_uop_sqIdx_value;
      s2_req_1_fullva <= io_storeAddrIn_1_bits_fullva;
      s2_req_1_vaNeedExt <= io_storeAddrIn_1_bits_vaNeedExt;
      s2_req_1_gpaddr <= io_storeAddrIn_1_bits_gpaddr;
      s2_req_1_isHyper <= io_storeAddrIn_1_bits_isHyper;
      s2_req_1_isForVSnonLeafPTE <= io_storeAddrIn_1_bits_isForVSnonLeafPTE;
    end
    if (s1_valid_2) begin
      s2_req_2_uop_robIdx_flag <= io_storeAddrIn_2_bits_uop_robIdx_flag;
      s2_req_2_uop_robIdx_value <= io_storeAddrIn_2_bits_uop_robIdx_value;
      s2_req_2_uop_sqIdx_flag <= io_storeAddrIn_2_bits_uop_sqIdx_flag;
      s2_req_2_uop_sqIdx_value <= io_storeAddrIn_2_bits_uop_sqIdx_value;
      s2_req_2_fullva <= io_storeAddrIn_2_bits_fullva;
      s2_req_2_vaNeedExt <= io_storeAddrIn_2_bits_vaNeedExt;
      s2_req_2_gpaddr <= io_storeAddrIn_2_bits_gpaddr;
      s2_req_2_isHyper <= io_storeAddrIn_2_bits_isHyper;
      s2_req_2_isForVSnonLeafPTE <= io_storeAddrIn_2_bits_isForVSnonLeafPTE;
    end
    if (s1_valid_3) begin
      s2_req_3_uop_robIdx_flag <= io_storeAddrIn_3_bits_uop_robIdx_flag;
      s2_req_3_uop_robIdx_value <= io_storeAddrIn_3_bits_uop_robIdx_value;
      s2_req_3_uop_sqIdx_flag <= io_storeAddrIn_3_bits_uop_sqIdx_flag;
      s2_req_3_uop_sqIdx_value <= io_storeAddrIn_3_bits_uop_sqIdx_value;
      s2_req_3_fullva <= io_storeAddrIn_3_bits_fullva;
      s2_req_3_vaNeedExt <= io_storeAddrIn_3_bits_vaNeedExt;
      s2_req_3_gpaddr <= io_storeAddrIn_3_bits_gpaddr;
      s2_req_3_isHyper <= io_storeAddrIn_3_bits_isHyper;
      s2_req_3_isForVSnonLeafPTE <= io_storeAddrIn_3_bits_isForVSnonLeafPTE;
    end
    if (s1_valid_4) begin
      s2_req_4_uop_robIdx_flag <= io_storeAddrIn_4_bits_uop_robIdx_flag;
      s2_req_4_uop_robIdx_value <= io_storeAddrIn_4_bits_uop_robIdx_value;
      s2_req_4_fullva <= io_storeAddrIn_4_bits_fullva;
      s2_req_4_vaNeedExt <= io_storeAddrIn_4_bits_vaNeedExt;
      s2_req_4_gpaddr <= io_storeAddrIn_4_bits_gpaddr;
      s2_req_4_isForVSnonLeafPTE <= io_storeAddrIn_4_bits_isForVSnonLeafPTE;
    end
    if (s1_valid_5) begin
      s2_req_5_uop_robIdx_flag <= io_storeAddrIn_5_bits_uop_robIdx_flag;
      s2_req_5_uop_robIdx_value <= io_storeAddrIn_5_bits_uop_robIdx_value;
      s2_req_5_fullva <= io_storeAddrIn_5_bits_fullva;
      s2_req_5_vaNeedExt <= io_storeAddrIn_5_bits_vaNeedExt;
      s2_req_5_gpaddr <= io_storeAddrIn_5_bits_gpaddr;
      s2_req_5_isForVSnonLeafPTE <= io_storeAddrIn_5_bits_isForVSnonLeafPTE;
    end
    if (s1_valid_6) begin
      s2_req_6_uop_robIdx_flag <= io_storeAddrIn_6_bits_uop_robIdx_flag;
      s2_req_6_uop_robIdx_value <= io_storeAddrIn_6_bits_uop_robIdx_value;
      s2_req_6_uop_sqIdx_flag <= io_storeAddrIn_6_bits_uop_sqIdx_flag;
      s2_req_6_uop_sqIdx_value <= io_storeAddrIn_6_bits_uop_sqIdx_value;
      s2_req_6_fullva <= io_storeAddrIn_6_bits_fullva;
    end
    s2_valid_REG <= s1_valid_0;
    s2_valid_REG_1 <= s1_valid_1;
    s2_valid_REG_2 <= s1_valid_2;
    s2_valid_REG_3 <= s1_valid_3;
    s2_valid_REG_4 <= s1_valid_4;
    s2_valid_REG_5 <= s1_valid_5;
    s2_valid_REG_6 <= s1_valid_6;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:502];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [8:0] i = 9'h0; i < 9'h1F7; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        req_valid = _RANDOM[9'h0][0];
        req_uop_robIdx_flag = _RANDOM[9'h12][13];
        req_uop_robIdx_value = _RANDOM[9'h12][21:14];
        req_uop_sqIdx_flag = _RANDOM[9'h28][0];
        req_uop_sqIdx_value = _RANDOM[9'h28][6:1];
        req_fullva = {_RANDOM[9'h2A], _RANDOM[9'h2B]};
        req_vaNeedExt = _RANDOM[9'h2C][0];
        req_gpaddr = {_RANDOM[9'h2D][31:17], _RANDOM[9'h2E], _RANDOM[9'h2F][16:0]};
        req_isHyper = _RANDOM[9'h34][11];
        req_isForVSnonLeafPTE = _RANDOM[9'h34][12];
        s2_req_0_uop_robIdx_flag = _RANDOM[9'h51][8];
        s2_req_0_uop_robIdx_value = _RANDOM[9'h51][16:9];
        s2_req_0_uop_sqIdx_flag = _RANDOM[9'h66][27];
        s2_req_0_uop_sqIdx_value = {_RANDOM[9'h66][31:28], _RANDOM[9'h67][1:0]};
        s2_req_0_fullva = {_RANDOM[9'h68][31:27], _RANDOM[9'h69], _RANDOM[9'h6A][26:0]};
        s2_req_0_vaNeedExt = _RANDOM[9'h6A][27];
        s2_req_0_gpaddr = {_RANDOM[9'h6C][31:12], _RANDOM[9'h6D], _RANDOM[9'h6E][11:0]};
        s2_req_0_isHyper = _RANDOM[9'h73][6];
        s2_req_0_isForVSnonLeafPTE = _RANDOM[9'h73][7];
        s2_req_1_uop_robIdx_flag = _RANDOM[9'h90][3];
        s2_req_1_uop_robIdx_value = _RANDOM[9'h90][11:4];
        s2_req_1_uop_sqIdx_flag = _RANDOM[9'hA5][22];
        s2_req_1_uop_sqIdx_value = _RANDOM[9'hA5][28:23];
        s2_req_1_fullva = {_RANDOM[9'hA7][31:22], _RANDOM[9'hA8], _RANDOM[9'hA9][21:0]};
        s2_req_1_vaNeedExt = _RANDOM[9'hA9][22];
        s2_req_1_gpaddr = {_RANDOM[9'hAB][31:7], _RANDOM[9'hAC], _RANDOM[9'hAD][6:0]};
        s2_req_1_isHyper = _RANDOM[9'hB2][1];
        s2_req_1_isForVSnonLeafPTE = _RANDOM[9'hB2][2];
        s2_req_2_uop_robIdx_flag = _RANDOM[9'hCE][30];
        s2_req_2_uop_robIdx_value = {_RANDOM[9'hCE][31], _RANDOM[9'hCF][6:0]};
        s2_req_2_uop_sqIdx_flag = _RANDOM[9'hE4][17];
        s2_req_2_uop_sqIdx_value = _RANDOM[9'hE4][23:18];
        s2_req_2_fullva = {_RANDOM[9'hE6][31:17], _RANDOM[9'hE7], _RANDOM[9'hE8][16:0]};
        s2_req_2_vaNeedExt = _RANDOM[9'hE8][17];
        s2_req_2_gpaddr = {_RANDOM[9'hEA][31:2], _RANDOM[9'hEB], _RANDOM[9'hEC][1:0]};
        s2_req_2_isHyper = _RANDOM[9'hF0][28];
        s2_req_2_isForVSnonLeafPTE = _RANDOM[9'hF0][29];
        s2_req_3_uop_robIdx_flag = _RANDOM[9'h10D][25];
        s2_req_3_uop_robIdx_value = {_RANDOM[9'h10D][31:26], _RANDOM[9'h10E][1:0]};
        s2_req_3_uop_sqIdx_flag = _RANDOM[9'h123][12];
        s2_req_3_uop_sqIdx_value = _RANDOM[9'h123][18:13];
        s2_req_3_fullva =
          {_RANDOM[9'h125][31:12], _RANDOM[9'h126], _RANDOM[9'h127][11:0]};
        s2_req_3_vaNeedExt = _RANDOM[9'h127][12];
        s2_req_3_gpaddr =
          {_RANDOM[9'h128][31:29], _RANDOM[9'h129], _RANDOM[9'h12A][28:0]};
        s2_req_3_isHyper = _RANDOM[9'h12F][23];
        s2_req_3_isForVSnonLeafPTE = _RANDOM[9'h12F][24];
        s2_req_4_uop_robIdx_flag = _RANDOM[9'h14C][20];
        s2_req_4_uop_robIdx_value = _RANDOM[9'h14C][28:21];
        s2_req_4_fullva = {_RANDOM[9'h164][31:7], _RANDOM[9'h165], _RANDOM[9'h166][6:0]};
        s2_req_4_vaNeedExt = _RANDOM[9'h166][7];
        s2_req_4_gpaddr =
          {_RANDOM[9'h167][31:24], _RANDOM[9'h168], _RANDOM[9'h169][23:0]};
        s2_req_4_isForVSnonLeafPTE = _RANDOM[9'h16E][19];
        s2_req_5_uop_robIdx_flag = _RANDOM[9'h18B][15];
        s2_req_5_uop_robIdx_value = _RANDOM[9'h18B][23:16];
        s2_req_5_fullva = {_RANDOM[9'h1A3][31:2], _RANDOM[9'h1A4], _RANDOM[9'h1A5][1:0]};
        s2_req_5_vaNeedExt = _RANDOM[9'h1A5][2];
        s2_req_5_gpaddr =
          {_RANDOM[9'h1A6][31:19], _RANDOM[9'h1A7], _RANDOM[9'h1A8][18:0]};
        s2_req_5_isForVSnonLeafPTE = _RANDOM[9'h1AD][14];
        s2_req_6_uop_robIdx_flag = _RANDOM[9'h1CA][10];
        s2_req_6_uop_robIdx_value = _RANDOM[9'h1CA][18:11];
        s2_req_6_uop_sqIdx_flag = _RANDOM[9'h1DF][29];
        s2_req_6_uop_sqIdx_value = {_RANDOM[9'h1DF][31:30], _RANDOM[9'h1E0][3:0]};
        s2_req_6_fullva =
          {_RANDOM[9'h1E1][31:29], _RANDOM[9'h1E2], _RANDOM[9'h1E3][28:0]};
        s2_valid_REG = _RANDOM[9'h1F6][25];
        s2_valid_REG_1 = _RANDOM[9'h1F6][26];
        s2_valid_REG_2 = _RANDOM[9'h1F6][27];
        s2_valid_REG_3 = _RANDOM[9'h1F6][28];
        s2_valid_REG_4 = _RANDOM[9'h1F6][29];
        s2_valid_REG_5 = _RANDOM[9'h1F6][30];
        s2_valid_REG_6 = _RANDOM[9'h1F6][31];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        req_valid = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_exceptionAddr_vaddr = req_fullva;
  assign io_exceptionAddr_vaNeedExt = req_vaNeedExt;
  assign io_exceptionAddr_isHyper = req_isHyper;
  assign io_exceptionAddr_gpaddr = req_gpaddr;
  assign io_exceptionAddr_isForVSnonLeafPTE = req_isForVSnonLeafPTE;
endmodule

