module top_module(
	output reg zero); // Specify reg data type for the output
	assign zero = 0; // Assign the value 0 to the output signal
endmodule
