// Seed: 1373695755
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
  assign id_3 = 1;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  always #1;
  wire id_7;
  wire id_8, id_9, id_10;
  wire id_11;
  assign id_3 = 1 && id_3;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output logic id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri0 id_10,
    output wor id_11,
    input wand id_12,
    output tri0 id_13
);
  tri id_15;
  assign id_15 = 1;
  assign id_11 = id_0;
  always #1 begin
    id_2 <= 1;
    if (id_12) id_8 = 1;
    else id_13 = 1;
  end
  module_0(
      id_0, id_6
  );
endmodule
