# Diff Details

Date : 2023-02-02 13:59:40

Directory d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder_be\\genrtl

Total : 10 files,  17700 codes, 1 comments, 2 blanks, all 17703 lines

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [genrtl/BRU.v](/genrtl/BRU.v) | Verilog | -2 | 0 | 0 | -2 |
| [genrtl/Back_End_With_Decode.v](/genrtl/Back_End_With_Decode.v) | Verilog | 16 | 0 | 0 | 16 |
| [genrtl/Execute.v](/genrtl/Execute.v) | Verilog | 4 | 0 | 0 | 4 |
| [genrtl/Fetch_Queue.v](/genrtl/Fetch_Queue.v) | Verilog | -24 | 0 | 0 | -24 |
| [genrtl/Front_End.v](/genrtl/Front_End.v) | Verilog | -26 | 0 | 0 | -26 |
| [genrtl/Interrupt_Mask.v](/genrtl/Interrupt_Mask.v) | Verilog | 79 | 1 | 1 | 81 |
| [genrtl/LSU.v](/genrtl/LSU.v) | Verilog | 18 | 0 | 0 | 18 |
| [genrtl/Ladder.anno.json](/genrtl/Ladder.anno.json) | JSON | 17,570 | 0 | 0 | 17,570 |
| [genrtl/Ladder.v](/genrtl/Ladder.v) | Verilog | 167 | 0 | 1 | 168 |
| [genrtl/Queue.v](/genrtl/Queue.v) | Verilog | -102 | 0 | 0 | -102 |

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details