
icc2_shell> sh rm /home/ICer/SerDes/pnr/setup/script/SerDes.dlib/SerDes_cts/design.ndm.lock
Error: rm: cannot remove '/home/ICer/SerDes/pnr/setup/script/SerDes.dlib/SerDes_cts/design.ndm.lock': No such file or directory
        Use error_info for more info. (CMD-013)
icc2_shell> set design SerDes
SerDes
icc2_shell> 
icc2_shell> set design_lib_path /home/ICer/SerDes/pnr/setup/script
/home/ICer/SerDes/pnr/setup/script
icc2_shell> open_block $design_lib_path/${design}.dlib:${design}_cts.design
Information: User units loaded from library 'saed90nm_max' (LNK-040)
Opening block 'SerDes.dlib:SerDes_cts.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
{SerDes.dlib:SerDes_cts.design}
icc2_shell> copy_block -from_block ${design}.dlib:${design}_cts.design -to_block ${design}_routing
{SerDes.dlib:SerDes_routing.design}
icc2_shell> current_block ${design}_routing.design
{SerDes.dlib:SerDes_routing.design}
icc2_shell> report_qor -summary
Using libraries: SerDes.dlib saed90nm_max
Warning: In library SerDes.dlib, no block views exist for block system. (LNK-064)
Visiting block SerDes.dlib:SerDes_routing.design
Design 'system' was successfully linked.
****************************************
Report : qor
        -summary
Design : system
Version: O-2018.06-SP1
Date   : Tue Aug 26 08:30:16 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner default: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'SerDes.dlib:SerDes_routing.design'. (TIM-125)
Information: Design SerDes_routing has 1246 nets, 0 global routed, 6 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'system'. (NEX-022)
Information: Design Average RC for design SerDes_routing  (NEX-011)
Information: r = 0.565208 ohm/um, via_r = 0.900000 ohm/cut, c = 0.084696 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.098056 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1244, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)            21.33           0.00              0

Design             (Hold)              0.84           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          10442.65
Cell Area (netlist and physical only):        10442.65
Nets with DRC Violations:        0
1
icc2_shell> 
icc2_shell> check_design -checks pre_route_stage
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : system
 Version: O-2018.06-SP1
 Date   : Tue Aug 26 08:30:16 2025
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  TCK-001      Warn   206        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   7          The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 213 EMS messages : 0 errors, 213 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  ZRT-015             1          Ignore contact %s.
  ZRT-026             2          Layer %s pitch %.3f may be too small: wire/via-down %.3f, wire/v...
  ZRT-027             1          Ignore %d top cell ports with no pins.
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 4 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Aug26083016.log'.
1
icc2_shell> 
icc2_shell> global_route_opt
Global-route-opt command begin                   CPU:     5 s (  0.00 hr )  ELAPSE:    15 s (  0.00 hr )  MEM-PEAK:   327 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'SerDes.dlib:SerDes_routing.design'. (TIM-125)
Information: Design SerDes_routing has 1246 nets, 0 global routed, 6 detail routed. (NEX-024)
Information: Design Average RC for design SerDes_routing  (NEX-011)
Information: r = 0.565208 ohm/um, via_r = 0.900000 ohm/cut, c = 0.084696 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.098056 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1244, routed nets = 6, across physical hierarchy nets = 0, parasitics cached nets = 1244, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt timing update complete          CPU:     5 s (  0.00 hr )  ELAPSE:    15 s (  0.00 hr )  MEM-PEAK:   327 MB

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_sclk
8: fun_pclk
9: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -     10442.65       1214          4        761
--------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        -        -          -     10442.65       1214
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
Global-route-opt initialization complete         CPU:     5 s (  0.00 hr )  ELAPSE:    15 s (  0.00 hr )  MEM-PEAK:   327 MB
Use advanced legalizer engine : 0
Global-route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Global-route-opt optimization Phase 1 Iter  1          0.00      0.00         -       0.010           -           0.004
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Information: The net parasitics of block system are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1394 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   67  Alloctr   67  Proc    0 
[End of Read DB] Total (MB): Used   72  Alloctr   73  Proc 1394 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,190.00,188.40)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   72  Alloctr   73  Proc 1394 
Net statistics:
Total number of nets     = 1246
Number of nets to route  = 1238
Number of nets with min-layer-mode soft = 5
Number of nets with min-layer-mode soft-cost-medium = 5
Number of nets with max-layer-mode hard = 5
8 nets are fully connected,
 of which 8 are detail routed and 0 are global routed.
3 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   73  Alloctr   73  Proc 1394 
Average gCell capacity  4.97     on layer (1)    M1
Average gCell capacity  8.38     on layer (2)    M2
Average gCell capacity  4.29     on layer (3)    M3
Average gCell capacity  4.19     on layer (4)    M4
Average gCell capacity  2.16     on layer (5)    M5
Average gCell capacity  2.13     on layer (6)    M6
Average gCell capacity  1.09     on layer (7)    M7
Average gCell capacity  0.56     on layer (8)    M8
Average gCell capacity  0.38     on layer (9)    M9
Average number of tracks per gCell 9.06  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.55  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.29  on layer (5)    M5
Average number of tracks per gCell 2.27  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.77  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 38610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   73  Alloctr   74  Proc 1394 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   73  Alloctr   74  Proc 1394 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   73  Alloctr   74  Proc 1394 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   74  Alloctr   74  Proc 1394 
Initial. Routing result:
Initial. Both Dirs: Overflow =    18 Max = 2 GRCs =    54 (0.63%)
Initial. H routing: Overflow =    11 Max = 2 (GRCs =  1) GRCs =    42 (0.98%)
Initial. V routing: Overflow =     7 Max = 2 (GRCs =  2) GRCs =    12 (0.28%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
Initial. M2         Overflow =     7 Max = 2 (GRCs =  2) GRCs =    10 (0.23%)
Initial. M3         Overflow =     6 Max = 2 (GRCs =  1) GRCs =    37 (0.86%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 26671.81
Initial. Layer M1 wire length = 883.34
Initial. Layer M2 wire length = 13305.65
Initial. Layer M3 wire length = 10595.90
Initial. Layer M4 wire length = 1411.00
Initial. Layer M5 wire length = 475.92
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 5821
Initial. Via VIA12C count = 3284
Initial. Via VIA23C count = 2433
Initial. Via VIA34C count = 86
Initial. Via VIA45C count = 18
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   74  Alloctr   74  Proc 1394 
phase1. Routing result:
phase1. Both Dirs: Overflow =    11 Max = 2 GRCs =    16 (0.19%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  6) GRCs =     6 (0.14%)
phase1. V routing: Overflow =     7 Max = 2 (GRCs =  2) GRCs =    10 (0.23%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase1. M2         Overflow =     7 Max = 2 (GRCs =  2) GRCs =     8 (0.19%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 26790.55
phase1. Layer M1 wire length = 927.01
phase1. Layer M2 wire length = 13409.43
phase1. Layer M3 wire length = 10484.83
phase1. Layer M4 wire length = 1409.78
phase1. Layer M5 wire length = 559.49
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 5848
phase1. Via VIA12C count = 3291
phase1. Via VIA23C count = 2441
phase1. Via VIA34C count = 92
phase1. Via VIA45C count = 24
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   74  Alloctr   74  Proc 1394 
phase2. Routing result:
phase2. Both Dirs: Overflow =     4 Max = 1 GRCs =     7 (0.08%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. M1         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 26790.55
phase2. Layer M1 wire length = 927.01
phase2. Layer M2 wire length = 13409.43
phase2. Layer M3 wire length = 10484.83
phase2. Layer M4 wire length = 1409.78
phase2. Layer M5 wire length = 559.49
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 5848
phase2. Via VIA12C count = 3291
phase2. Via VIA23C count = 2441
phase2. Via VIA34C count = 92
phase2. Via VIA45C count = 24
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   74  Alloctr   74  Proc 1394 
phase3. Routing result:
phase3. Both Dirs: Overflow =     4 Max = 1 GRCs =     7 (0.08%)
phase3. H routing: Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase3. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase3. M1         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 26790.55
phase3. Layer M1 wire length = 927.01
phase3. Layer M2 wire length = 13409.43
phase3. Layer M3 wire length = 10484.83
phase3. Layer M4 wire length = 1409.78
phase3. Layer M5 wire length = 559.49
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 5848
phase3. Via VIA12C count = 3291
phase3. Via VIA23C count = 2441
phase3. Via VIA34C count = 92
phase3. Via VIA45C count = 24
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   74  Alloctr   74  Proc 1394 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 12.21 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 10.14 %
Peak    horizontal track utilization = 75.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   74  Proc 1394 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   68  Alloctr   68  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   74  Proc 1394 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1394 
Begin building search trees for block SerDes.dlib:SerDes_routing.design
Done building search trees for block SerDes.dlib:SerDes_routing.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'SerDes.dlib:SerDes_routing.design'. (TIM-125)
Information: Design SerDes_routing has 1246 nets, 1238 global routed, 6 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.168627
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'system'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1244, routed nets = 1244, across physical hierarchy nets = 0, parasitics cached nets = 1244, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_sclk
8: fun_pclk
9: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -     10442.65       1214          4        761
--------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -     10442.65       1214

Global-route-opt Global-routing complete         CPU:     6 s (  0.00 hr )  ELAPSE:    15 s (  0.00 hr )  MEM-PEAK:   327 MB

Global-route-opt optimization Phase 2 Iter  1          0.00      0.00         -       0.010           -           0.004

Global-route-opt optimization Phase 3 Iter  1          0.00      0.00         -       0.010           -           0.004

Global-route-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.010           -           0.004

Global-route-opt optimization Phase 5 Iter  1          0.00      0.00         0       0.010           -           0.004
Global-route-opt optimization Phase 5 Iter  2          0.00      0.00         0       0.010           -           0.004
Global-route-opt optimization Phase 5 Iter  3          0.00      0.00         0       0.010           -           0.004
Global-route-opt optimization Phase 5 Iter  4          0.00      0.00         0       0.010           -           0.004
Global-route-opt optimization Phase 5 Iter  5          0.00      0.00         0       0.010           -           0.004
Global-route-opt optimization Phase 5 Iter  6          0.00      0.00         0       0.010           -           0.004
Global-route-opt optimization Phase 5 Iter  7          0.00      0.00         0       0.010           -           0.004

Global-route-opt optimization Phase 6 Iter  1          0.00      0.00         0       0.010           -           0.004

Global-route-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.010           -           0.004
Global-route-opt optimization Phase 7 Iter  2          0.00      0.00         0       0.010           -           0.004

Global-route-opt optimization complete                 0.00      0.00         0       0.010           -           0.004

Global-route-opt route preserve complete         CPU:     6 s (  0.00 hr )  ELAPSE:    15 s (  0.00 hr )  MEM-PEAK:   327 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 943 total shapes.
Layer M2: cached 0 shapes out of 2081 total shapes.
Cached 728 vias out of 8819 total vias.

Legalizing Top Level Design system ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       25344         1214        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1214
number of references:                34
number of site rows:                 55
number of locations attempted:    24293
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1201 (11158 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: transmitter/enc/enc_inst_5b/U30 (AND2X1)
  Input location: (168.28,124.44)
  Legal location: (168.28,124.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_5b/U28 (AND2X1)
  Input location: (170.52,61.08)
  Legal location: (170.52,61.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_5b/U6 (AND2X1)
  Input location: (160.6,55.32)
  Legal location: (160.6,55.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_5b/U5 (AND2X1)
  Input location: (157.08,55.32)
  Legal location: (157.08,55.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/serial/U19 (AND2X1)
  Input location: (20.44,95.64)
  Legal location: (20.44,95.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_3b/U69 (AND2X1)
  Input location: (95,98.52)
  Legal location: (95,98.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_3b/U67 (AND2X1)
  Input location: (109.08,124.44)
  Legal location: (109.08,124.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_3b/U65 (AND2X1)
  Input location: (96.6,127.32)
  Legal location: (96.6,127.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_3b/U63 (AND2X1)
  Input location: (110.04,115.8)
  Legal location: (110.04,115.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_5b/U32 (AND2X1)
  Input location: (162.2,101.4)
  Legal location: (162.2,101.4)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.324
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:     6 s (  0.00 hr )  ELAPSE:    16 s (  0.00 hr )  MEM-PEAK:   327 MB
Information: The net parasitics of block system are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1394 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   67  Alloctr   67  Proc    0 
[End of Read DB] Total (MB): Used   72  Alloctr   73  Proc 1394 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,190.00,188.40)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1394 
Net statistics:
Total number of nets     = 1246
Number of nets to route  = 1238
Number of nets with min-layer-mode soft = 5
Number of nets with min-layer-mode soft-cost-medium = 5
Number of nets with max-layer-mode hard = 5
1246 nets are fully connected,
 of which 8 are detail routed and 1238 are global routed.
3 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   73  Alloctr   74  Proc 1394 
Average gCell capacity  4.97     on layer (1)    M1
Average gCell capacity  8.38     on layer (2)    M2
Average gCell capacity  4.29     on layer (3)    M3
Average gCell capacity  4.19     on layer (4)    M4
Average gCell capacity  2.16     on layer (5)    M5
Average gCell capacity  2.13     on layer (6)    M6
Average gCell capacity  1.09     on layer (7)    M7
Average gCell capacity  0.56     on layer (8)    M8
Average gCell capacity  0.38     on layer (9)    M9
Average number of tracks per gCell 9.06  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.55  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.29  on layer (5)    M5
Average number of tracks per gCell 2.27  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.77  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 38610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1394 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1394 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   74  Alloctr   75  Proc 1394 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 
Initial. Routing result:
Initial. Both Dirs: Overflow =    24 Max = 1 GRCs =    36 (0.42%)
Initial. H routing: Overflow =    22 Max = 1 (GRCs = 29) GRCs =    29 (0.68%)
Initial. V routing: Overflow =     2 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
Initial. M1         Overflow =    22 Max = 1 (GRCs = 28) GRCs =    28 (0.65%)
Initial. M2         Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 27499.73
Initial. Layer M1 wire length = 1415.34
Initial. Layer M2 wire length = 13593.81
Initial. Layer M3 wire length = 10520.83
Initial. Layer M4 wire length = 1410.28
Initial. Layer M5 wire length = 559.49
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 5848
Initial. Via VIA12C count = 3291
Initial. Via VIA23C count = 2441
Initial. Via VIA34C count = 92
Initial. Via VIA45C count = 24
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =    10 (0.12%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 27494.84
phase1. Layer M1 wire length = 1414.16
phase1. Layer M2 wire length = 13592.08
phase1. Layer M3 wire length = 10515.77
phase1. Layer M4 wire length = 1413.34
phase1. Layer M5 wire length = 559.49
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 5848
phase1. Via VIA12C count = 3290
phase1. Via VIA23C count = 2440
phase1. Via VIA34C count = 94
phase1. Via VIA45C count = 24
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     7 (0.08%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 27494.84
phase2. Layer M1 wire length = 1414.16
phase2. Layer M2 wire length = 13592.08
phase2. Layer M3 wire length = 10515.77
phase2. Layer M4 wire length = 1413.34
phase2. Layer M5 wire length = 559.49
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 5848
phase2. Via VIA12C count = 3290
phase2. Via VIA23C count = 2440
phase2. Via VIA34C count = 94
phase2. Via VIA45C count = 24
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 
phase3. Routing result:
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     7 (0.08%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase3. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase3. M1         Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 27494.84
phase3. Layer M1 wire length = 1414.16
phase3. Layer M2 wire length = 13592.08
phase3. Layer M3 wire length = 10515.77
phase3. Layer M4 wire length = 1413.34
phase3. Layer M5 wire length = 559.49
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 5848
phase3. Via VIA12C count = 3290
phase3. Via VIA23C count = 2440
phase3. Via VIA34C count = 94
phase3. Via VIA45C count = 24
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 12.21 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 10.15 %
Peak    horizontal track utilization = 75.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   74  Proc 1394 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   68  Alloctr   68  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   74  Proc 1394 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1394 

Global-route-opt Incremental Global-routing complete  CPU:     7 s (  0.00 hr )  ELAPSE:    16 s (  0.00 hr )  MEM-PEAK:   327 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  -5.567214854587  -2.894454487461  -6.565921317863  -9.017937605874  3.105614064874  9.863550909851  6.078123364085  2.744274441123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  -0.968752889964  -6.613180823294  -4.146578893224  -7.876358018112  2.192179367537  0.963855541094  2.700148843881  3.840426164440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  -7.205135612169  8.279395552109  1.183846590997  3.334436808244  5.867675831622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  -1.878805917928  -3.230072443539  -1.226270137326  -7.050450594780  2.404962337572  6.139973944054  4.100210466110  1.274784689655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  -0.626142638674  -6.381676752919  -9.187474122495  -0.513656896621  5.028514872403  6.119934846103  6.181472712107  1.581641465776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  -3.368484494994  -4.897111649020  -6.860149344452  -2.000104151691  9.096389161520  2.197162109512  0.915900467443  5.466068408426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  -9.939562808373  -3.617852872683  -8.946772737652  -1.169969632707  4.520980810103  3.090090809795  5.580726536993  1.131363863510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  -4.349383392435  -0.216216018317  -9.612142522527  -7.311156882104  0.824553305569  0.356282686693  8.022019969284  2.603108685844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  -1.833872565081  -6.448557837188  -4.848373212548  -2.936801155033  8.672438388166  4.212426716610  9.007627670112  3.308173278452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  -0.754685130179  -1.961421511696  -2.781303441418  -3.355375255650  9.438943057543  9.136823042545  9.020209608464  9.978447595117
Begin building search trees for block SerDes.dlib:SerDes_routing.design
Done building search trees for block SerDes.dlib:SerDes_routing.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'SerDes.dlib:SerDes_routing.design'. (TIM-125)
Information: Design SerDes_routing has 1246 nets, 1238 global routed, 6 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.168627
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'system'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1244, routed nets = 1244, across physical hierarchy nets = 0, parasitics cached nets = 1244, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_sclk
8: fun_pclk
9: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -     10442.65       1214          4        761
--------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -     10442.65       1214

Global-route-opt command complete                CPU:     7 s (  0.00 hr )  ELAPSE:    16 s (  0.00 hr )  MEM-PEAK:   327 MB
Global-route-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=0.319 GB
Global-route-opt command begin                   CPU:     7 s (  0.00 hr )  ELAPSE:    16 s (  0.00 hr )  MEM-PEAK:   327 MB

Global-route-opt timing update complete          CPU:     7 s (  0.00 hr )  ELAPSE:    16 s (  0.00 hr )  MEM-PEAK:   327 MB

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_sclk
8: fun_pclk
9: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -     10442.65       1214          4        761
--------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        -        -          -     10442.65       1214
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
Information: Design Average RC for design SerDes_routing  (NEX-011)
Information: r = 0.565208 ohm/um, via_r = 0.900000 ohm/cut, c = 0.084696 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.098056 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt initialization complete         CPU:     7 s (  0.00 hr )  ELAPSE:    16 s (  0.00 hr )  MEM-PEAK:   327 MB
Use advanced legalizer engine : 0
Global-route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Global-route-opt optimization Phase 1 Iter  1          0.00      0.00         0       0.010           -           0.005

Global-route-opt optimization Phase 2 Iter  1          0.00      0.00         0       0.010           -           0.005

Global-route-opt optimization Phase 3 Iter  1          0.00      0.00         0       0.010           -           0.005
Global-route-opt optimization Phase 3 Iter  2          0.00      0.00         0       0.010           -           0.005
Global-route-opt optimization Phase 3 Iter  3          0.00      0.00         0       0.010           -           0.005
Global-route-opt optimization Phase 3 Iter  4          0.00      0.00         0       0.010           -           0.005
Global-route-opt optimization Phase 3 Iter  5          0.00      0.00         0       0.010           -           0.005
Global-route-opt optimization Phase 3 Iter  6          0.00      0.00         0       0.010           -           0.005
Global-route-opt optimization Phase 3 Iter  7          0.00      0.00         0       0.010           -           0.005
Global-route-opt optimization Phase 3 Iter  8          0.00      0.00         0       0.010           -           0.005

Global-route-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.010           -           0.005

Global-route-opt optimization Phase 5 Iter  1          0.00      0.00         0       0.010           -           0.005
Global-route-opt optimization Phase 5 Iter  2          0.00      0.00         0       0.010           -           0.005

Global-route-opt optimization complete                 0.00      0.00         0       0.010           -           0.005

Global-route-opt route preserve complete         CPU:     7 s (  0.00 hr )  ELAPSE:    17 s (  0.00 hr )  MEM-PEAK:   327 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 791 total shapes.
Layer M2: cached 0 shapes out of 2070 total shapes.
Cached 728 vias out of 8819 total vias.

Legalizing Top Level Design system ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       25344         1214        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1214
number of references:                34
number of site rows:                 55
number of locations attempted:    24293
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1201 (11158 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: transmitter/enc/enc_inst_5b/U30 (AND2X1)
  Input location: (168.28,124.44)
  Legal location: (168.28,124.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_5b/U28 (AND2X1)
  Input location: (170.52,61.08)
  Legal location: (170.52,61.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_5b/U6 (AND2X1)
  Input location: (160.6,55.32)
  Legal location: (160.6,55.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_5b/U5 (AND2X1)
  Input location: (157.08,55.32)
  Legal location: (157.08,55.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/serial/U19 (AND2X1)
  Input location: (20.44,95.64)
  Legal location: (20.44,95.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_3b/U69 (AND2X1)
  Input location: (95,98.52)
  Legal location: (95,98.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_3b/U67 (AND2X1)
  Input location: (109.08,124.44)
  Legal location: (109.08,124.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_3b/U65 (AND2X1)
  Input location: (96.6,127.32)
  Legal location: (96.6,127.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_3b/U63 (AND2X1)
  Input location: (110.04,115.8)
  Legal location: (110.04,115.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: transmitter/enc/enc_inst_5b/U32 (AND2X1)
  Input location: (162.2,101.4)
  Legal location: (162.2,101.4)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.305
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:     7 s (  0.00 hr )  ELAPSE:    17 s (  0.00 hr )  MEM-PEAK:   327 MB
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block system are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1394 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   67  Alloctr   67  Proc    0 
[End of Read DB] Total (MB): Used   72  Alloctr   73  Proc 1394 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,190.00,188.40)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1394 
Net statistics:
Total number of nets     = 1246
Number of nets to route  = 1238
Number of nets with min-layer-mode soft = 5
Number of nets with min-layer-mode soft-cost-medium = 5
Number of nets with max-layer-mode hard = 5
1246 nets are fully connected,
 of which 8 are detail routed and 1238 are global routed.
3 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   73  Alloctr   74  Proc 1394 
Average gCell capacity  4.97     on layer (1)    M1
Average gCell capacity  8.38     on layer (2)    M2
Average gCell capacity  4.29     on layer (3)    M3
Average gCell capacity  4.19     on layer (4)    M4
Average gCell capacity  2.16     on layer (5)    M5
Average gCell capacity  2.13     on layer (6)    M6
Average gCell capacity  1.09     on layer (7)    M7
Average gCell capacity  0.56     on layer (8)    M8
Average gCell capacity  0.38     on layer (9)    M9
Average number of tracks per gCell 9.06  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.55  on layer (3)    M3
Average number of tracks per gCell 4.52  on layer (4)    M4
Average number of tracks per gCell 2.29  on layer (5)    M5
Average number of tracks per gCell 2.27  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.77  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 38610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1394 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1394 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   74  Alloctr   75  Proc 1394 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 
Initial. Routing result:
Initial. Both Dirs: Overflow =    11 Max = 1 GRCs =    19 (0.22%)
Initial. H routing: Overflow =     9 Max = 1 (GRCs = 13) GRCs =    13 (0.30%)
Initial. V routing: Overflow =     2 Max = 1 (GRCs =  6) GRCs =     6 (0.14%)
Initial. M1         Overflow =     9 Max = 1 (GRCs = 13) GRCs =    13 (0.30%)
Initial. M2         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 27503.60
Initial. Layer M1 wire length = 1422.91
Initial. Layer M2 wire length = 13592.08
Initial. Layer M3 wire length = 10515.77
Initial. Layer M4 wire length = 1413.34
Initial. Layer M5 wire length = 559.49
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 5848
Initial. Via VIA12C count = 3290
Initial. Via VIA23C count = 2440
Initial. Via VIA34C count = 94
Initial. Via VIA45C count = 24
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =    10 (0.12%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 27502.50
phase1. Layer M1 wire length = 1421.82
phase1. Layer M2 wire length = 13592.08
phase1. Layer M3 wire length = 10515.77
phase1. Layer M4 wire length = 1413.34
phase1. Layer M5 wire length = 559.49
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 5848
phase1. Via VIA12C count = 3290
phase1. Via VIA23C count = 2440
phase1. Via VIA34C count = 94
phase1. Via VIA45C count = 24
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     7 (0.08%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 27502.50
phase2. Layer M1 wire length = 1421.82
phase2. Layer M2 wire length = 13592.08
phase2. Layer M3 wire length = 10515.77
phase2. Layer M4 wire length = 1413.34
phase2. Layer M5 wire length = 559.49
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 5848
phase2. Via VIA12C count = 3290
phase2. Via VIA23C count = 2440
phase2. Via VIA34C count = 94
phase2. Via VIA45C count = 24
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 
phase3. Routing result:
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     7 (0.08%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase3. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase3. M1         Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 27502.50
phase3. Layer M1 wire length = 1421.82
phase3. Layer M2 wire length = 13592.08
phase3. Layer M3 wire length = 10515.77
phase3. Layer M4 wire length = 1413.34
phase3. Layer M5 wire length = 559.49
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 5848
phase3. Via VIA12C count = 3290
phase3. Via VIA23C count = 2440
phase3. Via VIA34C count = 94
phase3. Via VIA45C count = 24
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   74  Alloctr   75  Proc 1394 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 12.21 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 10.15 %
Peak    horizontal track utilization = 75.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   74  Proc 1394 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   68  Alloctr   68  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   74  Proc 1394 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1394 

Global-route-opt Incremental Global-routing complete  CPU:     8 s (  0.00 hr )  ELAPSE:    17 s (  0.00 hr )  MEM-PEAK:   327 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  -5.567214854587  -2.894454487461  -6.565921317863  -9.017937605874  3.105614064874  9.863550909851  6.078123364085  2.744274441123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  -0.968752889964  -6.613180823294  -4.146578893224  -7.876358018112  2.192179367537  0.963855541094  2.700148843881  3.840426164440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  -7.205135612169  8.279395552109  1.183846590997  3.334436808244  5.867675831622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  -1.878805917928  -3.230072443539  -1.226270137326  -7.050450594780  2.404962337572  6.139973944054  4.100210466110  1.274784689655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  -0.626142638674  -6.381676752919  -9.187474122495  -0.513656896621  5.028514872403  6.119934846103  6.181472712107  1.581641465776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  -3.368484494994  -4.897111649020  -6.860149344452  -2.000104151691  9.096389161520  2.197162109512  0.915900467443  5.466068408426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  -9.939562808373  -3.617852872683  -8.946772737652  -1.169969632707  4.520980810103  3.090090809795  5.580726536993  1.131363863510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  -4.349383392435  -0.216216018317  -9.612142522527  -7.311156882104  0.824553305569  0.356282686693  8.022019969284  2.603108685844
Begin building search trees for block SerDes.dlib:SerDes_routing.design
Done building search trees for block SerDes.dlib:SerDes_routing.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'SerDes.dlib:SerDes_routing.design'. (TIM-125)
Information: Design SerDes_routing has 1246 nets, 1238 global routed, 6 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.168627
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'system'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1244, routed nets = 1244, across physical hierarchy nets = 0, parasitics cached nets = 1244, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_sclk
8: fun_pclk
9: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -     10442.65       1214          4        761
--------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -     10442.65       1214

Global-route-opt command complete                CPU:     8 s (  0.00 hr )  ELAPSE:    17 s (  0.00 hr )  MEM-PEAK:   327 MB
Global-route-opt command statistics  CPU=1 sec (0.00 hr) ELAPSED=1 sec (0.00 hr) MEM-PEAK=0.319 GB
icc2_shell> route_global
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)
icc2_shell> 
icc2_shell> check_pg_drc
Command check_pg_drc started  at Tue Aug 26 08:30:19 2025
Command check_pg_drc finished at Tue Aug 26 08:30:19 2025
CPU usage for check_pg_drc: 0.18 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.18 seconds ( 0.00 hours)
No errors found.
icc2_shell> 
icc2_shell> 
icc2_shell> route_track
Information: The net parasitics of block system are cleared. (TIM-123)

Start track assignment

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   68  Alloctr   67  Proc    0 
[Track Assign: Read routes] Total (MB): Used   68  Alloctr   69  Proc 1394 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3649 of 9108


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   68  Alloctr   68  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   69  Alloctr   69  Proc 1394 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   68  Alloctr   68  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   69  Alloctr   69  Proc 1394 

Number of wires with overlap after iteration 1 = 884 of 6486


Wire length and via report:
---------------------------
Number of M1 wires: 547                  POLYCON: 0
Number of M2 wires: 4100                 VIA12C: 3339
Number of M3 wires: 1726                 VIA23C: 2943
Number of M4 wires: 98           VIA34C: 174
Number of M5 wires: 15           VIA45C: 29
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 6486              vias: 6485

Total M1 wire length: 891.7
Total M2 wire length: 13178.6
Total M3 wire length: 10672.8
Total M4 wire length: 2080.2
Total M5 wire length: 570.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 27393.9

Longest M1 wire length: 74.6
Longest M2 wire length: 104.9
Longest M3 wire length: 128.3
Longest M4 wire length: 121.6
Longest M5 wire length: 115.2
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 1394 
icc2_shell> 
icc2_shell> check_pg_drc
Begin building search trees for block SerDes.dlib:SerDes_routing.design
Done building search trees for block SerDes.dlib:SerDes_routing.design (time 0s)
Command check_pg_drc started  at Tue Aug 26 08:30:20 2025
Command check_pg_drc finished at Tue Aug 26 08:30:20 2025
CPU usage for check_pg_drc: 0.23 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.23 seconds ( 0.00 hours)
No errors found.
icc2_shell> 
icc2_shell> route_detail
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   75  Proc 1394 
Total number of nets = 1246, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   3
Routed  3/49 Partitions, Violations =   3
Routed  4/49 Partitions, Violations =   7
Routed  5/49 Partitions, Violations =   12
Routed  6/49 Partitions, Violations =   17
Routed  7/49 Partitions, Violations =   21
Routed  8/49 Partitions, Violations =   18
Routed  9/49 Partitions, Violations =   16
Routed  10/49 Partitions, Violations =  20
Routed  11/49 Partitions, Violations =  24
Routed  12/49 Partitions, Violations =  23
Routed  13/49 Partitions, Violations =  28
Routed  14/49 Partitions, Violations =  38
Routed  15/49 Partitions, Violations =  36
Routed  16/49 Partitions, Violations =  37
Routed  17/49 Partitions, Violations =  40
Routed  18/49 Partitions, Violations =  32
Routed  19/49 Partitions, Violations =  38
Routed  20/49 Partitions, Violations =  30
Routed  21/49 Partitions, Violations =  34
Routed  22/49 Partitions, Violations =  34
Routed  23/49 Partitions, Violations =  35
Routed  24/49 Partitions, Violations =  37
Routed  25/49 Partitions, Violations =  47
Routed  26/49 Partitions, Violations =  60
Routed  27/49 Partitions, Violations =  56
Routed  28/49 Partitions, Violations =  56
Routed  29/49 Partitions, Violations =  56
Routed  30/49 Partitions, Violations =  52
Routed  31/49 Partitions, Violations =  51
Routed  32/49 Partitions, Violations =  44
Routed  33/49 Partitions, Violations =  49
Routed  34/49 Partitions, Violations =  49
Routed  35/49 Partitions, Violations =  49
Routed  36/49 Partitions, Violations =  54
Routed  37/49 Partitions, Violations =  54
Routed  38/49 Partitions, Violations =  48
Routed  39/49 Partitions, Violations =  48
Routed  40/49 Partitions, Violations =  48
Routed  41/49 Partitions, Violations =  43
Routed  42/49 Partitions, Violations =  43
Routed  43/49 Partitions, Violations =  43
Routed  44/49 Partitions, Violations =  43
Routed  45/49 Partitions, Violations =  43
Routed  46/49 Partitions, Violations =  43
Routed  47/49 Partitions, Violations =  43
Routed  48/49 Partitions, Violations =  43
Routed  49/49 Partitions, Violations =  43

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      43
        Diff net spacing : 14
        Diff net via-cut spacing : 1
        Less than minimum area : 1
        Short : 25
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   82  Alloctr   82  Proc    0 
[Iter 0] Total (MB): Used   83  Alloctr   83  Proc 1394 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition
Routed  1/19 Partitions, Violations =   38
Routed  2/19 Partitions, Violations =   27
Routed  3/19 Partitions, Violations =   25
Routed  4/19 Partitions, Violations =   20
Routed  5/19 Partitions, Violations =   19
Routed  6/19 Partitions, Violations =   18
Routed  7/19 Partitions, Violations =   17
Routed  8/19 Partitions, Violations =   16
Routed  9/19 Partitions, Violations =   15
Routed  10/19 Partitions, Violations =  14
Routed  11/19 Partitions, Violations =  13
Routed  12/19 Partitions, Violations =  10
Routed  13/19 Partitions, Violations =  8
Routed  14/19 Partitions, Violations =  6
Routed  15/19 Partitions, Violations =  4
Routed  16/19 Partitions, Violations =  3
Routed  17/19 Partitions, Violations =  2
Routed  18/19 Partitions, Violations =  1
Routed  19/19 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   82  Alloctr   82  Proc    0 
[Iter 1] Total (MB): Used   83  Alloctr   84  Proc 1394 

End DR iteration 1 with 19 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   67  Alloctr   67  Proc    0 
[DR] Total (MB): Used   68  Alloctr   69  Proc 1394 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   67  Alloctr   67  Proc    0 
[DR: Done] Total (MB): Used   68  Alloctr   69  Proc 1394 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    28839 micron
Total Number of Contacts =             6603
Total Number of Wires =                6275
Total Number of PtConns =              522
Total Number of Routed Wires =       6275
Total Routed Wire Length =           28728 micron
Total Number of Routed Contacts =       6603
        Layer          M1 :       1102 micron
        Layer          M2 :      13267 micron
        Layer          M3 :      11033 micron
        Layer          M4 :       2780 micron
        Layer          M5 :        656 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         34
        Via        VIA34C :          6
        Via   VIA34C(rot) :        277
        Via        VIA23C :       2880
        Via        VIA12C :          2
        Via   VIA12C(rot) :       2933
        Via        VIA12B :         31
        Via   VIA12B(rot) :        440

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
 
  Total double via conversion rate    =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
 

Total number of nets = 1246
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
icc2_shell> check_pg_drc
Begin building search trees for block SerDes.dlib:SerDes_routing.design
Done building search trees for block SerDes.dlib:SerDes_routing.design (time 0s)
Command check_pg_drc started  at Tue Aug 26 08:30:21 2025
Command check_pg_drc finished at Tue Aug 26 08:30:22 2025
CPU usage for check_pg_drc: 0.24 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.24 seconds ( 0.00 hours)
No errors found.
icc2_shell> 
icc2_shell> check_routes
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 1246, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1246 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   68  Alloctr   69  Proc 1394 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   83  Alloctr   84  Proc 1394 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    28842 micron
Total Number of Contacts =             6603
Total Number of Wires =                6267
Total Number of PtConns =              536
Total Number of Routed Wires =       6267
Total Routed Wire Length =           28728 micron
Total Number of Routed Contacts =       6603
        Layer          M1 :       1105 micron
        Layer          M2 :      13268 micron
        Layer          M3 :      11033 micron
        Layer          M4 :       2780 micron
        Layer          M5 :        656 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         34
        Via        VIA34C :          6
        Via   VIA34C(rot) :        277
        Via        VIA23C :       2880
        Via        VIA12C :          2
        Via   VIA12C(rot) :       2933
        Via        VIA12B :         31
        Via   VIA12B(rot) :        440

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
 
  Total double via conversion rate    =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
 


Verify Summary:

Total number of nets = 1246, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> 
icc2_shell> 
icc2_shell> set FillerCells " */SHFILL1*"
 */SHFILL1*
icc2_shell> create_stdcell_fillers -lib_cells $FillerCells
Effort 5
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL1 has site unit
master SHFILL128 has site unit
 Use site unit (3200)
Warning: filler ref cell SHFILL1 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL128 not marked filler type. (CHF-011)
Warning: filler ref cells not listed from laregst to smallest. Tool may not be able to fill all empty space. (CHF-008)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 879 total shapes.
Layer M2: cached 0 shapes out of 4029 total shapes.
Cached 728 vias out of 9296 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL1 (1 x 1), SHFILL128 (128 x 1), 
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        70% complete ...
        90% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 16169 of regular filler SHFILL1 inserted
... 0 of regular filler SHFILL128 inserted
icc2_shell> 
icc2_shell> connect_pg_net -net "VDD" [get_pins -hierarchical "*/VDD*"]
icc2_shell> connect_pg_net -net "VSS" [get_pins -hierarchical "*/VSS"]
icc2_shell> check_pg_drc
Command check_pg_drc started  at Tue Aug 26 08:30:23 2025
Command check_pg_drc finished at Tue Aug 26 08:30:23 2025
CPU usage for check_pg_drc: 0.38 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.38 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_routes -drc true
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 1246, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1246 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   71  Alloctr   72  Proc 1394 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   86  Alloctr   86  Proc 1394 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    28842 micron
Total Number of Contacts =             6603
Total Number of Wires =                6267
Total Number of PtConns =              536
Total Number of Routed Wires =       6267
Total Routed Wire Length =           28728 micron
Total Number of Routed Contacts =       6603
        Layer          M1 :       1105 micron
        Layer          M2 :      13268 micron
        Layer          M3 :      11033 micron
        Layer          M4 :       2780 micron
        Layer          M5 :        656 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         34
        Via        VIA34C :          6
        Via   VIA34C(rot) :        277
        Via        VIA23C :       2880
        Via        VIA12C :          2
        Via   VIA12C(rot) :       2933
        Via        VIA12B :         31
        Via   VIA12B(rot) :        440

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
 
  Total double via conversion rate    =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
 


Verify Summary:

Total number of nets = 1246, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> 
icc2_shell> remove_stdcell_fillers_with_violation
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        false               
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   76  Alloctr   77  Proc 1394 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End Removing Filler Cells] Total (MB): Used   80  Alloctr   80  Proc 1394 
Updating the database ...
Deleted 0 cell instances
icc2_shell> 
icc2_shell> check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 879 total shapes.
Layer M2: cached 0 shapes out of 4029 total shapes.
Cached 728 vias out of 9296 total vias.

check_legality for block design system ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design system succeeded!


check_legality succeeded.

**************************

1
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> write_verilog  ../output/${design}_routing_Netlist.v
1
icc2_shell> 
icc2_shell> 
icc2_shell> write_sdc -output ../output/${design}_routing_SDC.sdc
1
icc2_shell> 
icc2_shell> 
icc2_shell> write_parasitics -format SPEF -output ../output/${design}_Routing_Spef.spef
Information: Design SerDes_routing has 1246 nets, 0 global routed, 1244 detail routed. (NEX-024)
NEX: extract design system
Information: The RC mode used is DR for design 'system'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: SerDes_routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1244 nets are successfully extracted. (NEX-028)
Information: batch extract takes 0.33 seconds, elapse 0.33 seconds (NEX-015)
NEX: write corner ID 0 parasitics to ../output/SerDes_Routing_Spef.spef.maxTLU_125.spef 
spefName ../output/SerDes_Routing_Spef.spef.maxTLU_125.spef, corner name default 
NEX: write corner ID 1 parasitics to ../output/SerDes_Routing_Spef.spef.minTLU_125.spef 
spefName ../output/SerDes_Routing_Spef.spef.minTLU_125.spef, corner name default 
Information: The stitching and editing of coupling caps is turned OFF for design 'SerDes.dlib:SerDes_routing.design'. (TIM-125)
icc2_shell> 
icc2_shell> 
icc2_shell> write_def ../output/${design}_Routing_def.def
****************************************
Report : Data Mismatches
Version: O-2018.06-SP1
Date   : Tue Aug 26 08:30:26 2025
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 55
TRACKS                         : 18
VIAS                           : 11
NONDEFAULTRULES                : 1
COMPONENTS                     : 17383
PINS                           : 41
PINPROPERTIES                  : 39
SPECIALNETS                    : 192
NETS                           : 1244
SCANCHAINS                     : 5
1
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
? ? ? ? ? ? ? ? 
icc2_shell> write_gds -view design -lib_cell_view frame -output_pin all -fill include -exclude_empty_block -long_names -keep_data_type ../../GDS/${design}_Routing_GDS.gds
blockage_as_zero_spacing  false


1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Tue Aug 26 08:30:31 2025
Command check_pg_drc finished at Tue Aug 26 08:30:31 2025
CPU usage for check_pg_drc: 0.39 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.39 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_routes -drc true
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 1246, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1246 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   71  Alloctr   72  Proc 1394 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   86  Alloctr   86  Proc 1394 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    28842 micron
Total Number of Contacts =             6603
Total Number of Wires =                6267
Total Number of PtConns =              536
Total Number of Routed Wires =       6267
Total Routed Wire Length =           28728 micron
Total Number of Routed Contacts =       6603
        Layer          M1 :       1105 micron
        Layer          M2 :      13268 micron
        Layer          M3 :      11033 micron
        Layer          M4 :       2780 micron
        Layer          M5 :        656 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         34
        Via        VIA34C :          6
        Via   VIA34C(rot) :        277
        Via        VIA23C :       2880
        Via        VIA12C :          2
        Via   VIA12C(rot) :       2933
        Via        VIA12B :         31
        Via   VIA12B(rot) :        440

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
 
  Total double via conversion rate    =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6603 vias)
 
    Layer VIA1       =  0.00% (0      / 3406    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3406    vias)
    Layer VIA2       =  0.00% (0      / 2880    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2880    vias)
    Layer VIA3       =  0.00% (0      / 283     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (283     vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
 


Verify Summary:

Total number of nets = 1246, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> start_gui
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal8} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal9} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal1} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal1} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal8} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal9} -quiet]
1
icc2_shell> report_timing -delay_type max -max_paths 100 > ../report/setup.rpt
icc2_shell> report_timing -delay_type min -max_paths 100 > ../report/hold.rpt
icc2_shell> exit
Maximum memory usage for this session: 327.86 MB
CPU usage for this session:     37 seconds (  0.01 hours)
Elapsed time for this session:   1010 seconds (  0.28 hours)
Thank you for using IC Compiler II.

