==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_BIO_NICA/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_BIO_NICA/core.cpp:1:
HLS_BIO_NICA/core.cpp:16:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32 {
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 178.070 ; gain = 87.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 178.070 ; gain = 87.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 189.352 ; gain = 99.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.144' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'scal' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.1' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve_transpose' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.5' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 229.051 ; gain = 138.879
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_BIO_NICA/core.cpp:121) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (HLS_BIO_NICA/core.cpp:123) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_BIO_NICA/core.cpp:136) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (HLS_BIO_NICA/core.cpp:138) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_BIO_NICA/core.cpp:147) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1' (HLS_BIO_NICA/core.cpp:149) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_BIO_NICA/core.cpp:158) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (HLS_BIO_NICA/core.cpp:160) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_BIO_NICA/core.cpp:184) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6.1' (HLS_BIO_NICA/core.cpp:186) in function 'DLU' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'bv' (HLS_BIO_NICA/solve_QP.h:159) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'iact' (HLS_BIO_NICA/solve_QP.h:164) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Outter_3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_MT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_2_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_1_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MT_y'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_xt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'G'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bv' (HLS_BIO_NICA/solve_QP.h:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'iact' (HLS_BIO_NICA/solve_QP.h:164) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dot.3.172' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1.1' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:92) automatically.
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.147' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:323) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:346) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'W.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.0' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:386:58) to (HLS_BIO_NICA/solve_QP.h:390:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:416:13) to (HLS_BIO_NICA/solve_QP.h:420:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:430:9) to (HLS_BIO_NICA/solve_QP.h:263:26) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:92:64) to (HLS_BIO_NICA/solve_QP.h:16:19) in function 'cholesky'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 293.152 ; gain = 202.980
WARNING: [XFORM 203-631] Renaming function 'triangular_solve_transpose' to 'triangular_solve_tra' (HLS_BIO_NICA/solve_QP.h:16:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 369.512 ; gain = 279.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-103] Legalizing function name 'axpy.1' to 'axpy_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.579 seconds; current allocated memory: 311.204 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 311.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 311.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 312.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 312.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 312.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 312.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 312.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 313.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 313.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 313.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 313.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.245 seconds; current allocated memory: 316.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.266 seconds; current allocated memory: 319.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.509 seconds; current allocated memory: 320.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 322.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_2_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_8_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fcmp_32ns_32ns_1_2_1' to 'DLU_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsqrt_32ns_32ns_32_7_1' to 'DLU_fsqrt_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky'.
INFO: [HLS 200-111]  Elapsed time: 2.296 seconds; current allocated memory: 324.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 324.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fadd_32ns_32ns_32_4_full_dsp_1' to 'DLU_fadd_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 325.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scal'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 325.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axpy_1'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 326.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_invert'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 327.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_5_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_17_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dcmp_64ns_64ns_1_2_1' to 'DLU_dcmp_64ns_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dcmp_64ns_64nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_qp'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 332.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'W_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_xt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'M_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'G_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'y' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Outter_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_holder_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_8' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_3_1' to 'DLU_sitofp_32ns_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 4.417 seconds; current allocated memory: 337.513 MB.
INFO: [RTMG 210-279] Implementing memory 'solve_qp_C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'solve_qp_work_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DLU_y_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:19 . Memory (MB): peak = 443.141 ; gain = 352.969
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 79.302 seconds; peak allocated memory: 337.513 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_BIO_NICA/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_BIO_NICA/core.cpp:1:
HLS_BIO_NICA/core.cpp:16:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32 {
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.023 ; gain = 88.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.023 ; gain = 88.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 189.133 ; gain = 98.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.144' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'scal' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.1' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve_transpose' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.5' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 228.922 ; gain = 137.902
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_BIO_NICA/core.cpp:121) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (HLS_BIO_NICA/core.cpp:123) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_BIO_NICA/core.cpp:136) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (HLS_BIO_NICA/core.cpp:138) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_BIO_NICA/core.cpp:147) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1' (HLS_BIO_NICA/core.cpp:149) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_BIO_NICA/core.cpp:158) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (HLS_BIO_NICA/core.cpp:160) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_BIO_NICA/core.cpp:184) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6.1' (HLS_BIO_NICA/core.cpp:186) in function 'DLU' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'bv' (HLS_BIO_NICA/solve_QP.h:159) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'iact' (HLS_BIO_NICA/solve_QP.h:164) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Outter_3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_MT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_2_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_1_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MT_y'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_xt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'G'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bv' (HLS_BIO_NICA/solve_QP.h:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'iact' (HLS_BIO_NICA/solve_QP.h:164) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dot.3.172' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1.1' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:92) automatically.
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.147' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:323) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:346) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'W.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.0' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:386:58) to (HLS_BIO_NICA/solve_QP.h:390:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:416:13) to (HLS_BIO_NICA/solve_QP.h:420:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:430:9) to (HLS_BIO_NICA/solve_QP.h:263:26) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:92:64) to (HLS_BIO_NICA/solve_QP.h:16:19) in function 'cholesky'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 293.449 ; gain = 202.430
WARNING: [XFORM 203-631] Renaming function 'triangular_solve_transpose' to 'triangular_solve_tra' (HLS_BIO_NICA/solve_QP.h:16:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 369.012 ; gain = 277.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-103] Legalizing function name 'axpy.1' to 'axpy_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.397 seconds; current allocated memory: 311.235 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 311.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 312.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 312.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 312.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 312.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 312.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 313.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 313.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 313.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 313.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 314.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 316.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 319.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.551 seconds; current allocated memory: 320.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.494 seconds; current allocated memory: 322.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_2_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_8_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fcmp_32ns_32ns_1_2_1' to 'DLU_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsqrt_32ns_32ns_32_7_1' to 'DLU_fsqrt_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky'.
INFO: [HLS 200-111]  Elapsed time: 1.457 seconds; current allocated memory: 324.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 324.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fadd_32ns_32ns_32_4_full_dsp_1' to 'DLU_fadd_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 325.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scal'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 325.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axpy_1'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 326.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_invert'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 327.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_5_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_17_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dcmp_64ns_64ns_1_2_1' to 'DLU_dcmp_64ns_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dcmp_64ns_64nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_qp'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 332.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'W_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_xt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'M_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'G_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'y' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Outter_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_holder_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_8' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_3_1' to 'DLU_sitofp_32ns_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 4.664 seconds; current allocated memory: 337.516 MB.
INFO: [RTMG 210-279] Implementing memory 'solve_qp_C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'solve_qp_work_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DLU_y_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 442.289 ; gain = 351.270
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 57.57 seconds; peak allocated memory: 337.516 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_BIO_NICA/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_BIO_NICA/core.cpp:1:
HLS_BIO_NICA/core.cpp:16:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32 {
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 179.359 ; gain = 87.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 179.359 ; gain = 87.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 188.730 ; gain = 97.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.144' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'scal' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.1' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve_transpose' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.5' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 229.102 ; gain = 137.723
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_BIO_NICA/core.cpp:121) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (HLS_BIO_NICA/core.cpp:123) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_BIO_NICA/core.cpp:136) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (HLS_BIO_NICA/core.cpp:138) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_BIO_NICA/core.cpp:147) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1' (HLS_BIO_NICA/core.cpp:149) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_BIO_NICA/core.cpp:158) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (HLS_BIO_NICA/core.cpp:160) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_BIO_NICA/core.cpp:184) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6.1' (HLS_BIO_NICA/core.cpp:186) in function 'DLU' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'bv' (HLS_BIO_NICA/solve_QP.h:159) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'iact' (HLS_BIO_NICA/solve_QP.h:164) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Outter_3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_MT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_2_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_1_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MT_y'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_xt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'G'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bv' (HLS_BIO_NICA/solve_QP.h:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'iact' (HLS_BIO_NICA/solve_QP.h:164) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dot.3.172' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1.1' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:92) automatically.
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.147' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:323) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:346) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'W.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.0' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:386:58) to (HLS_BIO_NICA/solve_QP.h:390:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:416:13) to (HLS_BIO_NICA/solve_QP.h:420:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:430:9) to (HLS_BIO_NICA/solve_QP.h:263:26) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:92:64) to (HLS_BIO_NICA/solve_QP.h:16:19) in function 'cholesky'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 293.988 ; gain = 202.609
WARNING: [XFORM 203-631] Renaming function 'triangular_solve_transpose' to 'triangular_solve_tra' (HLS_BIO_NICA/solve_QP.h:16:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 369.129 ; gain = 277.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-103] Legalizing function name 'axpy.1' to 'axpy_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.99 seconds; current allocated memory: 311.284 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 311.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 312.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 312.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 312.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 312.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 312.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 313.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 313.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 313.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 313.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 314.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 316.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.808 seconds; current allocated memory: 319.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.989 seconds; current allocated memory: 320.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.458 seconds; current allocated memory: 322.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_2_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_8_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fcmp_32ns_32ns_1_2_1' to 'DLU_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsqrt_32ns_32ns_32_7_1' to 'DLU_fsqrt_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky'.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 324.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 324.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fadd_32ns_32ns_32_4_full_dsp_1' to 'DLU_fadd_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 325.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scal'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 325.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axpy_1'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 326.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_invert'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 327.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_5_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_17_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dcmp_64ns_64ns_1_2_1' to 'DLU_dcmp_64ns_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dcmp_64ns_64nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_qp'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 332.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'W_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_xt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'M_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'G_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'y' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Outter_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_holder_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_8' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_3_1' to 'DLU_sitofp_32ns_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 5.146 seconds; current allocated memory: 337.546 MB.
INFO: [RTMG 210-279] Implementing memory 'solve_qp_C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'solve_qp_work_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DLU_y_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:21 . Memory (MB): peak = 443.613 ; gain = 352.234
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 81.328 seconds; peak allocated memory: 337.546 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_BIO_NICA/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_BIO_NICA/core.cpp:1:
HLS_BIO_NICA/core.cpp:16:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32 {
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 178.570 ; gain = 87.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 178.570 ; gain = 87.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 190.688 ; gain = 99.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.144' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'scal' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.1' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve_transpose' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.5' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 230.223 ; gain = 139.309
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_BIO_NICA/core.cpp:121) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (HLS_BIO_NICA/core.cpp:123) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_BIO_NICA/core.cpp:136) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (HLS_BIO_NICA/core.cpp:138) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_BIO_NICA/core.cpp:147) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1' (HLS_BIO_NICA/core.cpp:149) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_BIO_NICA/core.cpp:158) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (HLS_BIO_NICA/core.cpp:160) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_BIO_NICA/core.cpp:184) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6.1' (HLS_BIO_NICA/core.cpp:186) in function 'DLU' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'bv' (HLS_BIO_NICA/solve_QP.h:159) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'iact' (HLS_BIO_NICA/solve_QP.h:164) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Outter_3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_MT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_2_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_1_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MT_y'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_xt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'G'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bv' (HLS_BIO_NICA/solve_QP.h:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'iact' (HLS_BIO_NICA/solve_QP.h:164) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dot.3.172' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1.1' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:92) automatically.
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.147' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:323) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:346) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'W.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.0' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:386:58) to (HLS_BIO_NICA/solve_QP.h:390:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:416:13) to (HLS_BIO_NICA/solve_QP.h:420:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:430:9) to (HLS_BIO_NICA/solve_QP.h:263:26) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:92:64) to (HLS_BIO_NICA/solve_QP.h:16:19) in function 'cholesky'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 294.395 ; gain = 203.480
WARNING: [XFORM 203-631] Renaming function 'triangular_solve_transpose' to 'triangular_solve_tra' (HLS_BIO_NICA/solve_QP.h:16:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 369.469 ; gain = 278.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-103] Legalizing function name 'axpy.1' to 'axpy_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.834 seconds; current allocated memory: 311.145 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 311.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 312.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 312.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 312.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 312.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 312.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 313.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 313.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 313.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 313.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 314.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 316.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.832 seconds; current allocated memory: 319.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.365 seconds; current allocated memory: 321.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 324.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fcmp_32ns_32ns_1_2_1' to 'DLU_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsqrt_32ns_32ns_32_12_1' to 'DLU_fsqrt_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky'.
INFO: [HLS 200-111]  Elapsed time: 2.628 seconds; current allocated memory: 325.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve_tra'.
INFO: [HLS 200-111]  Elapsed time: 1.342 seconds; current allocated memory: 326.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fadd_32ns_32ns_32_5_full_dsp_1' to 'DLU_fadd_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 326.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scal'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 327.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axpy_1'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 327.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_invert'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 328.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_6_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_31_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dcmp_64ns_64ns_1_2_1' to 'DLU_dcmp_64ns_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dcmp_64ns_64nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_qp'.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 334.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'W_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_xt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'M_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'G_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'y' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Outter_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_holder_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_8' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 4.898 seconds; current allocated memory: 340.094 MB.
INFO: [RTMG 210-279] Implementing memory 'solve_qp_C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'solve_qp_work_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DLU_y_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 441.570 ; gain = 350.656
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 67.96 seconds; peak allocated memory: 340.094 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_BIO_NICA/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_BIO_NICA/core.cpp:1:
HLS_BIO_NICA/core.cpp:16:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32 {
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 178.605 ; gain = 87.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 178.605 ; gain = 87.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 189.727 ; gain = 98.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.144' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'scal' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.1' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve_transpose' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.5' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:115) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:307) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 226.828 ; gain = 135.398
INFO: [XFORM 203-102] Automatically partitioning small array 'bv' (HLS_BIO_NICA/solve_QP.h:159) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'iact' (HLS_BIO_NICA/solve_QP.h:164) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bv' (HLS_BIO_NICA/solve_QP.h:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'iact' (HLS_BIO_NICA/solve_QP.h:164) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dot.3.155' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:92) automatically.
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.147' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'scal' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.1' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve_transpose' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:323) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:346) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:115) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:307) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_bar' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'n_bar' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'X_bar' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'X' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'Outter_3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'Outter_2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'Outter_1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MT_y' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'y_bar' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_bar' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_bar' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MT_y' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:386:58) to (HLS_BIO_NICA/solve_QP.h:390:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:416:13) to (HLS_BIO_NICA/solve_QP.h:420:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:430:9) to (HLS_BIO_NICA/solve_QP.h:263:26) in function 'solve_qp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:53 . Memory (MB): peak = 294.332 ; gain = 202.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:55 . Memory (MB): peak = 331.055 ; gain = 239.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.678 seconds; current allocated memory: 272.219 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 272.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 272.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 273.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 275.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 279.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.744 seconds; current allocated memory: 281.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.144 seconds; current allocated memory: 284.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fcmp_32ns_32ns_1_2_1' to 'DLU_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsqrt_32ns_32ns_32_12_1' to 'DLU_fsqrt_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky'.
INFO: [HLS 200-111]  Elapsed time: 1.718 seconds; current allocated memory: 285.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fadd_32ns_32ns_32_5_full_dsp_1' to 'DLU_fadd_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_invert'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 286.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_6_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_31_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dcmp_64ns_64ns_1_2_1' to 'DLU_dcmp_64ns_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dcmp_64ns_64nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_qp'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 292.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'G' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'W_xt' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'y' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'n_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'n_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'n_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_2' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 4.27 seconds; current allocated memory: 298.654 MB.
INFO: [RTMG 210-279] Implementing memory 'solve_qp_C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'solve_qp_work_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_temp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_M_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_G_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_xt_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_y_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_M_holder_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:18 . Memory (MB): peak = 405.254 ; gain = 313.824
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 78.211 seconds; peak allocated memory: 298.654 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_BIO_NICA/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_BIO_NICA/core.cpp:1:
HLS_BIO_NICA/core.cpp:16:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32 {
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.754 ; gain = 87.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.754 ; gain = 87.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 190.023 ; gain = 98.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.144' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'scal' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.1' into 'triangular_invert' (HLS_BIO_NICA/solve_QP.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve_transpose' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'triangular_solve' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.5' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 229.641 ; gain = 138.270
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_BIO_NICA/core.cpp:121) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (HLS_BIO_NICA/core.cpp:123) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_BIO_NICA/core.cpp:136) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (HLS_BIO_NICA/core.cpp:138) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_BIO_NICA/core.cpp:147) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1' (HLS_BIO_NICA/core.cpp:149) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_BIO_NICA/core.cpp:158) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (HLS_BIO_NICA/core.cpp:160) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_BIO_NICA/core.cpp:184) in function 'DLU' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6.1' (HLS_BIO_NICA/core.cpp:186) in function 'DLU' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'bv' (HLS_BIO_NICA/solve_QP.h:159) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'iact' (HLS_BIO_NICA/solve_QP.h:164) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Outter_3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_MT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_2_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_holder'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Res_1_outter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Outter_2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MT_y'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_xt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_bar'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'G'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bv' (HLS_BIO_NICA/solve_QP.h:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'iact' (HLS_BIO_NICA/solve_QP.h:164) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dot.3.172' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1.1' into 'cholesky' (HLS_BIO_NICA/solve_QP.h:92) automatically.
INFO: [XFORM 203-602] Inlining function 'dot' into 'triangular_solve_transpose' (HLS_BIO_NICA/solve_QP.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.147' into 'triangular_solve' (HLS_BIO_NICA/solve_QP.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_vsmall' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:184) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.1' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:270) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:271) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:323) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.3' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:346) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.3.2' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:371) automatically.
INFO: [XFORM 203-602] Inlining function 'dot.4' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'axpy' into 'solve_qp' (HLS_BIO_NICA/solve_QP.h:393) automatically.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_BIO_NICA/core.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_BIO_NICA/core.cpp:305) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'W.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M.0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'W.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M.0' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:386:58) to (HLS_BIO_NICA/solve_QP.h:390:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:416:13) to (HLS_BIO_NICA/solve_QP.h:420:13) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:430:9) to (HLS_BIO_NICA/solve_QP.h:263:26) in function 'solve_qp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_BIO_NICA/solve_QP.h:92:64) to (HLS_BIO_NICA/solve_QP.h:16:19) in function 'cholesky'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 293.664 ; gain = 202.293
WARNING: [XFORM 203-631] Renaming function 'triangular_solve_transpose' to 'triangular_solve_tra' (HLS_BIO_NICA/solve_QP.h:16:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 369.242 ; gain = 277.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-103] Legalizing function name 'axpy.1' to 'axpy_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.659 seconds; current allocated memory: 311.114 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 311.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 312.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 312.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 312.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 312.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 312.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 313.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 313.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 313.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 313.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 314.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 316.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.208 seconds; current allocated memory: 319.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 321.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.715 seconds; current allocated memory: 324.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fcmp_32ns_32ns_1_2_1' to 'DLU_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsqrt_32ns_32ns_32_12_1' to 'DLU_fsqrt_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky'.
INFO: [HLS 200-111]  Elapsed time: 2.254 seconds; current allocated memory: 325.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 326.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_solve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fadd_32ns_32ns_32_5_full_dsp_1' to 'DLU_fadd_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_solve'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 326.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scal'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 327.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axpy_1'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 327.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triangular_invert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'triangular_invert'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 328.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_qp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_6_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_31_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dcmp_64ns_64ns_1_2_1' to 'DLU_dcmp_64ns_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dcmp_64ns_64nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsqrt_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_qp'.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 334.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'W_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W_xt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'W_xt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_xt_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'M_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'G_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'G_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'G_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'y' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'MT_y_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'X_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'X_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'y_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'y_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'n_bar_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'n_bar_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Outter_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Outter_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'W_holder_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'M_holder_8' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_32_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 4.807 seconds; current allocated memory: 340.081 MB.
INFO: [RTMG 210-279] Implementing memory 'solve_qp_C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'solve_qp_work_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DLU_y_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 446.410 ; gain = 355.039
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 61.389 seconds; peak allocated memory: 340.081 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
