bank   bank   10
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   10
bank   NONE   1
bank   (root)_glue_logic   302
coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   NONE   32.625
coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   RocketTile_0   9.75
coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   RocketTile_1   9.375
coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   RocketTile_2   10.75
coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   RocketTile_3   8.75
coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   (root)_glue_logic   297
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   NONE   11.1875
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   RocketTile_0   212.875
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   RocketTile_1   212.125
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   RocketTile_2   208.875
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   RocketTile_3   214.625
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   (root)_glue_logic   1524
coh_wrapper_l2_inclusive_cache_bank_sched_1   NONE   59.8125
coh_wrapper_l2_inclusive_cache_bank_sched_1   RocketTile_0   220.5
coh_wrapper_l2_inclusive_cache_bank_sched_1   RocketTile_1   217.562
coh_wrapper_l2_inclusive_cache_bank_sched_1   RocketTile_2   215.938
coh_wrapper_l2_inclusive_cache_bank_sched_1   RocketTile_3   227.938
coh_wrapper_l2_inclusive_cache_bank_sched_1   (root)_glue_logic   603.125
coh_wrapper_l2_inclusive_cache_bank_sched_1   bank   34.1875
coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   4.8125
coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   141.25
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   NONE   30.5625
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   RocketTile_0   112.375
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   RocketTile_1   98.8125
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   RocketTile_2   100.688
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   RocketTile_3   95.8125
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   (root)_glue_logic   197.875
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   bank   18
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   30.75
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   154.5
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_1   208.312
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   NONE   122.5
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   RocketTile_0   369
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   RocketTile_1   361.75
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   RocketTile_2   359
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   RocketTile_3   363
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   (root)_glue_logic   1930
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   24
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   2396
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_1   979
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   981.25
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   1
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   NONE   0.125
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   (root)_glue_logic   328
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   bank   1908
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   9
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_1   99
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   41
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   150
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   NONE   26.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   RocketTile_0   14.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   RocketTile_1   13.8125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   RocketTile_2   13.8125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   RocketTile_3   13.8125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   (root)_glue_logic   62.625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   bank   18.5625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   5.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   60.75
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1   134.625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   41
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   1
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   232
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   4
