CLAIMS - MAIN REQUEST

1. An apparatus for data transmission in a communication system, comprising:
a turbo encoder (220) for turbo coding data bits to generate systematic bits and parity bits;
arate matcher (230) for rate matching the systematic bits and parity bits; a first and second interleaver (250, 260) for separately writing the rate-matched systematic
bits and the rate-matched parity bits; and a modulator (280) for alternately mapping bits collected from the first interleaver and the
second interleaver onto one modulation symbol according to a modulation scheme,characterized in that the first interleaver is arranged for writing the rate-matched systematic bits row by row from
a first row to a last row, and the second interleaver is arranged for writing the rate-matched
parity bits row by row from a first row to a last row, wherein the first and second interleavers
are arranged for then separately interleaving the systematic bits and the parity bits by
performing inter-column permutation, respectively, according to a determined rule, wherein the modulator is arranged for alternately collecting the permutated bits column by
column in the first interleaver and the second interleaver, and wherein a size of the first interleaver and a size of the second interleaver are same, the first and second interleaving are performed respectively.

2. The apparatus of claim 1, wherein if a number of the rate-matched systematic bits is
less than a number of the rate-matched parity bits, a part of the rate-matched parity
bits is written next to the rate-matched systematic bits in the first interleaver.

3. The apparatus of claim 1, wherein if a number of the rate-matched systematic bits is greater
than a number of the rate-matched parity bits, a part of the rate-matched systematic bits is
written prior to the rate-matched parity bits in the second interleaver.

4. The apparatus of claim 1, arranged for, if the modulation scheme is 16QAM, alternately
outputting 2 bits column by column from the first interleaver and the second interleaver.

5. The apparatus of claim 1, arranged for, if the modulation scheme is 16QAM, mapping 2 bits
from the first interleaver and 2 bits from the second interleaver onto one modulation symbol.

6. A method for data transmission іп a communication system, comprising the steps of:
turbo coding data bits to generate the systematic bits and parity bits;
rate matching the systematic bits and parity bits; separately writing the rate-matched systematic bits in a first interleaver and the rate-matched parity bits in a second interleaver;
alternately collecting bits from the first interleaver and the second interleaver; and mapping the collected bits from the first interleaver and the second interleaver onto
one modulation symbol according to a modulation scheme, characterized in that the rate-matched systematic bits are written row by row from a first row to a last row
in the first interleaver and the rate-matched parity bits are written row by row from a
first row to a last row in the second interleaver, wherein a size of the first interleaver and a size of the second interleaver are same,
the first and second interleaving are performed respectively, wherein the method further comprises separately interleaving the systematic bits and
the parity bits by performing inter-column permutation of bits written in the first
interleaver and the second interleaver, respectively, according to a determined rule,
and wherein the permutated bits are alternately collected column by column in the first
interleaver and the second interleaver.

7. The method of claim 6, wherein if a number of the rate-matched systematic bits is
less than a number of the rate-matched parity bits, a part of the rate-matched parity
bits is written next to the rate-matched systematic bits in the first interleaver.

8. The method of claim 6, wherein if a number of the rate-matched systematic bits is greater
than a number of the rate-matched parity bits, a part of the rate-matched systematic bits is
written prior to the rate-matched parity bits in the second interleaver.

9. The method of claim 6, wherein if the modulation scheme is 16QAM, 2 bits are alternately
output column by column from the first interleaver and the second interleaver.

10. The method of claim 6, wherein if the modulation scheme is 16QAM, 2 bits are mapped
from the first interleaver and 2 bits from the second interleaver onto one modulation symbol.

11. An apparatus for receiving data in a communication system, comprising:

a demodulator for demodulating a received symbol into systematic bits and parity bits;

a first deinterleaver for writing the systematic bits, and a second deinterleaver for separately

writing the parity bits;

a rate matcher for rate matching the deinterleaved systematic bits and parity bits output
from the first and second deinterleavers; and
a turbo decoder for decoding the rate matched systematic bits and parity bits,
characterized in that

the first deinterleaver is arranged for writing the systematic bits column by column from a
first column to a last column, and the second deinterleaver is arranged for writing the parity
bits column by column from a first column to a last column, wherein the first and second
deinterleavers are arranged for then separately deinterleaving the systematic bits and the
parity bits by performing inter-column permutation, respectively, according to a determined
rule,

wherein a size of the first deinterleaver and a size of the second deinterleaver are
same, the first and second deinterleaving are performed respectively.

12. The apparatus of claim 11, wherein if a number of the systematic bits is less than a
number of the parity bits, part of the parity bits is written next to the systematic bits in
the first deinterleaver.

13. The apparatus of claim 11, wherein if a number of the systematic bits is greater than a
number of the parity bits, part of the systematic bits is written prior to the parity bits in
the second deinterleaver.
14. A method for receiving data in а communication system, comprising:
demodulating a received symbol into systematic bits and parity bits;

writing the systematic bits in a first deinterleaver, and separately writing the parity bits ina
second deinterleaver;

rate matching the deinterleaved systematic bits and parity bits output from the first and

second deinterleavers; and
decoding the rate matched systematic bits and parity bits,
characterized in that

the systematic bits are written column by column from a first column to a last column
in the first deinterleaver and the parity bits are written column by column from a first

column to a last column in the second deinterleaver,

wherein a size of the first deinterleaver and a size of the second deinterleaver are
same, the first and second deinterleaving are performed respectively, and

wherein the method further comprises separately deinterleaving the systematic bits
and the parity bits by performing inter-column permutation written in the first
deinterleaver and the second deinterleaver, respectively, according to a determined
rule.

15. The method of claim 14, wherein if a number of the systematic bits is less than a
number of the parity bits, part of the parity bits is written next to the systematic bits in
the first deinterleaver.

16. The method of claim 14, wherein if a number of the systematic bits is greater than a
number of the parity bits, part of the systematic bits is written prior to the parity bits in
the second deinterleaver.
