--Simulators--
Verilator

--Boards--
ordb2a
atlys

--Build tools--
ISE
Quartus
Synplify
icarus?

Create round-robin wishbone scheduler
Create UART over socket VPI module
Verilator:
-Come up with a good structure
-load vmem/elf directly to memory
Remove defines files from dbg
Use(or1ktrace/libopcodes/opdis) in or1200-monitor for trace generation
(Use waf for building)
Check if cache is clean and revision is equal to core description
Move generic cores to separate cores (intgen?, rom)
Clean up include files
Autogenerate top levels
Add checksum to local cores
Run or1ksim test suite

--DONE--
Support for patches (start with calling patch)
Load test cases with $value$plusargs
Quartus support
Modelsim support
