

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_3'
================================================================
* Date:           Tue Apr  1 22:29:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     133|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     133|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |empty_78_fu_152_p2      |         +|   0|  0|  11|           3|           1|
    |exitcond6811_fu_146_p2  |      icmp|   0|  0|   9|           3|           4|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  20|           6|           5|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_0_32_fu_50           |   9|          2|   32|         64|
    |acc_1_3_fu_54            |   9|          2|   32|         64|
    |acc_2_3_fu_58            |   9|          2|   32|         64|
    |acc_3_3_fu_62            |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    3|          6|
    |empty_fu_46              |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  135|        270|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |acc_0_32_fu_50  |  32|   0|   32|          0|
    |acc_1_3_fu_54   |  32|   0|   32|          0|
    |acc_2_3_fu_58   |  32|   0|   32|          0|
    |acc_3_3_fu_62   |  32|   0|   32|          0|
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |empty_fu_46     |   3|   0|    3|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 133|   0|  133|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|acc_3_25             |   in|   32|     ap_none|              acc_3_25|        scalar|
|acc_2_24             |   in|   32|     ap_none|              acc_2_24|        scalar|
|acc_1_23             |   in|   32|     ap_none|              acc_1_23|        scalar|
|acc_0_21             |   in|   32|     ap_none|              acc_0_21|        scalar|
|acc_3_3_out          |  out|   32|      ap_vld|           acc_3_3_out|       pointer|
|acc_3_3_out_ap_vld   |  out|    1|      ap_vld|           acc_3_3_out|       pointer|
|acc_2_3_out          |  out|   32|      ap_vld|           acc_2_3_out|       pointer|
|acc_2_3_out_ap_vld   |  out|    1|      ap_vld|           acc_2_3_out|       pointer|
|acc_1_3_out          |  out|   32|      ap_vld|           acc_1_3_out|       pointer|
|acc_1_3_out_ap_vld   |  out|    1|      ap_vld|           acc_1_3_out|       pointer|
|acc_0_32_out         |  out|   32|      ap_vld|          acc_0_32_out|       pointer|
|acc_0_32_out_ap_vld  |  out|    1|      ap_vld|          acc_0_32_out|       pointer|
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%acc_0_32 = alloca i32 1"   --->   Operation 5 'alloca' 'acc_0_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%acc_1_3 = alloca i32 1"   --->   Operation 6 'alloca' 'acc_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_2_3 = alloca i32 1"   --->   Operation 7 'alloca' 'acc_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_3_3 = alloca i32 1"   --->   Operation 8 'alloca' 'acc_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_0_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_0_21"   --->   Operation 9 'read' 'acc_0_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%acc_1_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_1_23"   --->   Operation 10 'read' 'acc_1_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%acc_2_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_2_24"   --->   Operation 11 'read' 'acc_2_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_3_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_3_25"   --->   Operation 12 'read' 'acc_3_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_3_25_read, i32 %acc_3_3"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_2_24_read, i32 %acc_2_3"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_1_23_read, i32 %acc_1_3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_0_21_read, i32 %acc_0_32"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %empty"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_load = load i3 %empty"   --->   Operation 19 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.13ns)   --->   "%exitcond6811 = icmp_eq  i3 %p_load, i3 4"   --->   Operation 21 'icmp' 'exitcond6811' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%empty_78 = add i3 %p_load, i3 1"   --->   Operation 23 'add' 'empty_78' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6811, void %memset.loop.split, void %VITIS_LOOP_87_11.exitStub"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_79 = trunc i3 %p_load"   --->   Operation 25 'trunc' 'empty_79' <Predicate = (!exitcond6811)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %empty_79, void %branch7, i2 0, void %memset.loop.split.memset.loop.split36_crit_edge, i2 1, void %memset.loop.split.memset.loop.split36_crit_edge5, i2 2, void %branch6"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond6811)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc_2_3"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond6811 & empty_79 == 2)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split36"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond6811 & empty_79 == 2)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc_1_3"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond6811 & empty_79 == 1)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split36"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond6811 & empty_79 == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc_0_32"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond6811 & empty_79 == 0)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split36"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond6811 & empty_79 == 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc_3_3"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond6811 & empty_79 == 3)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split36"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond6811 & empty_79 == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %empty_78, i3 %empty"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond6811)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond6811)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%acc_0_32_load = load i32 %acc_0_32"   --->   Operation 37 'load' 'acc_0_32_load' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_1_3_load = load i32 %acc_1_3"   --->   Operation 38 'load' 'acc_1_3_load' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_2_3_load = load i32 %acc_2_3"   --->   Operation 39 'load' 'acc_2_3_load' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_3_3_load = load i32 %acc_3_3"   --->   Operation 40 'load' 'acc_3_3_load' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_3_3_out, i32 %acc_3_3_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_2_3_out, i32 %acc_2_3_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_1_3_out, i32 %acc_1_3_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_0_32_out, i32 %acc_0_32_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_3_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_2_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_1_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_0_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_3_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ acc_2_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ acc_1_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ acc_0_32_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (alloca           ) [ 01]
acc_0_32         (alloca           ) [ 01]
acc_1_3          (alloca           ) [ 01]
acc_2_3          (alloca           ) [ 01]
acc_3_3          (alloca           ) [ 01]
acc_0_21_read    (read             ) [ 00]
acc_1_23_read    (read             ) [ 00]
acc_2_24_read    (read             ) [ 00]
acc_3_25_read    (read             ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
p_load           (load             ) [ 00]
specpipeline_ln0 (specpipeline     ) [ 00]
exitcond6811     (icmp             ) [ 01]
empty_77         (speclooptripcount) [ 00]
empty_78         (add              ) [ 00]
br_ln0           (br               ) [ 00]
empty_79         (trunc            ) [ 01]
switch_ln0       (switch           ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
acc_0_32_load    (load             ) [ 00]
acc_1_3_load     (load             ) [ 00]
acc_2_3_load     (load             ) [ 00]
acc_3_3_load     (load             ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
ret_ln0          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_3_25">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3_25"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_2_24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_1_23">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1_23"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_0_21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0_21"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc_3_3_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3_3_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc_2_3_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_3_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc_1_3_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1_3_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="acc_0_32_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0_32_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="empty_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="acc_0_32_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_0_32/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="acc_1_3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="acc_2_3_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_3/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="acc_3_3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_3_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="acc_0_21_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_0_21_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="acc_1_23_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_1_23_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="acc_2_24_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_2_24_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="acc_3_25_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_3_25_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln0_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln0_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="exitcond6811_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6811/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_78_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_78/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_79_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_79/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="acc_0_32_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_32_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="acc_1_3_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_3_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="acc_2_3_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_3_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="acc_3_3_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_3_load/1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="empty_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="210" class="1005" name="acc_0_32_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_32 "/>
</bind>
</comp>

<comp id="217" class="1005" name="acc_1_3_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="acc_2_3_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_2_3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="acc_3_3_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_3_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="84" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="78" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="72" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="66" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="152" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="206"><net_src comp="46" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="213"><net_src comp="50" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="220"><net_src comp="54" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="227"><net_src comp="58" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="234"><net_src comp="62" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_3_3_out | {1 }
	Port: acc_2_3_out | {1 }
	Port: acc_1_3_out | {1 }
	Port: acc_0_32_out | {1 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_3 : acc_3_25 | {1 }
	Port: Conv2D_HW_Pipeline_3 : acc_2_24 | {1 }
	Port: Conv2D_HW_Pipeline_3 : acc_1_23 | {1 }
	Port: Conv2D_HW_Pipeline_3 : acc_0_21 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond6811 : 2
		empty_78 : 2
		br_ln0 : 3
		empty_79 : 2
		switch_ln0 : 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 3
		acc_0_32_load : 1
		acc_1_3_load : 1
		acc_2_3_load : 1
		acc_3_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      empty_78_fu_152     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   icmp   |    exitcond6811_fu_146   |    0    |    8    |
|----------|--------------------------|---------|---------|
|          | acc_0_21_read_read_fu_66 |    0    |    0    |
|   read   | acc_1_23_read_read_fu_72 |    0    |    0    |
|          | acc_2_24_read_read_fu_78 |    0    |    0    |
|          | acc_3_25_read_read_fu_84 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   write_ln0_write_fu_90  |    0    |    0    |
|   write  |   write_ln0_write_fu_97  |    0    |    0    |
|          |  write_ln0_write_fu_104  |    0    |    0    |
|          |  write_ln0_write_fu_111  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |      empty_79_fu_158     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    19   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|acc_0_32_reg_210|   32   |
| acc_1_3_reg_217|   32   |
| acc_2_3_reg_224|   32   |
| acc_3_3_reg_231|   32   |
|  empty_reg_203 |    3   |
+----------------+--------+
|      Total     |   131  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   19   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   19   |
+-----------+--------+--------+
