{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560777690662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560777690680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 13:21:30 2019 " "Processing started: Mon Jun 17 13:21:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560777690680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560777690680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoryController -c mem_ctrl_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoryController -c mem_ctrl_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560777690681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 20 40 " "Parallel Compilation has detected 40 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 20 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560777691603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ctrl_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_1-mult_seg_arch " "Found design unit 1: mem_ctrl_1-mult_seg_arch" {  } { { "mem_ctrl_1.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777692832 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_1 " "Found entity 1: mem_ctrl_1" {  } { { "mem_ctrl_1.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777692832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560777692832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ctrl_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_2-two_seg_arch " "Found design unit 1: mem_ctrl_2-two_seg_arch" {  } { { "mem_ctrl_2.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777692888 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_2 " "Found entity 1: mem_ctrl_2" {  } { { "mem_ctrl_2.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777692888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560777692888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ctrl_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_3-one_seg_wrong_arch " "Found design unit 1: mem_ctrl_3-one_seg_wrong_arch" {  } { { "mem_ctrl_3.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777692940 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_3 " "Found entity 1: mem_ctrl_3" {  } { { "mem_ctrl_3.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777692940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560777692940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ctrl_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_4-cleaver_state_assign_arch " "Found design unit 1: mem_ctrl_4-cleaver_state_assign_arch" {  } { { "mem_ctrl_4.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777692994 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_4 " "Found entity 1: mem_ctrl_4" {  } { { "mem_ctrl_4.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777692994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560777692994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ctrl_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_5-plain_buffer_arch " "Found design unit 1: mem_ctrl_5-plain_buffer_arch" {  } { { "mem_ctrl_5.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777693031 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_5 " "Found entity 1: mem_ctrl_5" {  } { { "mem_ctrl_5.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777693031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560777693031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ctrl_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_6-look_ahead_buffer_arch " "Found design unit 1: mem_ctrl_6-look_ahead_buffer_arch" {  } { { "mem_ctrl_6.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777693137 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_6 " "Found entity 1: mem_ctrl_6" {  } { { "mem_ctrl_6.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560777693137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560777693137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_ctrl_6 " "Elaborating entity \"mem_ctrl_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560777693524 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we_me mem_ctrl_6.vhd(10) " "VHDL Signal Declaration warning at mem_ctrl_6.vhd(10): used implicit default value for signal \"we_me\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mem_ctrl_6.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_6.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560777693541 "|mem_ctrl_6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "we_me GND " "Pin \"we_me\" is stuck at GND" {  } { { "mem_ctrl_6.vhd" "" { Text "/home/vinicius.ls/DLP2/aula1006/controlador_memoria/mem_ctrl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560777696244 "|mem_ctrl_6|we_me"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560777696244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1560777696442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560777697481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560777697481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560777698085 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560777698085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560777698085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560777698085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560777698339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 13:21:38 2019 " "Processing ended: Mon Jun 17 13:21:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560777698339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560777698339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560777698339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560777698339 ""}
