/*
 * Copyright (c) 2015-2017, NVIDIA CORPORATION. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef _DT_BINDINGS_TEGRA_POWERGATE_H
#define _DT_BINDINGS_TEGRA_POWERGATE_H

#define TEGRA_POWERGATE_APE		0
#define TEGRA_POWERGATE_DFD		1
#define TEGRA_POWERGATE_DISA		2
#define TEGRA_POWERGATE_SOR		2
#define TEGRA_POWERGATE_DISB		3
#define TEGRA_POWERGATE_DISC		4
#define TEGRA_POWERGATE_ISPA		5
#define TEGRA_POWERGATE_NVDEC		6
#define TEGRA_POWERGATE_NVJPG		7
#define TEGRA_POWERGATE_NVENC		8
#define TEGRA_POWERGATE_MPE		8
#define TEGRA_POWERGATE_PCIE		9
#define TEGRA_POWERGATE_SATA		10
#define TEGRA_POWERGATE_VE		11
#define TEGRA_POWERGATE_VENC		11
#define TEGRA_POWERGATE_VIC		12
#define TEGRA_POWERGATE_XUSBA		13
#define TEGRA_POWERGATE_XUSBB		14
#define TEGRA_POWERGATE_XUSBC		15
#define TEGRA_POWERGATE_GPU		43
#define TEGRA_NUM_POWERGATE		44

#endif
