Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot accmulator_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.accmulator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "accmulator_tb_time_synth.sdf", for root module "accmulator_tb".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "accmulator_tb_time_synth.sdf", for root module "accmulator_tb".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY8
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.c_accum_1
Compiling module xil_defaultlib.c_accum_1_HD189
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.c_accum_1_HD198
Compiling module xil_defaultlib.c_accum_1_HD207
Compiling module xil_defaultlib.c_accum_1_HD216
Compiling module xil_defaultlib.accumulator_gen
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.accmulator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot accmulator_tb_time_synth
