Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Oct 31 16:44:49 2015
| Host         : asbestos running 64-bit Gentoo Base System release 2.2
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_timing_summary_routed.rpt -rpx nexys4_timing_summary_routed.rpx
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 22 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.184        0.000                      0                   22        0.145        0.000                      0                   22        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clkfbout_clkgen0    {0.000 10.000}     20.000          50.000          
  mclk_clkgen0        {0.000 20.345}     40.690          24.576          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clkfbout_clkgen0_1  {0.000 10.000}     20.000          50.000          
  mclk_clkgen0_1      {0.000 20.345}     40.690          24.576          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clkfbout_clkgen0                                                                                                                                                     18.408        0.000                       0                     3  
  mclk_clkgen0             38.184        0.000                      0                   22        0.226        0.000                      0                   22       19.845        0.000                       0                    24  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clkfbout_clkgen0_1                                                                                                                                                   18.408        0.000                       0                     3  
  mclk_clkgen0_1           38.186        0.000                      0                   22        0.226        0.000                      0                   22       19.845        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclk_clkgen0_1  mclk_clkgen0         38.184        0.000                      0                   22        0.145        0.000                      0                   22  
mclk_clkgen0    mclk_clkgen0_1       38.184        0.000                      0                   22        0.145        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0
  To Clock:  clkfbout_clkgen0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       38.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.184ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.281ns (52.763%)  route 1.147ns (47.237%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     0.085 r  clocks/serialclkgen/count_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.588     0.673    clocks/serialclkgen/count_reg[11]_i_2_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.225     0.898 r  clocks/serialclkgen/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.898    clocks/serialclkgen/count[10]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[10]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030    39.082    clocks/serialclkgen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 38.184    

Slack (MET) :             38.433ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.225ns (55.357%)  route 0.988ns (44.643%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     0.014 r  clocks/serialclkgen/count_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.429     0.443    clocks/serialclkgen/count_reg[11]_i_2_n_7
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.240     0.683 r  clocks/serialclkgen/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.683    clocks/serialclkgen/count[9]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[9]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064    39.116    clocks/serialclkgen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                 38.433    

Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.209ns (54.520%)  route 1.009ns (45.480%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.004 r  clocks/serialclkgen/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.449     0.445    clocks/serialclkgen/count_reg[8]_i_2_n_6
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.242     0.687 r  clocks/serialclkgen/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.687    clocks/serialclkgen/count[6]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
                         clock pessimism             -0.410    39.160    
                         clock uncertainty           -0.081    39.079    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.064    39.143    clocks/serialclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.143    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 38.455    

Slack (MET) :             38.461ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.221ns (55.884%)  route 0.964ns (44.116%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     0.000 r  clocks/serialclkgen/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.405     0.405    clocks/serialclkgen/count_reg[8]_i_2_n_4
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.250     0.655 r  clocks/serialclkgen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.655    clocks/serialclkgen/count[8]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[8]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064    39.116    clocks/serialclkgen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 38.461    

Slack (MET) :             38.466ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.237ns (57.587%)  route 0.911ns (42.413%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     0.036 r  clocks/serialclkgen/count_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.352     0.388    clocks/serialclkgen/count_reg[11]_i_2_n_5
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.230     0.618 r  clocks/serialclkgen/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.618    clocks/serialclkgen/count[11]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[11]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032    39.084    clocks/serialclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 38.466    

Slack (MET) :             38.505ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.120ns (53.134%)  route 0.988ns (46.866%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    -0.075 r  clocks/serialclkgen/count_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.429     0.354    clocks/serialclkgen/count_reg[8]_i_2_n_7
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.224     0.578 r  clocks/serialclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.578    clocks/serialclkgen/count[5]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.194    39.569    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[5]/C
                         clock pessimism             -0.435    39.134    
                         clock uncertainty           -0.081    39.053    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030    39.083    clocks/serialclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.083    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 38.505    

Slack (MET) :             38.555ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.149ns (55.093%)  route 0.937ns (44.907%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.320    -0.869    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.574    -0.295 r  clocks/serialclkgen/count_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.616     0.321    clocks/serialclkgen/count_reg[4]_i_2_n_4
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.234     0.555 r  clocks/serialclkgen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.555    clocks/serialclkgen/count[4]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
                         clock pessimism             -0.410    39.160    
                         clock uncertainty           -0.081    39.079    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.032    39.111    clocks/serialclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.111    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 38.555    

Slack (MET) :             38.577ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.162ns (56.142%)  route 0.908ns (43.858%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    -0.053 r  clocks/serialclkgen/count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.348     0.296    clocks/serialclkgen/count_reg[8]_i_2_n_5
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.244     0.540 r  clocks/serialclkgen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.540    clocks/serialclkgen/count[7]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.194    39.569    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
                         clock pessimism             -0.435    39.134    
                         clock uncertainty           -0.081    39.053    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.064    39.117    clocks/serialclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.117    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                 38.577    

Slack (MET) :             38.676ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.987ns (50.832%)  route 0.955ns (49.168%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.293    -1.532    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.191 r  clocks/serialclkgen/count_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.850    clocks/serialclkgen/count_reg_n_0_[0]
    SLICE_X1Y113         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.421    -0.429 r  clocks/serialclkgen/count_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.613     0.185    clocks/serialclkgen/count_reg[4]_i_2_n_6
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.225     0.410 r  clocks/serialclkgen/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.410    clocks/serialclkgen/count[2]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
                         clock pessimism             -0.435    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.032    39.086    clocks/serialclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                 38.676    

Slack (MET) :             38.716ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.625ns (32.892%)  route 1.275ns (67.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.293    -1.532    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.313    -1.219 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.625    -0.594    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X0Y115         LUT5 (Prop_lut5_I0_O)        0.215    -0.379 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.650     0.271    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     0.368 r  clocks/serialclkgen/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    clocks/serialclkgen/count[1]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[1]/C
                         clock pessimism             -0.435    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.030    39.084    clocks/serialclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                 38.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.400%)  route 0.091ns (28.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.518    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.091    -0.299    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.099    -0.200 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    clocks/serialclkgen/count[0]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.866    -0.286    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092    -0.426    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.193%)  route 0.164ns (46.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.164    -0.210    clocks/lrclkgen/count[6]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.165 r  clocks/lrclkgen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    clocks/lrclkgen/count_0[0]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091    -0.408    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.501%)  route 0.155ns (45.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.219    clocks/lrclkgen/count[0]
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clocks/lrclkgen/count_0[5]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.423    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.237%)  route 0.181ns (49.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.042    -0.151 r  clocks/lrclkgen/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.151    clocks/lrclkgen/output_reg_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107    -0.408    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.332%)  route 0.182ns (49.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.043    -0.150 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clocks/lrclkgen/count_0[7]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107    -0.408    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045    -0.148 r  clocks/lrclkgen/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clocks/lrclkgen/count_0[6]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092    -0.423    clocks/lrclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.644%)  route 0.181ns (49.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.148 r  clocks/lrclkgen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clocks/lrclkgen/count_0[1]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.091    -0.424    clocks/lrclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.183ns (42.360%)  route 0.249ns (57.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.249    -0.125    clocks/lrclkgen/count[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I0_O)        0.042    -0.083 r  clocks/lrclkgen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    clocks/lrclkgen/count_0[2]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.392    clocks/lrclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.231ns (55.400%)  route 0.186ns (44.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  clocks/lrclkgen/count_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.201    clocks/lrclkgen/count[2]
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.103    -0.098 r  clocks/lrclkgen/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    clocks/lrclkgen/count_0[4]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.408    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.968%)  route 0.186ns (45.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  clocks/lrclkgen/count_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.201    clocks/lrclkgen/count[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.099    -0.102 r  clocks/lrclkgen/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    clocks/lrclkgen/count_0[3]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.423    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y108    clocks/lrclkgen/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y108    clocks/lrclkgen/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y108    clocks/lrclkgen/count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y114    clocks/serialclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y115    clocks/serialclkgen/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y115    clocks/serialclkgen/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y114    clocks/serialclkgen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y114    clocks/serialclkgen/count_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y108    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y108    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0_1
  To Clock:  clkfbout_clkgen0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.186ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.281ns (52.763%)  route 1.147ns (47.237%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     0.085 r  clocks/serialclkgen/count_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.588     0.673    clocks/serialclkgen/count_reg[11]_i_2_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.225     0.898 r  clocks/serialclkgen/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.898    clocks/serialclkgen/count[10]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[10]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.079    39.054    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030    39.084    clocks/serialclkgen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 38.186    

Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.225ns (55.357%)  route 0.988ns (44.643%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     0.014 r  clocks/serialclkgen/count_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.429     0.443    clocks/serialclkgen/count_reg[11]_i_2_n_7
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.240     0.683 r  clocks/serialclkgen/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.683    clocks/serialclkgen/count[9]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[9]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.079    39.054    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064    39.118    clocks/serialclkgen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.118    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                 38.435    

Slack (MET) :             38.457ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.209ns (54.520%)  route 1.009ns (45.480%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.004 r  clocks/serialclkgen/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.449     0.445    clocks/serialclkgen/count_reg[8]_i_2_n_6
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.242     0.687 r  clocks/serialclkgen/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.687    clocks/serialclkgen/count[6]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
                         clock pessimism             -0.410    39.160    
                         clock uncertainty           -0.079    39.081    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.064    39.145    clocks/serialclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 38.457    

Slack (MET) :             38.463ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.221ns (55.884%)  route 0.964ns (44.116%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     0.000 r  clocks/serialclkgen/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.405     0.405    clocks/serialclkgen/count_reg[8]_i_2_n_4
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.250     0.655 r  clocks/serialclkgen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.655    clocks/serialclkgen/count[8]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[8]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.079    39.054    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064    39.118    clocks/serialclkgen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.118    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 38.463    

Slack (MET) :             38.468ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.237ns (57.587%)  route 0.911ns (42.413%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     0.036 r  clocks/serialclkgen/count_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.352     0.388    clocks/serialclkgen/count_reg[11]_i_2_n_5
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.230     0.618 r  clocks/serialclkgen/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.618    clocks/serialclkgen/count[11]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[11]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.079    39.054    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032    39.086    clocks/serialclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 38.468    

Slack (MET) :             38.507ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.120ns (53.134%)  route 0.988ns (46.866%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    -0.075 r  clocks/serialclkgen/count_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.429     0.354    clocks/serialclkgen/count_reg[8]_i_2_n_7
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.224     0.578 r  clocks/serialclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.578    clocks/serialclkgen/count[5]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.194    39.569    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[5]/C
                         clock pessimism             -0.435    39.134    
                         clock uncertainty           -0.079    39.055    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030    39.085    clocks/serialclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 38.507    

Slack (MET) :             38.557ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.149ns (55.093%)  route 0.937ns (44.907%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.320    -0.869    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.574    -0.295 r  clocks/serialclkgen/count_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.616     0.321    clocks/serialclkgen/count_reg[4]_i_2_n_4
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.234     0.555 r  clocks/serialclkgen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.555    clocks/serialclkgen/count[4]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
                         clock pessimism             -0.410    39.160    
                         clock uncertainty           -0.079    39.081    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.032    39.113    clocks/serialclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 38.557    

Slack (MET) :             38.579ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.162ns (56.142%)  route 0.908ns (43.858%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    -0.053 r  clocks/serialclkgen/count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.348     0.296    clocks/serialclkgen/count_reg[8]_i_2_n_5
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.244     0.540 r  clocks/serialclkgen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.540    clocks/serialclkgen/count[7]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.194    39.569    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
                         clock pessimism             -0.435    39.134    
                         clock uncertainty           -0.079    39.055    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.064    39.119    clocks/serialclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.119    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                 38.579    

Slack (MET) :             38.678ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.987ns (50.832%)  route 0.955ns (49.168%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.293    -1.532    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.191 r  clocks/serialclkgen/count_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.850    clocks/serialclkgen/count_reg_n_0_[0]
    SLICE_X1Y113         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.421    -0.429 r  clocks/serialclkgen/count_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.613     0.185    clocks/serialclkgen/count_reg[4]_i_2_n_6
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.225     0.410 r  clocks/serialclkgen/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.410    clocks/serialclkgen/count[2]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
                         clock pessimism             -0.435    39.135    
                         clock uncertainty           -0.079    39.056    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.032    39.088    clocks/serialclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.088    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                 38.678    

Slack (MET) :             38.717ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.625ns (32.892%)  route 1.275ns (67.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.293    -1.532    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.313    -1.219 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.625    -0.594    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X0Y115         LUT5 (Prop_lut5_I0_O)        0.215    -0.379 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.650     0.271    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     0.368 r  clocks/serialclkgen/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    clocks/serialclkgen/count[1]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[1]/C
                         clock pessimism             -0.435    39.135    
                         clock uncertainty           -0.079    39.056    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.030    39.086    clocks/serialclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                 38.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.400%)  route 0.091ns (28.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.518    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.091    -0.299    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.099    -0.200 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    clocks/serialclkgen/count[0]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.866    -0.286    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092    -0.426    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.193%)  route 0.164ns (46.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.164    -0.210    clocks/lrclkgen/count[6]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.165 r  clocks/lrclkgen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    clocks/lrclkgen/count_0[0]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091    -0.408    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.501%)  route 0.155ns (45.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.219    clocks/lrclkgen/count[0]
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clocks/lrclkgen/count_0[5]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.423    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.237%)  route 0.181ns (49.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.042    -0.151 r  clocks/lrclkgen/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.151    clocks/lrclkgen/output_reg_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107    -0.408    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.332%)  route 0.182ns (49.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.043    -0.150 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clocks/lrclkgen/count_0[7]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107    -0.408    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045    -0.148 r  clocks/lrclkgen/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clocks/lrclkgen/count_0[6]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092    -0.423    clocks/lrclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.644%)  route 0.181ns (49.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.148 r  clocks/lrclkgen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clocks/lrclkgen/count_0[1]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.091    -0.424    clocks/lrclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.183ns (42.360%)  route 0.249ns (57.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.249    -0.125    clocks/lrclkgen/count[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I0_O)        0.042    -0.083 r  clocks/lrclkgen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    clocks/lrclkgen/count_0[2]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.392    clocks/lrclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.231ns (55.400%)  route 0.186ns (44.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  clocks/lrclkgen/count_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.201    clocks/lrclkgen/count[2]
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.103    -0.098 r  clocks/lrclkgen/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    clocks/lrclkgen/count_0[4]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.408    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.968%)  route 0.186ns (45.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  clocks/lrclkgen/count_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.201    clocks/lrclkgen/count[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.099    -0.102 r  clocks/lrclkgen/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    clocks/lrclkgen/count_0[3]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.423    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0_1
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y108    clocks/lrclkgen/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y109    clocks/lrclkgen/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y108    clocks/lrclkgen/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y108    clocks/lrclkgen/count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y114    clocks/serialclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y115    clocks/serialclkgen/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y115    clocks/serialclkgen/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y114    clocks/serialclkgen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y113    clocks/serialclkgen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y114    clocks/serialclkgen/count_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y108    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y108    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y109    clocks/lrclkgen/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       38.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.184ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.281ns (52.763%)  route 1.147ns (47.237%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     0.085 r  clocks/serialclkgen/count_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.588     0.673    clocks/serialclkgen/count_reg[11]_i_2_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.225     0.898 r  clocks/serialclkgen/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.898    clocks/serialclkgen/count[10]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[10]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030    39.082    clocks/serialclkgen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 38.184    

Slack (MET) :             38.433ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.225ns (55.357%)  route 0.988ns (44.643%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     0.014 r  clocks/serialclkgen/count_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.429     0.443    clocks/serialclkgen/count_reg[11]_i_2_n_7
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.240     0.683 r  clocks/serialclkgen/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.683    clocks/serialclkgen/count[9]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[9]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064    39.116    clocks/serialclkgen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                 38.433    

Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.209ns (54.520%)  route 1.009ns (45.480%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.004 r  clocks/serialclkgen/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.449     0.445    clocks/serialclkgen/count_reg[8]_i_2_n_6
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.242     0.687 r  clocks/serialclkgen/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.687    clocks/serialclkgen/count[6]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
                         clock pessimism             -0.410    39.160    
                         clock uncertainty           -0.081    39.079    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.064    39.143    clocks/serialclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.143    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 38.455    

Slack (MET) :             38.461ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.221ns (55.884%)  route 0.964ns (44.116%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     0.000 r  clocks/serialclkgen/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.405     0.405    clocks/serialclkgen/count_reg[8]_i_2_n_4
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.250     0.655 r  clocks/serialclkgen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.655    clocks/serialclkgen/count[8]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[8]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064    39.116    clocks/serialclkgen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 38.461    

Slack (MET) :             38.466ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.237ns (57.587%)  route 0.911ns (42.413%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     0.036 r  clocks/serialclkgen/count_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.352     0.388    clocks/serialclkgen/count_reg[11]_i_2_n_5
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.230     0.618 r  clocks/serialclkgen/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.618    clocks/serialclkgen/count[11]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[11]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032    39.084    clocks/serialclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 38.466    

Slack (MET) :             38.505ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.120ns (53.134%)  route 0.988ns (46.866%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    -0.075 r  clocks/serialclkgen/count_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.429     0.354    clocks/serialclkgen/count_reg[8]_i_2_n_7
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.224     0.578 r  clocks/serialclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.578    clocks/serialclkgen/count[5]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.194    39.569    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[5]/C
                         clock pessimism             -0.435    39.134    
                         clock uncertainty           -0.081    39.053    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030    39.083    clocks/serialclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.083    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 38.505    

Slack (MET) :             38.555ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.149ns (55.093%)  route 0.937ns (44.907%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.320    -0.869    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.574    -0.295 r  clocks/serialclkgen/count_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.616     0.321    clocks/serialclkgen/count_reg[4]_i_2_n_4
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.234     0.555 r  clocks/serialclkgen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.555    clocks/serialclkgen/count[4]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
                         clock pessimism             -0.410    39.160    
                         clock uncertainty           -0.081    39.079    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.032    39.111    clocks/serialclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.111    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 38.555    

Slack (MET) :             38.577ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.162ns (56.142%)  route 0.908ns (43.858%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    -0.053 r  clocks/serialclkgen/count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.348     0.296    clocks/serialclkgen/count_reg[8]_i_2_n_5
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.244     0.540 r  clocks/serialclkgen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.540    clocks/serialclkgen/count[7]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.194    39.569    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
                         clock pessimism             -0.435    39.134    
                         clock uncertainty           -0.081    39.053    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.064    39.117    clocks/serialclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.117    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                 38.577    

Slack (MET) :             38.676ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.987ns (50.832%)  route 0.955ns (49.168%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.293    -1.532    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.191 r  clocks/serialclkgen/count_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.850    clocks/serialclkgen/count_reg_n_0_[0]
    SLICE_X1Y113         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.421    -0.429 r  clocks/serialclkgen/count_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.613     0.185    clocks/serialclkgen/count_reg[4]_i_2_n_6
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.225     0.410 r  clocks/serialclkgen/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.410    clocks/serialclkgen/count[2]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
                         clock pessimism             -0.435    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.032    39.086    clocks/serialclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                 38.676    

Slack (MET) :             38.716ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.625ns (32.892%)  route 1.275ns (67.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.293    -1.532    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.313    -1.219 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.625    -0.594    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X0Y115         LUT5 (Prop_lut5_I0_O)        0.215    -0.379 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.650     0.271    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     0.368 r  clocks/serialclkgen/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    clocks/serialclkgen/count[1]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[1]/C
                         clock pessimism             -0.435    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.030    39.084    clocks/serialclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                 38.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.400%)  route 0.091ns (28.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.518    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.091    -0.299    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.099    -0.200 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    clocks/serialclkgen/count[0]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.866    -0.286    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.081    -0.438    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092    -0.346    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.193%)  route 0.164ns (46.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.164    -0.210    clocks/lrclkgen/count[6]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.165 r  clocks/lrclkgen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    clocks/lrclkgen/count_0[0]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.081    -0.419    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091    -0.328    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.501%)  route 0.155ns (45.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.219    clocks/lrclkgen/count[0]
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clocks/lrclkgen/count_0[5]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.343    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.237%)  route 0.181ns (49.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.042    -0.151 r  clocks/lrclkgen/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.151    clocks/lrclkgen/output_reg_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107    -0.328    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.332%)  route 0.182ns (49.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.043    -0.150 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clocks/lrclkgen/count_0[7]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107    -0.328    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045    -0.148 r  clocks/lrclkgen/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clocks/lrclkgen/count_0[6]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092    -0.343    clocks/lrclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.644%)  route 0.181ns (49.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.148 r  clocks/lrclkgen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clocks/lrclkgen/count_0[1]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.091    -0.344    clocks/lrclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.183ns (42.360%)  route 0.249ns (57.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.249    -0.125    clocks/lrclkgen/count[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I0_O)        0.042    -0.083 r  clocks/lrclkgen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    clocks/lrclkgen/count_0[2]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.081    -0.419    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.312    clocks/lrclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.231ns (55.400%)  route 0.186ns (44.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  clocks/lrclkgen/count_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.201    clocks/lrclkgen/count[2]
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.103    -0.098 r  clocks/lrclkgen/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    clocks/lrclkgen/count_0[4]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.328    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.968%)  route 0.186ns (45.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  clocks/lrclkgen/count_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.201    clocks/lrclkgen/count[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.099    -0.102 r  clocks/lrclkgen/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    clocks/lrclkgen/count_0[3]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.343    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.184ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.281ns (52.763%)  route 1.147ns (47.237%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     0.085 r  clocks/serialclkgen/count_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.588     0.673    clocks/serialclkgen/count_reg[11]_i_2_n_6
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.225     0.898 r  clocks/serialclkgen/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.898    clocks/serialclkgen/count[10]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[10]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030    39.082    clocks/serialclkgen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 38.184    

Slack (MET) :             38.433ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.225ns (55.357%)  route 0.988ns (44.643%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     0.014 r  clocks/serialclkgen/count_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.429     0.443    clocks/serialclkgen/count_reg[11]_i_2_n_7
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.240     0.683 r  clocks/serialclkgen/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.683    clocks/serialclkgen/count[9]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[9]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064    39.116    clocks/serialclkgen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                 38.433    

Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.209ns (54.520%)  route 1.009ns (45.480%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.004 r  clocks/serialclkgen/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.449     0.445    clocks/serialclkgen/count_reg[8]_i_2_n_6
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.242     0.687 r  clocks/serialclkgen/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.687    clocks/serialclkgen/count[6]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
                         clock pessimism             -0.410    39.160    
                         clock uncertainty           -0.081    39.079    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.064    39.143    clocks/serialclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.143    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 38.455    

Slack (MET) :             38.461ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.221ns (55.884%)  route 0.964ns (44.116%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     0.000 r  clocks/serialclkgen/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.405     0.405    clocks/serialclkgen/count_reg[8]_i_2_n_4
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.250     0.655 r  clocks/serialclkgen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.655    clocks/serialclkgen/count[8]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[8]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064    39.116    clocks/serialclkgen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 38.461    

Slack (MET) :             38.466ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.237ns (57.587%)  route 0.911ns (42.413%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.145 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.145    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     0.036 r  clocks/serialclkgen/count_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.352     0.388    clocks/serialclkgen/count_reg[11]_i_2_n_5
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.230     0.618 r  clocks/serialclkgen/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.618    clocks/serialclkgen/count[11]
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.193    39.568    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y115         FDRE                                         r  clocks/serialclkgen/count_reg[11]/C
                         clock pessimism             -0.435    39.133    
                         clock uncertainty           -0.081    39.052    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032    39.084    clocks/serialclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 38.466    

Slack (MET) :             38.505ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.120ns (53.134%)  route 0.988ns (46.866%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    -0.075 r  clocks/serialclkgen/count_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.429     0.354    clocks/serialclkgen/count_reg[8]_i_2_n_7
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.224     0.578 r  clocks/serialclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.578    clocks/serialclkgen/count[5]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.194    39.569    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[5]/C
                         clock pessimism             -0.435    39.134    
                         clock uncertainty           -0.081    39.053    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030    39.083    clocks/serialclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.083    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 38.505    

Slack (MET) :             38.555ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.149ns (55.093%)  route 0.937ns (44.907%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.320    -0.869    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.574    -0.295 r  clocks/serialclkgen/count_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.616     0.321    clocks/serialclkgen/count_reg[4]_i_2_n_4
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.234     0.555 r  clocks/serialclkgen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.555    clocks/serialclkgen/count[4]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
                         clock pessimism             -0.410    39.160    
                         clock uncertainty           -0.081    39.079    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.032    39.111    clocks/serialclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.111    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 38.555    

Slack (MET) :             38.577ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.162ns (56.142%)  route 0.908ns (43.858%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.295    -1.530    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  clocks/serialclkgen/count_reg[4]/Q
                         net (fo=2, routed)           0.559    -0.630    clocks/serialclkgen/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396    -0.234 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.234    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    -0.053 r  clocks/serialclkgen/count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.348     0.296    clocks/serialclkgen/count_reg[8]_i_2_n_5
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.244     0.540 r  clocks/serialclkgen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.540    clocks/serialclkgen/count[7]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.194    39.569    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
                         clock pessimism             -0.435    39.134    
                         clock uncertainty           -0.081    39.053    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.064    39.117    clocks/serialclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.117    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                 38.577    

Slack (MET) :             38.676ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.987ns (50.832%)  route 0.955ns (49.168%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.293    -1.532    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.191 r  clocks/serialclkgen/count_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.850    clocks/serialclkgen/count_reg_n_0_[0]
    SLICE_X1Y113         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.421    -0.429 r  clocks/serialclkgen/count_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.613     0.185    clocks/serialclkgen/count_reg[4]_i_2_n_6
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.225     0.410 r  clocks/serialclkgen/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.410    clocks/serialclkgen/count[2]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
                         clock pessimism             -0.435    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.032    39.086    clocks/serialclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                 38.676    

Slack (MET) :             38.716ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.625ns (32.892%)  route 1.275ns (67.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.293    -1.532    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.313    -1.219 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.625    -0.594    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X0Y115         LUT5 (Prop_lut5_I0_O)        0.215    -0.379 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.650     0.271    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     0.368 r  clocks/serialclkgen/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    clocks/serialclkgen/count[1]
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          1.195    39.570    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y113         FDRE                                         r  clocks/serialclkgen/count_reg[1]/C
                         clock pessimism             -0.435    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.030    39.084    clocks/serialclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                 38.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.400%)  route 0.091ns (28.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.518    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.091    -0.299    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.099    -0.200 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    clocks/serialclkgen/count[0]
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.866    -0.286    clocks/serialclkgen/bbstub_mclk
    SLICE_X0Y114         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.081    -0.438    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092    -0.346    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.193%)  route 0.164ns (46.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.164    -0.210    clocks/lrclkgen/count[6]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.165 r  clocks/lrclkgen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    clocks/lrclkgen/count_0[0]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.081    -0.419    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091    -0.328    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.501%)  route 0.155ns (45.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.219    clocks/lrclkgen/count[0]
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clocks/lrclkgen/count_0[5]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.343    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.237%)  route 0.181ns (49.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.042    -0.151 r  clocks/lrclkgen/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.151    clocks/lrclkgen/output_reg_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107    -0.328    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.332%)  route 0.182ns (49.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.043    -0.150 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clocks/lrclkgen/count_0[7]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107    -0.328    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045    -0.148 r  clocks/lrclkgen/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clocks/lrclkgen/count_0[6]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092    -0.343    clocks/lrclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.644%)  route 0.181ns (49.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.181    -0.193    clocks/lrclkgen/count[1]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.148 r  clocks/lrclkgen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clocks/lrclkgen/count_0[1]
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.091    -0.344    clocks/lrclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.183ns (42.360%)  route 0.249ns (57.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y108         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.249    -0.125    clocks/lrclkgen/count[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I0_O)        0.042    -0.083 r  clocks/lrclkgen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    clocks/lrclkgen/count_0[2]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.081    -0.419    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.312    clocks/lrclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.231ns (55.400%)  route 0.186ns (44.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  clocks/lrclkgen/count_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.201    clocks/lrclkgen/count[2]
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.103    -0.098 r  clocks/lrclkgen/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    clocks/lrclkgen/count_0[4]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.328    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.968%)  route 0.186ns (45.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  clocks/lrclkgen/count_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.201    clocks/lrclkgen/count[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.099    -0.102 r  clocks/lrclkgen/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    clocks/lrclkgen/count_0[3]
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    clocks/lrclkgen/akm_bclk
    SLICE_X0Y109         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.343    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.240    





