// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4Fragmenter(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [6:0]  irr_1_bits_echo_extra_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  irr_1_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  irr_1_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  irr_1_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        irr_1_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [1:0]  irr_1_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  irr_1_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        irr_1_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        irr_1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [6:0]  irr_bits_echo_extra_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  irr_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  irr_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  irr_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        irr_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [1:0]  irr_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  irr_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_aw_valid_0 = auto_in_aw_valid;
  wire        auto_in_aw_bits_id_0 = auto_in_aw_bits_id;
  wire [31:0] auto_in_aw_bits_addr_0 = auto_in_aw_bits_addr;
  wire [7:0]  auto_in_aw_bits_len_0 = auto_in_aw_bits_len;
  wire [2:0]  auto_in_aw_bits_size_0 = auto_in_aw_bits_size;
  wire [1:0]  auto_in_aw_bits_burst_0 = auto_in_aw_bits_burst;
  wire        auto_in_aw_bits_lock_0 = auto_in_aw_bits_lock;
  wire [3:0]  auto_in_aw_bits_cache_0 = auto_in_aw_bits_cache;
  wire [2:0]  auto_in_aw_bits_prot_0 = auto_in_aw_bits_prot;
  wire [3:0]  auto_in_aw_bits_qos_0 = auto_in_aw_bits_qos;
  wire [6:0]  auto_in_aw_bits_echo_extra_id_0 = auto_in_aw_bits_echo_extra_id;
  wire        auto_in_w_valid_0 = auto_in_w_valid;
  wire [63:0] auto_in_w_bits_data_0 = auto_in_w_bits_data;
  wire [7:0]  auto_in_w_bits_strb_0 = auto_in_w_bits_strb;
  wire        auto_in_w_bits_last_0 = auto_in_w_bits_last;
  wire        auto_in_b_ready_0 = auto_in_b_ready;
  wire        auto_in_ar_valid_0 = auto_in_ar_valid;
  wire        auto_in_ar_bits_id_0 = auto_in_ar_bits_id;
  wire [31:0] auto_in_ar_bits_addr_0 = auto_in_ar_bits_addr;
  wire [7:0]  auto_in_ar_bits_len_0 = auto_in_ar_bits_len;
  wire [2:0]  auto_in_ar_bits_size_0 = auto_in_ar_bits_size;
  wire [1:0]  auto_in_ar_bits_burst_0 = auto_in_ar_bits_burst;
  wire        auto_in_ar_bits_lock_0 = auto_in_ar_bits_lock;
  wire [3:0]  auto_in_ar_bits_cache_0 = auto_in_ar_bits_cache;
  wire [2:0]  auto_in_ar_bits_prot_0 = auto_in_ar_bits_prot;
  wire [3:0]  auto_in_ar_bits_qos_0 = auto_in_ar_bits_qos;
  wire [6:0]  auto_in_ar_bits_echo_extra_id_0 = auto_in_ar_bits_echo_extra_id;
  wire        auto_in_r_ready_0 = auto_in_r_ready;
  wire        auto_out_aw_ready_0 = auto_out_aw_ready;
  wire        auto_out_w_ready_0 = auto_out_w_ready;
  wire        auto_out_b_valid_0 = auto_out_b_valid;
  wire        auto_out_b_bits_id_0 = auto_out_b_bits_id;
  wire [1:0]  auto_out_b_bits_resp_0 = auto_out_b_bits_resp;
  wire [6:0]  auto_out_b_bits_echo_extra_id_0 = auto_out_b_bits_echo_extra_id;
  wire        auto_out_b_bits_echo_real_last_0 = auto_out_b_bits_echo_real_last;
  wire        auto_out_ar_ready_0 = auto_out_ar_ready;
  wire        auto_out_r_valid_0 = auto_out_r_valid;
  wire        auto_out_r_bits_id_0 = auto_out_r_bits_id;
  wire [63:0] auto_out_r_bits_data_0 = auto_out_r_bits_data;
  wire [1:0]  auto_out_r_bits_resp_0 = auto_out_r_bits_resp;
  wire [6:0]  auto_out_r_bits_echo_extra_id_0 = auto_out_r_bits_echo_extra_id;
  wire        auto_out_r_bits_echo_real_last_0 = auto_out_r_bits_echo_real_last;
  wire        auto_out_r_bits_last_0 = auto_out_r_bits_last;
  wire        nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_valid = auto_in_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_id = auto_in_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_aw_bits_addr = auto_in_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_aw_bits_len = auto_in_aw_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_size = auto_in_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_aw_bits_burst = auto_in_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_lock = auto_in_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_cache = auto_in_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_prot = auto_in_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_qos = auto_in_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]  nodeIn_aw_bits_echo_extra_id = auto_in_aw_bits_echo_extra_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_valid = auto_in_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_w_bits_data = auto_in_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_w_bits_strb = auto_in_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_bits_last = auto_in_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]  nodeIn_b_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_valid = auto_in_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_id = auto_in_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_ar_bits_addr = auto_in_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_ar_bits_len = auto_in_ar_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_size = auto_in_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_ar_bits_burst = auto_in_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_lock = auto_in_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_cache = auto_in_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_prot = auto_in_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_qos = auto_in_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]  nodeIn_ar_bits_echo_extra_id = auto_in_ar_bits_echo_extra_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_ready = auto_in_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]  nodeIn_r_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_aw_ready = auto_out_aw_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  nodeOut_aw_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_ready = auto_out_w_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_valid = auto_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_bits_id = auto_out_b_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_b_bits_resp = auto_out_b_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  nodeOut_b_bits_echo_extra_id = auto_out_b_bits_echo_extra_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_bits_echo_real_last = auto_out_b_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_ready = auto_out_ar_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  nodeOut_ar_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_valid = auto_out_r_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_bits_id = auto_out_r_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_r_bits_data = auto_out_r_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_r_bits_resp = auto_out_r_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  nodeOut_r_bits_echo_extra_id = auto_out_r_bits_echo_extra_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_bits_echo_real_last = auto_out_r_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_bits_last = auto_out_r_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_in_aw_ready_0 = nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_w_ready_0 = nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_b_bits_id_0 = nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_b_bits_resp_0 = nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]  auto_in_b_bits_echo_extra_id_0 = nodeIn_b_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_ar_ready_0 = nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_r_ready = nodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        auto_in_r_valid_0 = nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_r_bits_id_0 = nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_r_bits_data_0 = nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_r_bits_resp_0 = nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]  auto_in_r_bits_echo_extra_id_0 = nodeIn_r_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_r_bits_last_0 = nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_out_aw_valid_0 = nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_aw_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire        auto_out_aw_bits_id_0 = nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] in_aw_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [31:0] auto_out_aw_bits_addr_0 = nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  in_aw_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [7:0]  auto_out_aw_bits_len_0 = nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  in_aw_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [2:0]  auto_out_aw_bits_size_0 = nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  in_aw_bits_burst;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [1:0]  auto_out_aw_bits_burst_0 = nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_aw_bits_lock;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire        auto_out_aw_bits_lock_0 = nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  in_aw_bits_cache;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [3:0]  auto_out_aw_bits_cache_0 = nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  in_aw_bits_prot;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [2:0]  auto_out_aw_bits_prot_0 = nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  in_aw_bits_qos;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [3:0]  auto_out_aw_bits_qos_0 = nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  in_aw_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [6:0]  auto_out_aw_bits_echo_extra_id_0 = nodeOut_aw_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aw_last;	// src/main/scala/amba/axi4/Fragmenter.scala:114:27
  wire        auto_out_aw_bits_echo_real_last_0 = nodeOut_aw_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_w_valid_0 = nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] in_w_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [63:0] auto_out_w_bits_data_0 = nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  in_w_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [7:0]  auto_out_w_bits_strb_0 = nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        w_last;	// src/main/scala/amba/axi4/Fragmenter.scala:175:27
  wire        auto_out_w_bits_last_0 = nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_b_ready_0 = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_b_bits_id = nodeOut_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        shiftAmount = nodeOut_b_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_b_bits_echo_extra_id = nodeOut_b_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        in_ar_ready = nodeOut_ar_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_ar_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire        auto_out_ar_valid_0 = nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_ar_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire        auto_out_ar_bits_id_0 = nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] in_ar_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [31:0] auto_out_ar_bits_addr_0 = nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  in_ar_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [7:0]  auto_out_ar_bits_len_0 = nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  in_ar_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [2:0]  auto_out_ar_bits_size_0 = nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  in_ar_bits_burst;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [1:0]  auto_out_ar_bits_burst_0 = nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_ar_bits_lock;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire        auto_out_ar_bits_lock_0 = nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  in_ar_bits_cache;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [3:0]  auto_out_ar_bits_cache_0 = nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  in_ar_bits_prot;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [2:0]  auto_out_ar_bits_prot_0 = nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  in_ar_bits_qos;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [3:0]  auto_out_ar_bits_qos_0 = nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  in_ar_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire [6:0]  auto_out_ar_bits_echo_extra_id_0 = nodeOut_ar_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        ar_last;	// src/main/scala/amba/axi4/Fragmenter.scala:114:27
  wire        auto_out_ar_bits_echo_real_last_0 = nodeOut_ar_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_r_ready_0 = nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_r_valid = nodeOut_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_r_bits_id = nodeOut_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_r_bits_data = nodeOut_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_r_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_r_bits_echo_extra_id = nodeOut_r_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign in_ar_valid = irr_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_ar_bits_id = irr_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_ar_bits_size = irr_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_ar_bits_burst = irr_bits_burst;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_ar_bits_lock = irr_bits_lock;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_ar_bits_cache = irr_bits_cache;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_ar_bits_prot = irr_bits_prot;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_ar_bits_qos = irr_bits_qos;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_ar_bits_echo_extra_id = irr_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign nodeOut_ar_valid = in_ar_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_id = in_ar_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_addr = in_ar_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  beats1;	// src/main/scala/amba/axi4/Fragmenter.scala:101:25
  assign nodeOut_ar_bits_len = in_ar_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_size = in_ar_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_burst = in_ar_bits_burst;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_lock = in_ar_bits_lock;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_cache = in_ar_bits_cache;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_prot = in_ar_bits_prot;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_qos = in_ar_bits_qos;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_echo_extra_id = in_ar_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  reg         busy;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0] r_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]  r_len;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]  irr_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [7:0]  len = busy ? r_len : irr_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [31:0] irr_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [31:0] addr = busy ? r_addr : irr_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  lo = addr[2:0];	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :71:49
  wire [7:0]  alignment = addr[10:3];	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :73:29
  wire [9:0]  _GEN = addr[25:16] ^ 10'h201;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, src/main/scala/diplomacy/Parameters.scala:137:31
  wire [7:0]  support1 =
    {5'h0,
     {3{{addr[31:27], addr[25], addr[16], addr[13]} == 8'h0
          | {addr[31:27], addr[25], ~(addr[16])} == 7'h0
          | {addr[31:27], ~(addr[25]), addr[16]} == 7'h0
          | {addr[31:27], _GEN[9], _GEN[0], addr[13]} == 8'h0
          | {addr[31:28], ~(addr[27])} == 5'h0 | {addr[31:29], ~(addr[28])} == 4'h0
          | {addr[31:30], ~(addr[29])} == 3'h0 | {addr[31], ~(addr[30])} == 2'h0
          | addr[31]}}} | {8{{addr[31:27], addr[25], addr[16], ~(addr[13])} == 8'h0}};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :80:100, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [5:0]  _GEN_0 = len[6:1] | len[7:2];	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, src/main/scala/util/package.scala:254:{43,48}
  wire [4:0]  _GEN_1 = _GEN_0[4:0] | {len[7], _GEN_0[5:2]};	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, src/main/scala/util/package.scala:254:{43,48}
  wire [6:0]  fillLow =
    {len[7], _GEN_0[5], _GEN_1[4:3], _GEN_1[2:0] | {len[7], _GEN_0[5], _GEN_1[4]}};	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :89:37, src/main/scala/util/package.scala:254:{43,48}
  wire [7:0]  _wipeHigh_T = ~len;	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :90:33
  wire [7:0]  _wipeHigh_T_3 = _wipeHigh_T | {_wipeHigh_T[6:0], 1'h0};	// src/main/scala/amba/axi4/Fragmenter.scala:90:33, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _wipeHigh_T_6 = _wipeHigh_T_3 | {_wipeHigh_T_3[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  wipeHigh = ~(_wipeHigh_T_6 | {_wipeHigh_T_6[3:0], 4'h0});	// src/main/scala/amba/axi4/Fragmenter.scala:90:24, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  remain1 = {1'h0, fillLow} | wipeHigh;	// src/main/scala/amba/axi4/Fragmenter.scala:89:37, :90:24, :91:32
  wire [7:0]  _align1_T_2 = alignment | {alignment[6:0], 1'h0};	// src/main/scala/amba/axi4/Fragmenter.scala:73:29, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _align1_T_5 = _align1_T_2 | {_align1_T_2[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  align1 = ~(_align1_T_5 | {_align1_T_5[3:0], 4'h0});	// src/main/scala/amba/axi4/Fragmenter.scala:92:24, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  maxSupported1 = remain1 & align1 & support1;	// src/main/scala/amba/axi4/Fragmenter.scala:91:32, :92:24, :93:{37,46}, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        fixed = irr_bits_burst == 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        narrow = irr_bits_size != 3'h3;	// src/main/scala/amba/axi4/Fragmenter.scala:97:34, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        bad = fixed | narrow;	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, :97:34, :98:25
  assign beats1 = bad ? 8'h0 : maxSupported1;	// src/main/scala/amba/axi4/Fragmenter.scala:93:46, :98:25, :101:25
  assign in_ar_bits_len = beats1;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :101:25
  wire [8:0]  beats = {beats1, 1'h1} & {1'h1, ~beats1};	// src/main/scala/amba/axi4/Fragmenter.scala:101:25, src/main/scala/util/package.scala:233:{40,47,49,53}
  wire [31:0] inc_addr = addr + {16'h0, {7'h0, beats} << irr_bits_size};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/util/package.scala:233:47
  wire [22:0] _wrapMask_T_1 = {7'h0, irr_bits_len, 8'hFF} << irr_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [14:0] wrapMask = _wrapMask_T_1[22:8];	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}
  wire [31:0] _mux_addr_T_1 = ~irr_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [31:0] mux_addr =
    fixed
      ? irr_bits_addr
      : irr_bits_burst == 2'h2
          ? {17'h0, inc_addr[14:0] & wrapMask}
            | ~{_mux_addr_T_1[31:15], _mux_addr_T_1[14:0] | wrapMask}
          : inc_addr;	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/amba/axi4/Fragmenter.scala:96:34, :104:29, :106:35, :107:{28,59}, :108:{20,33,45,47,49,62}, :110:60, :111:20, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign ar_last = beats1 == len;	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :101:25, :114:27
  assign nodeOut_ar_bits_echo_real_last = ar_last;	// src/main/scala/amba/axi4/Fragmenter.scala:114:27, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        irr_ready = in_ar_ready & ar_last;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :114:27, :115:30, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [31:0] _out_bits_addr_T = ~addr;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]  _out_bits_addr_T_2 = 10'h7 << irr_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/util/package.scala:235:71
  assign in_ar_bits_addr =
    ~{_out_bits_addr_T[31:3], _out_bits_addr_T[2:0] | ~(_out_bits_addr_T_2[2:0])};	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :126:{26,28,34}, src/main/scala/util/package.scala:235:{46,71,76}
  wire        in_aw_valid = irr_1_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_aw_bits_id = irr_1_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_aw_bits_size = irr_1_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_aw_bits_burst = irr_1_bits_burst;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_aw_bits_lock = irr_1_bits_lock;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_aw_bits_cache = irr_1_bits_cache;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_aw_bits_prot = irr_1_bits_prot;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_aw_bits_qos = irr_1_bits_qos;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign in_aw_bits_echo_extra_id = irr_1_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign nodeOut_aw_bits_id = in_aw_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_addr = in_aw_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  beats1_1;	// src/main/scala/amba/axi4/Fragmenter.scala:101:25
  assign nodeOut_aw_bits_len = in_aw_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_size = in_aw_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_burst = in_aw_bits_burst;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_lock = in_aw_bits_lock;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_cache = in_aw_bits_cache;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_prot = in_aw_bits_prot;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_qos = in_aw_bits_qos;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_echo_extra_id = in_aw_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/diplomacy/Nodes.scala:1205:17
  reg         busy_1;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0] r_addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]  r_len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]  irr_1_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [7:0]  len_1 = busy_1 ? r_len_1 : irr_1_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [31:0] irr_1_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [31:0] addr_1 = busy_1 ? r_addr_1 : irr_1_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  lo_1 = addr_1[2:0];	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :71:49
  wire [7:0]  alignment_1 = addr_1[10:3];	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :73:29
  wire [7:0]  _support1_T_109 =
    {5'h0,
     {3{{addr_1[31:27], addr_1[13]} == 6'h0 | {addr_1[31:27], ~(addr_1[25])} == 6'h0
          | {addr_1[31:28], ~(addr_1[27])} == 5'h0 | addr_1[31]}}}
    | {8{{addr_1[31:27], addr_1[25], ~(addr_1[13])} == 7'h0}};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :80:100, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [7:0]  support1_1 =
    {_support1_T_109[7:5],
     _support1_T_109[4:0]
       | {5{{addr_1[31:29], ~(addr_1[28])} == 4'h0
              | {addr_1[31:30], ~(addr_1[29])} == 3'h0
              | {addr_1[31], ~(addr_1[30])} == 2'h0}}};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :80:100, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [5:0]  _GEN_2 = len_1[6:1] | len_1[7:2];	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, src/main/scala/util/package.scala:254:{43,48}
  wire [4:0]  _GEN_3 = _GEN_2[4:0] | {len_1[7], _GEN_2[5:2]};	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, src/main/scala/util/package.scala:254:{43,48}
  wire [6:0]  fillLow_1 =
    {len_1[7], _GEN_2[5], _GEN_3[4:3], _GEN_3[2:0] | {len_1[7], _GEN_2[5], _GEN_3[4]}};	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :89:37, src/main/scala/util/package.scala:254:{43,48}
  wire [7:0]  _wipeHigh_T_11 = ~len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :90:33
  wire [7:0]  _wipeHigh_T_14 = _wipeHigh_T_11 | {_wipeHigh_T_11[6:0], 1'h0};	// src/main/scala/amba/axi4/Fragmenter.scala:90:33, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _wipeHigh_T_17 = _wipeHigh_T_14 | {_wipeHigh_T_14[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  wipeHigh_1 = ~(_wipeHigh_T_17 | {_wipeHigh_T_17[3:0], 4'h0});	// src/main/scala/amba/axi4/Fragmenter.scala:90:24, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  remain1_1 = {1'h0, fillLow_1} | wipeHigh_1;	// src/main/scala/amba/axi4/Fragmenter.scala:89:37, :90:24, :91:32
  wire [7:0]  _align1_T_12 = alignment_1 | {alignment_1[6:0], 1'h0};	// src/main/scala/amba/axi4/Fragmenter.scala:73:29, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _align1_T_15 = _align1_T_12 | {_align1_T_12[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  align1_1 = ~(_align1_T_15 | {_align1_T_15[3:0], 4'h0});	// src/main/scala/amba/axi4/Fragmenter.scala:92:24, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  maxSupported1_1 = remain1_1 & align1_1 & support1_1;	// src/main/scala/amba/axi4/Fragmenter.scala:91:32, :92:24, :93:{37,46}, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        fixed_1 = irr_1_bits_burst == 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        narrow_1 = irr_1_bits_size != 3'h3;	// src/main/scala/amba/axi4/Fragmenter.scala:97:34, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        bad_1 = fixed_1 | narrow_1;	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, :97:34, :98:25
  assign beats1_1 = bad_1 ? 8'h0 : maxSupported1_1;	// src/main/scala/amba/axi4/Fragmenter.scala:93:46, :98:25, :101:25
  assign in_aw_bits_len = beats1_1;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :101:25
  wire [8:0]  w_beats = {beats1_1, 1'h1} & {1'h1, ~beats1_1};	// src/main/scala/amba/axi4/Fragmenter.scala:101:25, src/main/scala/util/package.scala:233:{40,47,49,53}
  wire [31:0] inc_addr_1 = addr_1 + {16'h0, {7'h0, w_beats} << irr_1_bits_size};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/util/package.scala:233:47
  wire [22:0] _wrapMask_T_3 = {7'h0, irr_1_bits_len, 8'hFF} << irr_1_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [14:0] wrapMask_1 = _wrapMask_T_3[22:8];	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}
  wire [31:0] _mux_addr_T_6 = ~irr_1_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [31:0] mux_addr_1 =
    fixed_1
      ? irr_1_bits_addr
      : irr_1_bits_burst == 2'h2
          ? {17'h0, inc_addr_1[14:0] & wrapMask_1}
            | ~{_mux_addr_T_6[31:15], _mux_addr_T_6[14:0] | wrapMask_1}
          : inc_addr_1;	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/amba/axi4/Fragmenter.scala:96:34, :104:29, :106:35, :107:{28,59}, :108:{20,33,45,47,49,62}, :110:60, :111:20, src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign aw_last = beats1_1 == len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :101:25, :114:27
  assign nodeOut_aw_bits_echo_real_last = aw_last;	// src/main/scala/amba/axi4/Fragmenter.scala:114:27, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_aw_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23
  wire        irr_1_ready = in_aw_ready & aw_last;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :114:27, :115:30, src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [31:0] _out_bits_addr_T_7 = ~addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]  _out_bits_addr_T_9 = 10'h7 << irr_1_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/util/package.scala:235:71
  assign in_aw_bits_addr =
    ~{_out_bits_addr_T_7[31:3], _out_bits_addr_T_7[2:0] | ~(_out_bits_addr_T_9[2:0])};	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :126:{26,28,34}, src/main/scala/util/package.scala:235:{46,71,76}
  assign nodeOut_w_bits_data = in_w_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_strb = in_w_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  reg         wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35
  wire        w_idle;	// src/main/scala/amba/axi4/Fragmenter.scala:173:30
  wire        wbeats_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:157:30
  wire        _in_aw_ready_T = wbeats_ready | wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :157:30, :163:52
  assign nodeOut_aw_valid = in_aw_valid & _in_aw_ready_T;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :163:{35,52}, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign in_aw_ready = nodeOut_aw_ready & _in_aw_ready_T;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :163:52, :164:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        wbeats_valid = in_aw_valid & ~wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, :156:35, :158:30, :165:{35,38}
  reg  [8:0]  w_counter;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30
  assign w_idle = w_counter == 9'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30, :173:30
  assign wbeats_ready = w_idle;	// src/main/scala/amba/axi4/Fragmenter.scala:157:30, :173:30
  wire [8:0]  w_todo = w_idle ? (wbeats_valid ? w_beats : 9'h0) : w_counter;	// src/main/scala/amba/axi4/Fragmenter.scala:158:30, :172:30, :173:30, :174:{23,35}, src/main/scala/util/package.scala:233:47
  assign w_last = w_todo == 9'h1;	// src/main/scala/amba/axi4/Fragmenter.scala:174:23, :175:27
  assign nodeOut_w_bits_last = w_last;	// src/main/scala/amba/axi4/Fragmenter.scala:175:27, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        _w_counter_T = nodeOut_w_ready & nodeOut_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign nodeOut_w_valid = in_w_valid & (~wbeats_ready | wbeats_valid);	// src/main/scala/amba/axi4/Fragmenter.scala:157:30, :158:30, :181:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_w_ready = nodeOut_w_ready & (~wbeats_ready | wbeats_valid);	// src/main/scala/amba/axi4/Fragmenter.scala:157:30, :158:30, :181:37, :182:{33,51}, src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_w_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  `ifndef SYNTHESIS	// src/main/scala/amba/axi4/Fragmenter.scala:177:14
    always @(posedge clock) begin	// src/main/scala/amba/axi4/Fragmenter.scala:177:14
      if (~reset & ~(~_w_counter_T | (|w_todo))) begin	// src/main/scala/amba/axi4/Fragmenter.scala:174:23, :177:{14,15,27,37}, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Fragmenter.scala:177:14
          $error("Assertion failed\n    at Fragmenter.scala:177 assert (!out.w.fire || w_todo =/= 0.U) // underflow impossible\n");	// src/main/scala/amba/axi4/Fragmenter.scala:177:14
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Fragmenter.scala:177:14
          $fatal;	// src/main/scala/amba/axi4/Fragmenter.scala:177:14
      end
      if (~reset & ~(~nodeOut_w_valid | ~in_w_bits_last | w_last)) begin	// src/main/scala/amba/axi4/Fragmenter.scala:175:27, :177:14, :186:{14,15,28,31,47}, src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Fragmenter.scala:186:14
          $error("Assertion failed\n    at Fragmenter.scala:186 assert (!out.w.valid || !in_w.bits.last || w_last)\n");	// src/main/scala/amba/axi4/Fragmenter.scala:186:14
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Fragmenter.scala:186:14
          $fatal;	// src/main/scala/amba/axi4/Fragmenter.scala:186:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign nodeIn_r_bits_last = nodeOut_r_bits_last & nodeOut_r_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:194:41, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_b_valid = nodeOut_b_valid & nodeOut_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:203:33, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_b_ready = nodeIn_b_ready | ~nodeOut_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:204:{33,36}, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  reg  [1:0]  error_0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_1;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  assign nodeIn_b_bits_resp =
    nodeOut_b_bits_resp | (nodeOut_b_bits_id ? error_1 : error_0);	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  always @(posedge clock) begin
    automatic logic _GEN_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    automatic logic _GEN_5;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    _GEN_4 = in_ar_ready & in_ar_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:52:35
    _GEN_5 = in_aw_ready & in_aw_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:62:23, src/main/scala/chisel3/util/Decoupled.scala:52:35
    if (reset) begin
      busy <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
      busy_1 <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
      wbeats_latched <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35
      w_counter <= 9'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30
      error_0 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_1 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
    end
    else begin
      automatic logic _GEN_6 = nodeOut_b_ready & nodeOut_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
      if (_GEN_4)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        busy <= ~ar_last;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :114:27, :129:19
      if (_GEN_5)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        busy_1 <= ~aw_last;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :114:27, :129:19
      wbeats_latched <=
        ~(nodeOut_aw_ready & nodeOut_aw_valid)
        & (wbeats_valid & wbeats_ready | wbeats_latched);	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :157:30, :158:30, :159:{26,43,60}, :160:{26,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
      w_counter <= w_todo - {8'h0, _w_counter_T};	// src/main/scala/amba/axi4/Fragmenter.scala:172:30, :174:23, :176:27, src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (~shiftAmount & _GEN_6) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:64:49
        if (nodeOut_b_bits_echo_real_last)	// src/main/scala/diplomacy/Nodes.scala:1205:17
          error_0 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/Nodes.scala:1205:17
          error_0 <= error_0 | nodeOut_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64, src/main/scala/diplomacy/Nodes.scala:1205:17
      end
      if (shiftAmount & _GEN_6) begin	// src/main/scala/amba/axi4/Fragmenter.scala:210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:64:49
        if (nodeOut_b_bits_echo_real_last)	// src/main/scala/diplomacy/Nodes.scala:1205:17
          error_1 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/Nodes.scala:1205:17
          error_1 <= error_1 | nodeOut_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64, src/main/scala/diplomacy/Nodes.scala:1205:17
      end
    end
    if (_GEN_4) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      r_addr <= mux_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :106:35
      r_len <= len - beats[7:0];	// src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25, src/main/scala/util/package.scala:233:47
    end
    if (_GEN_5) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      r_addr_1 <= mux_addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :106:35
      r_len_1 <= len_1 - w_beats[7:0];	// src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25, src/main/scala/util/package.scala:233:47
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:2];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        busy = _RANDOM[2'h0][0];	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
        r_addr = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25
        r_len = _RANDOM[2'h1][8:1];	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :66:25
        busy_1 = _RANDOM[2'h1][9];	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25
        r_addr_1 = {_RANDOM[2'h1][31:10], _RANDOM[2'h2][9:0]};	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
        r_len_1 = _RANDOM[2'h2][17:10];	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :66:25
        wbeats_latched = _RANDOM[2'h2][18];	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :156:35
        w_counter = _RANDOM[2'h2][27:19];	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :172:30
        error_0 = _RANDOM[2'h2][29:28];	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :207:26
        error_1 = _RANDOM[2'h2][31:30];	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :207:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue_65 deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (nodeIn_ar_ready),
    .io_enq_valid              (nodeIn_ar_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_id            (nodeIn_ar_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_addr          (nodeIn_ar_bits_addr),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_len           (nodeIn_ar_bits_len),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_size          (nodeIn_ar_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_burst         (nodeIn_ar_bits_burst),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_lock          (nodeIn_ar_bits_lock),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_cache         (nodeIn_ar_bits_cache),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_prot          (nodeIn_ar_bits_prot),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_qos           (nodeIn_ar_bits_qos),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_echo_extra_id (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready              (irr_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid              (irr_valid),
    .io_deq_bits_id            (irr_bits_id),
    .io_deq_bits_addr          (irr_bits_addr),
    .io_deq_bits_len           (irr_bits_len),
    .io_deq_bits_size          (irr_bits_size),
    .io_deq_bits_burst         (irr_bits_burst),
    .io_deq_bits_lock          (irr_bits_lock),
    .io_deq_bits_cache         (irr_bits_cache),
    .io_deq_bits_prot          (irr_bits_prot),
    .io_deq_bits_qos           (irr_bits_qos),
    .io_deq_bits_echo_extra_id (irr_bits_echo_extra_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_65 deq_q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (nodeIn_aw_ready),
    .io_enq_valid              (nodeIn_aw_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_id            (nodeIn_aw_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_addr          (nodeIn_aw_bits_addr),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_len           (nodeIn_aw_bits_len),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_size          (nodeIn_aw_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_burst         (nodeIn_aw_bits_burst),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_lock          (nodeIn_aw_bits_lock),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_cache         (nodeIn_aw_bits_cache),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_prot          (nodeIn_aw_bits_prot),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_qos           (nodeIn_aw_bits_qos),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_echo_extra_id (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready              (irr_1_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid              (irr_1_valid),
    .io_deq_bits_id            (irr_1_bits_id),
    .io_deq_bits_addr          (irr_1_bits_addr),
    .io_deq_bits_len           (irr_1_bits_len),
    .io_deq_bits_size          (irr_1_bits_size),
    .io_deq_bits_burst         (irr_1_bits_burst),
    .io_deq_bits_lock          (irr_1_bits_lock),
    .io_deq_bits_cache         (irr_1_bits_cache),
    .io_deq_bits_prot          (irr_1_bits_prot),
    .io_deq_bits_qos           (irr_1_bits_qos),
    .io_deq_bits_echo_extra_id (irr_1_bits_echo_extra_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_67 in_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (nodeIn_w_ready),
    .io_enq_valid     (nodeIn_w_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_data (nodeIn_w_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_strb (nodeIn_w_bits_strb),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_last (nodeIn_w_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready     (in_w_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid     (in_w_valid),
    .io_deq_bits_data (in_w_bits_data),
    .io_deq_bits_strb (in_w_bits_strb),
    .io_deq_bits_last (in_w_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_aw_ready = auto_in_aw_ready_0;
  assign auto_in_w_ready = auto_in_w_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_id = auto_in_b_bits_id_0;
  assign auto_in_b_bits_resp = auto_in_b_bits_resp_0;
  assign auto_in_b_bits_echo_extra_id = auto_in_b_bits_echo_extra_id_0;
  assign auto_in_ar_ready = auto_in_ar_ready_0;
  assign auto_in_r_valid = auto_in_r_valid_0;
  assign auto_in_r_bits_id = auto_in_r_bits_id_0;
  assign auto_in_r_bits_data = auto_in_r_bits_data_0;
  assign auto_in_r_bits_resp = auto_in_r_bits_resp_0;
  assign auto_in_r_bits_echo_extra_id = auto_in_r_bits_echo_extra_id_0;
  assign auto_in_r_bits_last = auto_in_r_bits_last_0;
  assign auto_out_aw_valid = auto_out_aw_valid_0;
  assign auto_out_aw_bits_id = auto_out_aw_bits_id_0;
  assign auto_out_aw_bits_addr = auto_out_aw_bits_addr_0;
  assign auto_out_aw_bits_len = auto_out_aw_bits_len_0;
  assign auto_out_aw_bits_size = auto_out_aw_bits_size_0;
  assign auto_out_aw_bits_burst = auto_out_aw_bits_burst_0;
  assign auto_out_aw_bits_lock = auto_out_aw_bits_lock_0;
  assign auto_out_aw_bits_cache = auto_out_aw_bits_cache_0;
  assign auto_out_aw_bits_prot = auto_out_aw_bits_prot_0;
  assign auto_out_aw_bits_qos = auto_out_aw_bits_qos_0;
  assign auto_out_aw_bits_echo_extra_id = auto_out_aw_bits_echo_extra_id_0;
  assign auto_out_aw_bits_echo_real_last = auto_out_aw_bits_echo_real_last_0;
  assign auto_out_w_valid = auto_out_w_valid_0;
  assign auto_out_w_bits_data = auto_out_w_bits_data_0;
  assign auto_out_w_bits_strb = auto_out_w_bits_strb_0;
  assign auto_out_w_bits_last = auto_out_w_bits_last_0;
  assign auto_out_b_ready = auto_out_b_ready_0;
  assign auto_out_ar_valid = auto_out_ar_valid_0;
  assign auto_out_ar_bits_id = auto_out_ar_bits_id_0;
  assign auto_out_ar_bits_addr = auto_out_ar_bits_addr_0;
  assign auto_out_ar_bits_len = auto_out_ar_bits_len_0;
  assign auto_out_ar_bits_size = auto_out_ar_bits_size_0;
  assign auto_out_ar_bits_burst = auto_out_ar_bits_burst_0;
  assign auto_out_ar_bits_lock = auto_out_ar_bits_lock_0;
  assign auto_out_ar_bits_cache = auto_out_ar_bits_cache_0;
  assign auto_out_ar_bits_prot = auto_out_ar_bits_prot_0;
  assign auto_out_ar_bits_qos = auto_out_ar_bits_qos_0;
  assign auto_out_ar_bits_echo_extra_id = auto_out_ar_bits_echo_extra_id_0;
  assign auto_out_ar_bits_echo_real_last = auto_out_ar_bits_echo_real_last_0;
  assign auto_out_r_ready = auto_out_r_ready_0;
endmodule

