[QOSGEN_ISP0_MWO, interconnect/qosgen]
@ = 0xFDF40500, 0x80

+ = QOSGEN

ID_COREID = 0x0000, RO ; Core ID and checksum
> 8, 24, CORECHECKSUM ; Field containing a checksum of the parameters of the IP. Reset value is different for each QoS generator.
> 0, 8, CORETYPEID ; Field identifying the type of IP.

ID_REVISIONID = 0x0004, RO ; Revision ID
> 8, 24, BUILDID ; Field containing the build revision of the software used to generate the IP HDL code.
> 0, 8, USERID ; Field containing a user defined value, not used anywhere inside the IP itself.

PRIORITY = 0x0008 ; Priority register
> 31, 1, MARK ; Backward compatibility marker when 0.
> 8, 3, P1 ; In Regulator mode, defines the HIGH hurry level. In Fixed/Limiter mode, defines the Urgency level for READ transactions.
> 0, 3, P0 ; In Regulator mode, defines the LOW hurry level. In Fixed/Limiter mode, defines the Urgency level for WRITE transactions.

MODE = 0x000C ; QoS generate mode
> 0, 2, MODE ; Functional Mode
= 0, FIXED
= 1, LIMITER
= 2, BYPASS
= 3, REGULATOR

BANDWIDTH = 0x0010 ; bandwidth threshold
> 0, 13, BANDWIDTH ; Defines the bandwidth threshold in 1/256th-byte-per-cycle units. In other words, the desired rate in MBps is divided by frequency in MHz of the BIU, and then multiplied by 256. Reset value is different for each QoS generator.

SATURATION = 0x0014 ; Saturation counter
> 0, 10, SATURATION ; Defines the size of the bandwidth counter, that is, the measurement window, in 16-byte units. In other words, the desired number of bytes divided by 16.

EXTCONTROL = 0x0018 ; External control register
> 3, 1, EXTLIMITEN ; When register field ExtLimitEn is set, the bandwidth limiter is enabled when input signal ExtThr is asserted. When the signal is not asserted, the limiter is disabled: bandwidth is not limited, and the counter is stuck to 0. When the bit is cleared, the limiter operates normally and ignores ExtThr.
> 2, 1, INTCLKEN ; When set to 1, register field IntClkEn causes the QoS generator to use the BIU clock for bandwidth calculation. When set to 0, and if configuration parameter useExternalReference is set to True, an external reference clock at the socket is used for bandwidth calculation.
> 1, 1, EXTTHREN ; When register field ExtThrEn is set, internal signals Urgency, Press and Hurry are driven, when input signal ExtThr is low, by the value in register Priority field P0. When ExtThr is high, they are driven by the value in register Priority field P1.
> 0, 1, SOCKETQOSEN ; Register field SocketQosEn determines how priority levels are driven when QoS generators and socket interfaces alternatively drive the levels for Urgency, Pressure, and Hurry signals: When set to 0, the QoS generator drives the levels. When set to 1, internal signals Pressure and Hurry are driven by the greater of the two levels from the socket interface or the QoS generator.

[QOSGEN_ISP0_MRO, interconnect/qosgen]
@ = 0xFDF40400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_ISP1_MWO, interconnect/qosgen]
@ = 0xFDF41000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_ISP1_MRO, interconnect/qosgen]
@ = 0xFDF41100, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_VICAP_M0, interconnect/qosgen]
@ = 0xFDF40600, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_VICAP_M1, interconnect/qosgen]
@ = 0xFDF40800, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_FISHEYE0, interconnect/qosgen]
@ = 0xFDF40000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_FISHEYE1, interconnect/qosgen]
@ = 0xFDF40200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_VOP_M0, interconnect/qosgen]
@ = 0xFDF82000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_VOP_M1, interconnect/qosgen]
@ = 0xFDF82200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RKVDEC0, interconnect/qosgen]
@ = 0xFDF62000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RKVDEC1, interconnect/qosgen]
@ = 0xFDF63000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_AV1, interconnect/qosgen]
@ = 0xFDF64000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RKVENC0_M0RO, interconnect/qosgen]
@ = 0xFDF60000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RKVENC0_M1RO, interconnect/qosgen]
@ = 0xFDF60200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RKVENC0_M2WO, interconnect/qosgen]
@ = 0xFDF60400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RKVENC1_M0RO, interconnect/qosgen]
@ = 0xFDF61000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RKVENC1_M1RO, interconnect/qosgen]
@ = 0xFDF61200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RKVENC1_M2WO, interconnect/qosgen]
@ = 0xFDF61400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DSU_M0, interconnect/qosgen]
@ = 0xFE008000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DSU_M1, interconnect/qosgen]
@ = 0xFE008800, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DSU_MP, interconnect/qosgen]
@ = 0xFDF34200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DEBUG, interconnect/qosgen]
@ = 0xFDF34400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_GPU_M0, interconnect/qosgen]
@ = 0xFDF35000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_GPU_M1, interconnect/qosgen]
@ = 0xFDF35200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_GPU_M2, interconnect/qosgen]
@ = 0xFDF35400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_GPU_M3, interconnect/qosgen]
@ = 0xFDF35600, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_NPU1, interconnect/qosgen]
@ = 0xFDF70000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_NPU0_MRO, interconnect/qosgen]
@ = 0xFDF72200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_NPU2, interconnect/qosgen]
@ = 0xFDF71000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_NPU0_MWR, interconnect/qosgen]
@ = 0xFDF72000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_MCU_NPU, interconnect/qosgen]
@ = 0xFDF72400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_JPEG_DEC, interconnect/qosgen]
@ = 0xFDF66200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_JPEG_ENC0, interconnect/qosgen]
@ = 0xFDF66400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_JPEG_ENC1, interconnect/qosgen]
@ = 0xFDF66600, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_JPEG_ENC2, interconnect/qosgen]
@ = 0xFDF66800, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_JPEG_ENC3, interconnect/qosgen]
@ = 0xFDF66A00, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RGA2_MRO, interconnect/qosgen]
@ = 0xFDF66C00, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RGA2_MWO, interconnect/qosgen]
@ = 0xFDF66E00, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RGA3_0, interconnect/qosgen]
@ = 0xFDF67000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_VDPU, interconnect/qosgen]
@ = 0xFDF67200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_IEP, interconnect/qosgen]
@ = 0xFDF66000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_RGA3_1, interconnect/qosgen]
@ = 0xFDF36000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_HDCP0, interconnect/qosgen]
@ = 0xFDF80000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_HDCP1, interconnect/qosgen]
@ = 0xFDF81000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_HDMIRX, interconnect/qosgen]
@ = 0xFDF81200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_GIC600_M0, interconnect/qosgen]
@ = 0xFDF3A000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_GIC600_M1, interconnect/qosgen]
@ = 0xFDF3A200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_MMU600PCIE_TCU, interconnect/qosgen]
@ = 0xFDF3A400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_MMU600PHP_TBU, interconnect/qosgen]
@ = 0xFDF3A600, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_MMU600PHP_TCU, interconnect/qosgen]
@ = 0xFDF3A800, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_USB3_0, interconnect/qosgen]
@ = 0xFDF3E200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_USB3_1, interconnect/qosgen]
@ = 0xFDF3E000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_USB2HOST_0, interconnect/qosgen]
@ = 0xFDF3E400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_USB2HOST_1, interconnect/qosgen]
@ = 0xFDF3E600, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_EMMC, interconnect/qosgen]
@ = 0xFDF38200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_FSPI, interconnect/qosgen]
@ = 0xFDF38000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_SDIO, interconnect/qosgen]
@ = 0xFDF39000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DECOM, interconnect/qosgen]
@ = 0xFDF32000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DMAC0, interconnect/qosgen]
@ = 0xFDF32200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DMAC1, interconnect/qosgen]
@ = 0xFDF32400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DMAC2, interconnect/qosgen]
@ = 0xFDF32600, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_GIC600M, interconnect/qosgen]
@ = 0xFDF32800, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DMA2DDR, interconnect/qosgen]
@ = 0xFDF52000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_MCU_DDR, interconnect/qosgen]
@ = 0xFDF52200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_VAD, interconnect/qosgen]
@ = 0xFDF3B200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_MCU_PMU, interconnect/qosgen]
@ = 0xFDF3B000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_CRYPTOS, interconnect/qosgen]
@ = 0xFDF3D200, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_CRYPTONS, interconnect/qosgen]
@ = 0xFDF3D000, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_DCF, interconnect/qosgen]
@ = 0xFDF3D400, 0x80, QOSGEN_ISP0_MWO

[QOSGEN_SDMMC, interconnect/qosgen]
@ = 0xFDF3D800, 0x80, QOSGEN_ISP0_MWO

