#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 30 16:23:13 2023
# Process ID: 2686679
# Current directory: /home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart
# Command line: vivado
# Log file: /home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart/vivado.log
# Journal file: /home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart/CW305_DesignStart.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/sca.user/chipwhisperer/jupyter/mattia_sca/hardware/m3_for_arty_a7/testbench/Micron_N25Q128A13E/code/N25Qxxx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/sca.user/chipwhisperer/jupyter/mattia_sca/hardware/m3_for_arty_a7/testbench/S25fl128s/model/s25fl128s.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/sca.user/chipwhisperer/jupyter/mattia_sca/hardware/m3_for_arty_a7/testbench/sfdp.vmf'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx_2019.1/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Nov 30 16:25:00 2023] Launched impl_1...
Run output will be captured here: /home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart/CW305_DesignStart.runs/impl_1/runme.log
open_bd_design {/home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart/CW305_DesignStart.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd}
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_dbgresetn
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_sysresetn1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_base
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- Arm.com:CortexM:CORTEXM3_AXI:1.1 - Cortex_M3_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_7
Successfully read diagram <m3_for_arty_a7> from BD file </home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart/CW305_DesignStart.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd>
create_bd_cell -type module -reference clk_select Clocks_and_Resets/clk_select_0
ERROR: [filemgmt 56-181] Reference 'clk_select' contains sub-design file '/home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart/CW305_DesignStart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'. This sub-design is not allowed in the reference due to following reason(s):
The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
ERROR: [BD 41-1690] Unable to resolve module-source based on inputs: clk_select
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference clk_select -name Clocks_and_Resets/clk_select_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference clk_select Clocks_and_Resets/clk_select_0
ERROR: [filemgmt 56-181] Reference 'clk_select' contains sub-design file '/home/sca.user/chipwhisperer/jupyter/mattia_sca/CW305_DesignStart/vivado/CW305_DesignStart/CW305_DesignStart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'. This sub-design is not allowed in the reference due to following reason(s):
The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
ERROR: [BD 41-1690] Unable to resolve module-source based on inputs: clk_select
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference clk_select -name Clocks_and_Resets/clk_select_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 16:57:34 2023...
