###  NIST LWC Hardware API reference implementation of [Ascon v1.2](ascon.iaik.tugraz.at)
* Hardware Design Group: Institute of Applied Information Processing and Communications
* Primary Hardware Designers: Robert Primas, https://rprimas.github.io, rprimas@gmail.com
* Academic advisors: Stefan Mangard, https://www.iaik.tugraz.at/person/stefan-mangard/, stefan.mangard@iaik.tugraz.at
* LWC candidate: Ascon

### Available Variants:
**v1** : `ascon128v12 (+asconhashv12), 32-bit interface, 1 permutation round per clock cycle`
**v2** : `ascon128av12 (+asconhashv12), 32-bit interface, 1 permutation round per clock cycle`
**v3** : `ascon128v12  (+asconhashv12), 32-bit interface, 2 permutation rounds per clock cycle`
**v4** : `ascon128av12 (+asconhashv12), 32-bit interface, 2 permutation rounds per clock cycle`
**v5** : `ascon128v12  (+asconhashv12), 32-bit interface, 3 permutation rounds per clock cycle`
**v6** : `ascon128av12 (+asconhashv12), 32-bit interface, 4 permutation rounds per clock cycle`

