Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Apr  8 20:20:07 2020
| Host         : Naboo running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file LAPILU_control_sets_placed.rpt
| Design       : LAPILU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    71 |
|    Minimum number of control sets                        |    71 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   360 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    71 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           31 |
| No           | No                    | Yes                    |              41 |           36 |
| No           | Yes                   | No                     |              47 |           27 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |              56 |           11 |
| Yes          | Yes                   | No                     |              69 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                      |                               Enable Signal                              |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[3].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__11_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[3].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__11_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[10].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__4_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[11].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__3_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[12].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__2_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[12].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__2_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[13].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__1_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[13].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__1_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[11].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__3_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[14].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__0_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[14].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__0_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[1].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__13_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[14].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__0_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[15].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1_n_0    |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[15].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2_n_0    |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[2].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__12_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[2].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__12_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[1].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__13_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[4].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__10_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[4].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__10_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[5].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__9_n_0  |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[5].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__9_n_0  |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[6].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__8_n_0  |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[6].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__8_n_0  |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[7].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__7_n_0  |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[7].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__7_n_0  |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[8].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__6_n_0  |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[8].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__6_n_0  |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[9].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__5_n_0  |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[9].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__5_n_0  |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[0].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__14_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[0].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__14_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[10].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__4_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[10].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__4_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[11].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__3_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[11].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__3_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[12].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__2_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[12].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__2_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[13].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__1_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[13].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__1_n_0 |                1 |              1 |
|  PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[1].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__13_n_0 |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[1].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__13_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[0].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__14_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[4].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__10_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[10].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__4_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[4].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__10_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[3].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__11_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[3].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__11_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[2].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__12_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[2].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__12_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[15].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2_n_0    |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[15].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1_n_0    |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[5].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__9_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[5].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__9_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[6].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__8_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[6].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__8_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[7].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__7_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[7].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__7_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[14].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__0_n_0 |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[8].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__6_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[8].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__6_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[9].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__5_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[9].FLIP_FLOP_T_i/TEMP_reg_LDC_i_2__5_n_0  |                1 |              1 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/FOR_TO_GENERATE_FLIP_FLOPS_T[0].FLIP_FLOP_T_i/TEMP_reg_LDC_i_1__14_n_0 |                1 |              1 |
| ~CLOCK_IBUF_BUFG                                                                        |                                                                          | CONTROL_SIGNAL_STEP_COUNTER_RESET_reg_n_0                                              |                2 |              4 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/E[0]                                             | PROCESSOR_STATUS_REGISTER/DATA_BUS_OUTPUT0[4]                                          |                2 |              5 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | INSTRUCTION_REGISTER/DATA_OUTPUT_reg[7]_1                                              |                1 |              5 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | INSTRUCTION_REGISTER/DATA_OUTPUT_reg[5]_2                                              |                2 |              5 |
|  CLOCK_IBUF_BUFG                                                                        | CONTROL_SIGNAL_X_REGISTER_LOAD__0                                        | CPU_RESET_IBUF                                                                         |                1 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | ACUMULATOR/DATA_BUFFER[7]_i_1_n_0                                        | CPU_RESET_IBUF                                                                         |                1 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | CONTROL_SIGNAL_LOAD_FROM_DATA_BUS_TO_COUNTER_LOW_reg_n_0                 |                                                                                        |                2 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/DATA_BUFFER[15]_i_1_n_0                          | CPU_RESET_IBUF                                                                         |                1 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/E[0]                                             |                                                                                        |                1 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/E[0]                                             | MEMORY_ADDRESS_REGISTER/DATA_BUS_OUTPUT0                                               |                2 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/E[0]                                             | STACK_POINTER_REGISTER/DATA_OUTPUT_TO_ADDRESS_BUS00_in[7]                              |                1 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/E[0]                                             | REGISTER_X/DATA_OUTPUT[7]_i_1_n_0                                                      |                1 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/E[0]                                             | ACUMULATOR/DATA_BUS_OUT[7]_i_1_n_0                                                     |                1 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/E[0]                                             | REGISTER_Y/DATA_OUTPUT[7]_i_1__0_n_0                                                   |                3 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | STACK_POINTER_REGISTER/DATA_BUFFER[7]_i_1__0_n_0                         | CPU_RESET_IBUF                                                                         |                2 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | CONTROL_SIGNAL_Y_REGISTER_LOAD__0                                        | CPU_RESET_IBUF                                                                         |                3 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | CONTROL_SIGNAL_INSTRUCTION_REGISTER_LOAD                                 | CPU_RESET_IBUF                                                                         |                1 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | CONTROL_SIGNAL_LOAD_FROM_DATA_BUS_TO_COUNTER_HIGH_reg_n_0                | CONTROL_SIGNAL_LOAD_FROM_DATA_BUS_TO_COUNTER_LOW_reg_n_0                               |                4 |              8 |
|  CLOCK_IBUF_BUFG                                                                        | CONTROL_SIGNAL_LOAD_FROM_DATA_BUS_TO_MEMORY_ADDRESS_REGISTER_LOW_reg_n_0 | CPU_RESET_IBUF                                                                         |                2 |              8 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | CPU_RESET_IBUF                                                                         |                7 |             10 |
|  CLOCK_IBUF_BUFG                                                                        | MEMORY_ADDRESS_REGISTER/E[0]                                             | MEMORY_ADDRESS_REGISTER/ADDRESS_BUS_OUTPUT[15]_i_1__0_n_0                              |                3 |             16 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          | PROGRAM_COUNTER/ADDRESS_BUS_OUTPUT[15]_i_1_n_0                                         |                3 |             16 |
|  CLOCK_IBUF_BUFG                                                                        |                                                                          |                                                                                        |               31 |             59 |
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


