

================================================================
== Vitis HLS Report for 'generate_arp_pkg_64_s'
================================================================
* Date:           Wed Jul 20 00:54:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.126 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.41ns)   --->   "%myMacAddress_read = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress"   --->   Operation 14 'read' 'myMacAddress_read' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (1.39ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 15 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gap_state_load = load i2 %gap_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:92->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 29 'load' 'gap_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 30 'load' 'header_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_s = load i336 %header_header_V_1"   --->   Operation 31 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.65ns)   --->   "%switch_ln92 = switch i2 %gap_state_load, void %.exit, i2 0, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:92->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 32 'switch' 'switch_ln92' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i16 %header_idx_1_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 33 'trunc' 'trunc_ln76_2' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln76_3 = trunc i16 %header_idx_1_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 34 'trunc' 'trunc_ln76_3' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_1_load, i6 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 35 'bitconcatenate' 'shl_ln76_1' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i22 %shl_ln76_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 36 'zext' 'zext_ln76_1' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.82ns)   --->   "%add_ln76_1 = add i23 %zext_ln76_1, i23 64" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 37 'add' 'add_ln76_1' <Predicate = (gap_state_load == 2)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%icmp_ln76_1 = icmp_ult  i23 %add_ln76_1, i23 337" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 38 'icmp' 'icmp_ln76_1' <Predicate = (gap_state_load == 2)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_1, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 39 'br' 'br_ln76' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.74ns)   --->   "%icmp_ln82_1 = icmp_ult  i22 %shl_ln76_1, i22 336" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:82]   --->   Operation 40 'icmp' 'icmp_ln82_1' <Predicate = (gap_state_load == 2 & !icmp_ln76_1)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:82]   --->   Operation 41 'br' 'br_ln82' <Predicate = (gap_state_load == 2 & !icmp_ln76_1)> <Delay = 0.41>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln76_3, i6 0"   --->   Operation 42 'bitconcatenate' 'tmp_8' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%zext_ln674_6 = zext i9 %tmp_8"   --->   Operation 43 'zext' 'zext_ln674_6' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%zext_ln674_7 = zext i9 %tmp_8"   --->   Operation 44 'zext' 'zext_ln674_7' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%lshr_ln674_6 = lshr i336 %p_Val2_s, i336 %zext_ln674_6"   --->   Operation 45 'lshr' 'lshr_ln674_6' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%lshr_ln674_7 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln674_7"   --->   Operation 46 'lshr' 'lshr_ln674_7' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.27ns) (out node of the LUT)   --->   "%p_Result_20 = and i336 %lshr_ln674_6, i336 %lshr_ln674_7"   --->   Operation 47 'and' 'p_Result_20' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_21 = trunc i336 %p_Result_20"   --->   Operation 48 'trunc' 'p_Result_21' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i16 %p_Result_21"   --->   Operation 49 'zext' 'zext_ln414_1' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i16 %header_idx_1_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:85]   --->   Operation 50 'add' 'add_ln85_1' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:85]   --->   Operation 51 'store' 'store_ln85' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.41ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:86]   --->   Operation 52 'br' 'br_ln86' <Predicate = (gap_state_load == 2 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.41>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln78_1 = or i22 %shl_ln76_1, i22 63" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:78]   --->   Operation 53 'or' 'or_ln78_1' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.74ns)   --->   "%icmp_ln674_1 = icmp_ugt  i22 %shl_ln76_1, i22 %or_ln78_1"   --->   Operation 54 'icmp' 'icmp_ln674_1' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln76_2, i6 0"   --->   Operation 55 'bitconcatenate' 'tmp_4' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i22 %or_ln78_1"   --->   Operation 56 'trunc' 'trunc_ln674_1' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_2)   --->   "%tmp_5 = partselect i336 @llvm.part.select.i336, i336 %p_Val2_s, i32 335, i32 0"   --->   Operation 57 'partselect' 'tmp_5' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.71ns)   --->   "%sub_ln674_4 = sub i9 %tmp_4, i9 %trunc_ln674_1"   --->   Operation 58 'sub' 'sub_ln674_4' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.71ns)   --->   "%sub_ln674_5 = sub i9 335, i9 %tmp_4"   --->   Operation 59 'sub' 'sub_ln674_5' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.71ns)   --->   "%sub_ln674_6 = sub i9 %trunc_ln674_1, i9 %tmp_4"   --->   Operation 60 'sub' 'sub_ln674_6' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_7)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i9 %sub_ln674_4, i9 %sub_ln674_6"   --->   Operation 61 'select' 'select_ln674_3' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_2)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i336 %tmp_5, i336 %p_Val2_s"   --->   Operation 62 'select' 'select_ln674_4' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_2)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i9 %sub_ln674_5, i9 %tmp_4"   --->   Operation 63 'select' 'select_ln674_5' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln674_7 = sub i9 335, i9 %select_ln674_3"   --->   Operation 64 'sub' 'sub_ln674_7' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_2)   --->   "%zext_ln674_2 = zext i9 %select_ln674_5"   --->   Operation 65 'zext' 'zext_ln674_2' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Result_19)   --->   "%zext_ln674_3 = zext i9 %sub_ln674_7"   --->   Operation 66 'zext' 'zext_ln674_3' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.27ns) (out node of the LUT)   --->   "%lshr_ln674_2 = lshr i336 %select_ln674_4, i336 %zext_ln674_2"   --->   Operation 67 'lshr' 'lshr_ln674_2' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Result_19)   --->   "%lshr_ln674_3 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln674_3"   --->   Operation 68 'lshr' 'lshr_ln674_3' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.72ns) (out node of the LUT)   --->   "%p_Result_19 = and i336 %lshr_ln674_2, i336 %lshr_ln674_3"   --->   Operation 69 'and' 'p_Result_19' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = trunc i336 %p_Result_19"   --->   Operation 70 'trunc' 'sendWord_data_V_1' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln79_1 = add i16 %header_idx_1_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:79]   --->   Operation 71 'add' 'add_ln79_1' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.48ns)   --->   "%store_ln79 = store i16 %add_ln79_1, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:79]   --->   Operation 72 'store' 'store_ln79' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.48>
ST_1 : Operation 73 [1/1] (0.41ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 73 'br' 'br_ln80' <Predicate = (gap_state_load == 2 & icmp_ln76_1)> <Delay = 0.41>
ST_1 : Operation 74 [1/1] (0.41ns)   --->   "%store_ln161 = store i2 0, i2 %gap_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:161->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 74 'store' 'store_ln161' <Predicate = (gap_state_load == 2)> <Delay = 0.41>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i16 %header_idx_1_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 75 'trunc' 'trunc_ln76' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i16 %header_idx_1_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 76 'trunc' 'trunc_ln76_1' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_1_load, i6 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i22 %shl_ln" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 78 'zext' 'zext_ln76' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.82ns)   --->   "%add_ln76 = add i23 %zext_ln76, i23 64" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 79 'add' 'add_ln76' <Predicate = (gap_state_load == 1)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.75ns)   --->   "%icmp_ln76 = icmp_ult  i23 %add_ln76, i23 337" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 80 'icmp' 'icmp_ln76' <Predicate = (gap_state_load == 1)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 81 'br' 'br_ln76' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.74ns)   --->   "%icmp_ln82 = icmp_ult  i22 %shl_ln, i22 336" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:82]   --->   Operation 82 'icmp' 'icmp_ln82' <Predicate = (gap_state_load == 1 & !icmp_ln76)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.41ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:82]   --->   Operation 83 'br' 'br_ln82' <Predicate = (gap_state_load == 1 & !icmp_ln76)> <Delay = 0.41>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln76_1, i6 0"   --->   Operation 84 'bitconcatenate' 'tmp_6' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Result_17)   --->   "%zext_ln674_4 = zext i9 %tmp_6"   --->   Operation 85 'zext' 'zext_ln674_4' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_17)   --->   "%zext_ln674_5 = zext i9 %tmp_6"   --->   Operation 86 'zext' 'zext_ln674_5' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_17)   --->   "%lshr_ln674_4 = lshr i336 %p_Val2_s, i336 %zext_ln674_4"   --->   Operation 87 'lshr' 'lshr_ln674_4' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_17)   --->   "%lshr_ln674_5 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln674_5"   --->   Operation 88 'lshr' 'lshr_ln674_5' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.27ns) (out node of the LUT)   --->   "%p_Result_17 = and i336 %lshr_ln674_4, i336 %lshr_ln674_5"   --->   Operation 89 'and' 'p_Result_17' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_18 = trunc i336 %p_Result_17"   --->   Operation 90 'trunc' 'p_Result_18' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i16 %p_Result_18"   --->   Operation 91 'zext' 'zext_ln414' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_1_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:85]   --->   Operation 92 'add' 'add_ln85' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.48ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:85]   --->   Operation 93 'store' 'store_ln85' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.48>
ST_1 : Operation 94 [1/1] (0.41ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:86]   --->   Operation 94 'br' 'br_ln86' <Predicate = (gap_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln78 = or i22 %shl_ln, i22 63" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:78]   --->   Operation 95 'or' 'or_ln78' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.74ns)   --->   "%icmp_ln674 = icmp_ugt  i22 %shl_ln, i22 %or_ln78"   --->   Operation 96 'icmp' 'icmp_ln674' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln76, i6 0"   --->   Operation 97 'bitconcatenate' 'tmp' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i22 %or_ln78"   --->   Operation 98 'trunc' 'trunc_ln674' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_2 = partselect i336 @llvm.part.select.i336, i336 %p_Val2_s, i32 335, i32 0"   --->   Operation 99 'partselect' 'tmp_2' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.71ns)   --->   "%sub_ln674 = sub i9 %tmp, i9 %trunc_ln674"   --->   Operation 100 'sub' 'sub_ln674' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.71ns)   --->   "%sub_ln674_1 = sub i9 335, i9 %tmp"   --->   Operation 101 'sub' 'sub_ln674_1' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.71ns)   --->   "%sub_ln674_2 = sub i9 %trunc_ln674, i9 %tmp"   --->   Operation 102 'sub' 'sub_ln674_2' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_3)   --->   "%select_ln674 = select i1 %icmp_ln674, i9 %sub_ln674, i9 %sub_ln674_2"   --->   Operation 103 'select' 'select_ln674' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i336 %tmp_2, i336 %p_Val2_s"   --->   Operation 104 'select' 'select_ln674_1' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i9 %sub_ln674_1, i9 %tmp"   --->   Operation 105 'select' 'select_ln674_2' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln674_3 = sub i9 335, i9 %select_ln674"   --->   Operation 106 'sub' 'sub_ln674_3' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674 = zext i9 %select_ln674_2"   --->   Operation 107 'zext' 'zext_ln674' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Result_16)   --->   "%zext_ln674_1 = zext i9 %sub_ln674_3"   --->   Operation 108 'zext' 'zext_ln674_1' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.27ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i336 %select_ln674_1, i336 %zext_ln674"   --->   Operation 109 'lshr' 'lshr_ln674' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Result_16)   --->   "%lshr_ln674_1 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln674_1"   --->   Operation 110 'lshr' 'lshr_ln674_1' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.72ns) (out node of the LUT)   --->   "%p_Result_16 = and i336 %lshr_ln674, i336 %lshr_ln674_1"   --->   Operation 111 'and' 'p_Result_16' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sendWord_data_V = trunc i336 %p_Result_16"   --->   Operation 112 'trunc' 'sendWord_data_V' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.78ns)   --->   "%add_ln79 = add i16 %header_idx_1_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:79]   --->   Operation 113 'add' 'add_ln79' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.48ns)   --->   "%store_ln79 = store i16 %add_ln79, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:79]   --->   Operation 114 'store' 'store_ln79' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.48>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 115 'bitconcatenate' 'shl_ln1' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i22 %shl_ln1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 116 'zext' 'zext_ln80' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.82ns)   --->   "%sub_ln80 = sub i23 336, i23 %zext_ln80" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 117 'sub' 'sub_ln80' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i23 %sub_ln80" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 118 'trunc' 'trunc_ln80' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 119 'bitselect' 'tmp_3' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.73ns)   --->   "%sub_ln80_1 = sub i11 0, i11 %trunc_ln80" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 120 'sub' 'sub_ln80_1' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln80_2 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_1, i32 3, i32 10" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 121 'partselect' 'trunc_ln80_2' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.70ns)   --->   "%sub_ln80_2 = sub i8 0, i8 %trunc_ln80_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 122 'sub' 'sub_ln80_2' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln80_3 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %sub_ln80, i32 3, i32 10" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 123 'partselect' 'trunc_ln80_3' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.30ns)   --->   "%select_ln80 = select i1 %tmp_3, i8 %sub_ln80_2, i8 %trunc_ln80_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 124 'select' 'select_ln80' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.41ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 125 'br' 'br_ln80' <Predicate = (gap_state_load == 1 & icmp_ln76)> <Delay = 0.41>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%ref_tmp11_0_i_i = phi i8 %select_ln80, void, i8 0, void, i8 0, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80]   --->   Operation 126 'phi' 'ref_tmp11_0_i_i' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i8 %ref_tmp11_0_i_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:125->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 127 'trunc' 'trunc_ln125' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln129 = store i6 %trunc_ln125, i6 %remainingLength_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:129->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 128 'store' 'store_ln129' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %ref_tmp11_0_i_i, i32 3, i32 7"   --->   Operation 129 'partselect' 'tmp_7' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.63ns)   --->   "%icmp_ln878 = icmp_eq  i5 %tmp_7, i5 0"   --->   Operation 130 'icmp' 'icmp_ln878' <Predicate = (gap_state_load == 1)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln878, void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:141->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 131 'br' 'br_ln141' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.41ns)   --->   "%store_ln143 = store i2 2, i2 %gap_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:143->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 132 'store' 'store_ln143' <Predicate = (gap_state_load == 1 & icmp_ln878)> <Delay = 0.41>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln144 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:144->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 133 'br' 'br_ln144' <Predicate = (gap_state_load == 1 & icmp_ln878)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.48ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:162]   --->   Operation 134 'store' 'store_ln162' <Predicate = (gap_state_load == 0)> <Delay = 0.48>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i192P0A, i192 %arpReplyMetaFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 135 'nbreadreq' 'tmp_i_i' <Predicate = (gap_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp_i_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:96->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 136 'br' 'br_ln96' <Predicate = (gap_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_i_i_33 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %arpRequestMetaFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 137 'nbreadreq' 'tmp_i_i_33' <Predicate = (gap_state_load == 0 & !tmp_i_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_i_i_33, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:109->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 138 'br' 'br_ln109' <Predicate = (gap_state_load == 0 & !tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.46ns)   --->   "%arpRequestMetaFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'arpRequestMetaFifo_read' <Predicate = (gap_state_load == 0 & !tmp_i_i & tmp_i_i_33)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_14 = partset i336 @llvm.part.set.i336.i48, i336 %p_Val2_s, i48 281474976710655, i32 0, i32 47"   --->   Operation 140 'partset' 'p_Result_14' <Predicate = (gap_state_load == 0 & !tmp_i_i & tmp_i_i_33)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_15 = partset i336 @llvm.part.set.i336.i48, i336 %p_Result_14, i48 %myMacAddress_read, i32 48, i32 95"   --->   Operation 141 'partset' 'p_Result_15' <Predicate = (gap_state_load == 0 & !tmp_i_i & tmp_i_i_33)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_10_i_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i32.i48.i32.i48.i16, i32 %arpRequestMetaFifo_read, i48 0, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 256"   --->   Operation 142 'bitconcatenate' 'tmp_10_i_i' <Predicate = (gap_state_load == 0 & !tmp_i_i & tmp_i_i_33)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_6 = partset i336 @_ssdm_op_PartSet.i336.i336.i176.i32.i32, i336 %p_Result_15, i176 %tmp_10_i_i, i32 160, i32 335"   --->   Operation 143 'partset' 'p_Result_6' <Predicate = (gap_state_load == 0 & !tmp_i_i & tmp_i_i_33)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln414 = store i336 %p_Result_6, i336 %header_header_V_1"   --->   Operation 144 'store' 'store_ln414' <Predicate = (gap_state_load == 0 & !tmp_i_i & tmp_i_i_33)> <Delay = 0.38>
ST_1 : Operation 145 [1/1] (0.41ns)   --->   "%store_ln120 = store i2 1, i2 %gap_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:120->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 145 'store' 'store_ln120' <Predicate = (gap_state_load == 0 & !tmp_i_i & tmp_i_i_33)> <Delay = 0.41>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln121 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:121->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 146 'br' 'br_ln121' <Predicate = (gap_state_load == 0 & !tmp_i_i & tmp_i_i_33)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.98ns)   --->   "%arpReplyMetaFifo_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %arpReplyMetaFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 147 'read' 'arpReplyMetaFifo_read' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i192 %arpReplyMetaFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 148 'trunc' 'trunc_ln145' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i48 @_ssdm_op_PartSelect.i48.i192.i32.i32, i192 %arpReplyMetaFifo_read, i32 64, i32 111" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 149 'partselect' 'trunc_ln145_5' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %arpReplyMetaFifo_read, i32 128, i32 159" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 150 'partselect' 'trunc_ln145_6' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_12 = partset i336 @llvm.part.set.i336.i48, i336 %p_Val2_s, i48 %trunc_ln145, i32 0, i32 47"   --->   Operation 151 'partset' 'p_Result_12' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_13 = partset i336 @llvm.part.set.i336.i48, i336 %p_Result_12, i48 %myMacAddress_read, i32 48, i32 95"   --->   Operation 152 'partset' 'p_Result_13' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_9_i_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i32.i48.i32.i48.i16, i32 %trunc_ln145_6, i48 %trunc_ln145_5, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 512"   --->   Operation 153 'bitconcatenate' 'tmp_9_i_i' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_s = partset i336 @_ssdm_op_PartSet.i336.i336.i176.i32.i32, i336 %p_Result_13, i176 %tmp_9_i_i, i32 160, i32 335"   --->   Operation 154 'partset' 'p_Result_s' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln414 = store i336 %p_Result_s, i336 %header_header_V_1"   --->   Operation 155 'store' 'store_ln414' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.38>
ST_1 : Operation 156 [1/1] (0.41ns)   --->   "%store_ln107 = store i2 1, i2 %gap_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:107->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 156 'store' 'store_ln107' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.41>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln108 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:108->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 157 'br' 'br_ln108' <Predicate = (gap_state_load == 0 & tmp_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sendWord_data_V_5 = phi i64 %sendWord_data_V_1, void, i64 %zext_ln414_1, void, i64 0, void"   --->   Operation 158 'phi' 'sendWord_data_V_5' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%remainingLength_V_load = load i6 %remainingLength_V"   --->   Operation 159 'load' 'remainingLength_V_load' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.75ns)   --->   "%this_V_write_assign = mux i64 @_ssdm_op_Mux.ap_auto.64i64.i6, i64 18446744073709551615, i64 1, i64 3, i64 7, i64 15, i64 31, i64 63, i64 127, i64 255, i64 511, i64 1023, i64 2047, i64 4095, i64 8191, i64 16383, i64 32767, i64 65535, i64 131071, i64 262143, i64 524287, i64 1048575, i64 2097151, i64 4194303, i64 8388607, i64 16777215, i64 33554431, i64 67108863, i64 134217727, i64 268435455, i64 536870911, i64 1073741823, i64 2147483647, i64 4294967295, i64 8589934591, i64 17179869183, i64 34359738367, i64 68719476735, i64 137438953471, i64 274877906943, i64 549755813887, i64 1099511627775, i64 2199023255551, i64 4398046511103, i64 8796093022207, i64 17592186044415, i64 35184372088831, i64 70368744177663, i64 140737488355327, i64 281474976710655, i64 562949953421311, i64 1125899906842623, i64 2251799813685247, i64 4503599627370495, i64 9007199254740991, i64 18014398509481983, i64 36028797018963967, i64 72057594037927935, i64 144115188075855871, i64 288230376151711743, i64 576460752303423487, i64 1152921504606846975, i64 2305843009213693951, i64 4611686018427387903, i64 9223372036854775807, i6 %remainingLength_V_load"   --->   Operation 160 'mux' 'this_V_write_assign' <Predicate = (gap_state_load == 2)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sendWord_keep_V = trunc i64 %this_V_write_assign"   --->   Operation 161 'trunc' 'sendWord_keep_V' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 1, i8 %sendWord_keep_V, i64 %sendWord_data_V_5" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 162 'bitconcatenate' 'or_ln' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i73 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 163 'zext' 'zext_ln174' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpDataOut_internal, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 164 'write' 'write_ln174' <Predicate = (gap_state_load == 2)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln162 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 165 'br' 'br_ln162' <Predicate = (gap_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sendWord_data_V_3 = phi i64 %sendWord_data_V, void, i64 %zext_ln414, void, i64 0, void"   --->   Operation 166 'phi' 'sendWord_data_V_3' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln174_1 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %sendWord_data_V_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 167 'bitconcatenate' 'or_ln174_1' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i65 %or_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 168 'sext' 'sext_ln174' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i72 %sext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'zext' 'zext_ln174_2' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpDataOut_internal, i128 %zext_ln174_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'write' 'write_ln174' <Predicate = (gap_state_load == 1)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln149 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:149->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 171 'br' 'br_ln149' <Predicate = (gap_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 172 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 5.13ns
The critical path consists of the following:
	'load' operation ('header_idx_1_load', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76) on static variable 'header_idx_1' [44]  (0 ns)
	'add' operation ('add_ln79', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:79) [144]  (0.785 ns)
	'sub' operation ('sub_ln80', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80) [148]  (0.821 ns)
	'sub' operation ('sub_ln80_1', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80) [151]  (0.735 ns)
	'sub' operation ('sub_ln80_2', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80) [153]  (0.705 ns)
	'select' operation ('select_ln80', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80) [155]  (0.303 ns)
	multiplexor before 'phi' operation ('ref_tmp11_0_i_i', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80) with incoming values : ('select_ln80', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80) [158]  (0.42 ns)
	'phi' operation ('ref_tmp11_0_i_i', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80) with incoming values : ('select_ln80', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:80) [158]  (0 ns)
	'icmp' operation ('icmp_ln878') [163]  (0.637 ns)
	blocking operation 0.72 ns on control path)

 <State 2>: 2.16ns
The critical path consists of the following:
	'load' operation ('remainingLength_V_load') on static variable 'remainingLength_V' [94]  (0 ns)
	'mux' operation ('this.V') [95]  (0.751 ns)
	fifo write on port 'arpDataOut_internal' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [99]  (1.41 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
