{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 12:33:31 2018 " "Info: Processing started: Wed May 02 12:33:31 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off COUNT1000_C_SEG -c COUNT1000_C_SEG " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off COUNT1000_C_SEG -c COUNT1000_C_SEG" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COUNT1000_C_SEG.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file COUNT1000_C_SEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNT1000_C_SEG " "Info: Found entity 1: COUNT1000_C_SEG" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 1 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 SEG_DEC " "Info: Found entity 2: SEG_DEC" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 57 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 29 COUNT1000_C_SEG.v(14) " "Warning: Verilog HDL assignment warning at COUNT1000_C_SEG.v(14): truncated value with size 30 to match size of target (29)" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 14 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 COUNT1000_C_SEG.v(19) " "Warning: Verilog HDL assignment warning at COUNT1000_C_SEG.v(19): truncated value with size 5 to match size of target (4)" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 19 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 COUNT1000_C_SEG.v(25) " "Warning: Verilog HDL assignment warning at COUNT1000_C_SEG.v(25): truncated value with size 5 to match size of target (4)" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 25 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 COUNT1000_C_SEG.v(32) " "Warning: Verilog HDL assignment warning at COUNT1000_C_SEG.v(32): truncated value with size 5 to match size of target (4)" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 32 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 COUNT1000_C_SEG.v(37) " "Warning: Verilog HDL assignment warning at COUNT1000_C_SEG.v(37): truncated value with size 3 to match size of target (2)" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 37 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "COUNT_TMP COUNT1000_C_SEG.v(39) " "Warning: Verilog HDL Always Construct warning at COUNT1000_C_SEG.v(39): variable COUNT_TMP may not be assigned a new value in every possible path through the Always Construct.  Variable COUNT_TMP holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 39 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_SEL COUNT1000_C_SEG.v(46) " "Warning: Verilog HDL Always Construct warning at COUNT1000_C_SEG.v(46): variable SEG_SEL may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_SEL holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 46 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_DEC COUNT1000_C_SEG.v(62) " "Warning: Verilog HDL Always Construct warning at COUNT1000_C_SEG.v(62): variable SEG_DEC may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_DEC holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 62 0 0 } }  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[7\] VCC " "Warning: Pin \"SEG_SEL\[7\]\" stuck at VCC" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[6\] VCC " "Warning: Pin \"SEG_SEL\[6\]\" stuck at VCC" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[5\] VCC " "Warning: Pin \"SEG_SEL\[5\]\" stuck at VCC" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[4\] VCC " "Warning: Pin \"SEG_SEL\[4\]\" stuck at VCC" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[3\] VCC " "Warning: Pin \"SEG_SEL\[3\]\" stuck at VCC" {  } { { "COUNT1000_C_SEG.v" "" { Text "D:/lyj/COUNT1000_C_SEG/COUNT1000_C_SEG.v" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "135 " "Info: Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "118 " "Info: Implemented 118 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 12:33:32 2018 " "Info: Processing ended: Wed May 02 12:33:32 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
