<!DOCTYPE html>
<html>
<head>
<link rel="stylesheet">

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Xcrg Code Coverage Report - File</title>	
<link type="text/css" rel="stylesheet" href="cssCodeCov/file.css">

<!--script type="text/javascript" src=".js/.stickyheader.js"></script-->  

</head>


<body>

<div class='header'>
<a  class='logo'>  </a>
<div class='header-right'>
<a href='dashboard.html'>Dashboard</a>
<a href='files.html'>Files</a>
<a href='modules.html'>Modules</a>
</div>
</div>
<br clear=all>

<div class=fader>

<div class = fileHTMLlayout>

<div class='fileSummary'>
<font size='2' face='verdana' padding-left:'2px'><b> File Summary of /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 12px'>
<table class='fileSummaryTable'>
<tr>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='50px'> File ID </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='60px'> Modules Count </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='100px'> Total Instances Count </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Total Lines</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Total Statements</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Statement Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Statement Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Branch Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Branch Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Condition Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Condition Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Toggle Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Toggle Coverage </td>
</tr>
<tr>
<td class='fileSummaryTable'>4</td>
<td class='fileSummaryTable'>1</td>
<td class='fileSummaryTable'>1</td>
<td class='fileSummaryTable'>23</td>
<td class='fileSummaryTable'>23</td>
<td class='fileSummaryTable'>100</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileLineCovContainer'>
<input type='checkbox' id='checkbox_file_linecov' onclick="checkdisplay('checkbox_file_linecov', 'file_linecov');
openFileContent('button_file_linecov');">
<span class='fileLineCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>94.4444</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileBranchCovContainer'>
<input type='checkbox' id='checkbox_file_branchcov' onclick="checkdisplay('checkbox_file_branchcov', 'file_branchcov');
openFileContent('button_file_branchcov');">
<span class='fileBranchCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>66.6667</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileCondCovContainer'>
<input type='checkbox' id='checkbox_file_condcov' onclick="checkdisplay('checkbox_file_condcov', 'file_condcov');
openFileContent('button_file_condcov');">
<span class='fileCondCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>71.33</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileToggleCovContainer'>
<input type='checkbox' id='checkbox_file_togglecov' onclick="checkdisplay('checkbox_file_togglecov', 'file_togglecov');
openFileContent('button_file_togglecov');">
<span class='fileToggleCovCheckmark'> </span> </label>
</td>
</tr>
</table>
</font>
</div>
<hr>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_linecov'>
<button class='fileCollapsible' id='button_file_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of File 4 : /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv</button> 
<div class='fileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'> Statement Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>23</td>
<td class='fileScoreTable' bgcolor='#98FF98'>23</td>
<td class='fileScoreTable' bgcolor='#98FF98'> 0 </td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// SPI Master Register Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>module spi_master_registers #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>    parameter ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>    parameter DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>) (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Bus Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  reg_we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  reg_re,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] reg_addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] reg_wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] reg_rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    // Status Inputs from Core</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    input logic [31:0] rx_data,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        tx_full,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        tx_almost_full,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        rx_empty,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        rx_almost_empty,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        busy,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        done_intr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Outputs to Core</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] tx_data,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        tx_push,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        rx_pop,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cpol,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cpha,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ 7:0] clk_div,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ 5:0] word_len,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        lsb_first,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        loopback,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        enable,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    // External Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic spi_cs_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic intr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic dma_tx_req,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic dma_rx_req,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    // External Inputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    input logic dma_tx_ack,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    input logic dma_rx_ack</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>  // Register Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_DATA = 8'h00;  // TX/RX Data (FIFO)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_SR = 8'h04;  // Status Register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_CR = 8'h08;  // Control Register 0 (Enable, CPOL, CPHA, etc)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_CS = 8'h0C;  // Chip Select Register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_FIFO_CTRL = 8'h10;  // FIFO Control/Thresholds</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_FIFO_STAT = 8'h14;  // FIFO Status/Levels</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_CR1 = 8'h18;  // Control Register 1 (WordLen, LSBFirst, Loopback)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>  // Internal Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] reg_cr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] reg_cr1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] reg_cs;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] reg_fifo_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>  // Control Outputs Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>  assign enable    = reg_cr[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>  assign cpol      = reg_cr[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>  assign cpha      = reg_cr[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>  assign clk_div   = reg_cr[15:8];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>  assign word_len  = (reg_cr1[5:0] == 6'd0) ? 6'd8 : reg_cr1[5:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>  assign lsb_first = reg_cr1[8];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>  assign loopback  = reg_cr1[9];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>  // Data/FIFO Control</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>  assign tx_data   = reg_wdata;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>  assign tx_push   = reg_we && (reg_addr[7:0] == ADDR_DATA);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>  assign rx_pop    = reg_re && (reg_addr[7:0] == ADDR_DATA);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>  // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>  always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegreen'>    if (!rst_n) begin</pre> </td>
<td class='lineTable'>11300</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegreen'>      reg_cr        &lt= 32'h0400;  // Default div=4</pre> </td>
<td class='lineTable'>55</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegreen'>      reg_cr1       &lt= 32'h0008;  // Default 8-bit</pre> </td>
<td class='lineTable'>55</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegreen'>      reg_cs        &lt= 32'h0001;</pre> </td>
<td class='lineTable'>55</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegreen'>      reg_fifo_ctrl &lt= 32'h0000;</pre> </td>
<td class='lineTable'>55</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegreen'>    end else if (reg_we) begin</pre> </td>
<td class='lineTable'>11245</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegreen'>      case (reg_addr[7:0])</pre> </td>
<td class='lineTable'>97</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegreen'>        ADDR_CR:        reg_cr &lt= reg_wdata;</pre> </td>
<td class='lineTable'>11</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegreen'>        ADDR_CR1:       reg_cr1 &lt= reg_wdata;</pre> </td>
<td class='lineTable'>5</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegreen'>        ADDR_CS:        reg_cs &lt= reg_wdata;</pre> </td>
<td class='lineTable'>4</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegreen'>        ADDR_FIFO_CTRL: reg_fifo_ctrl &lt= reg_wdata;</pre> </td>
<td class='lineTable'>2</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>        default:        ;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>      endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>  end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>  // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>  always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegreen'>    reg_rdata = 32'h0;</pre> </td>
<td class='lineTable'>399</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegreen'>    case (reg_addr[7:0])</pre> </td>
<td class='lineTable'>399</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>      ADDR_DATA: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegreen'>        reg_rdata = rx_data;</pre> </td>
<td class='lineTable'>232</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegreen'>        if (reg_re)</pre> </td>
<td class='lineTable'>232</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegreen'>          $display(</pre> </td>
<td class='lineTable'>96</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>              "REG_READ: ADDR_DATA reg_addr=%h rx_data=%h reg_rdata=%h at time %t",</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>              reg_addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>              rx_data,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>              reg_rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>              $time</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>          );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>      end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>      // Status Register (SR) Layout:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>      // [0]: Busy</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>      // [1]: RX Empty</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>      // [2]: TX Almost Full</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>      // [3]: RX Almost Empty</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>      // [4]: DMA TX Ack (Monitor)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>      // [5]: DMA RX Ack (Monitor)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>      ADDR_SR:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegreen'>      reg_rdata = {26'h0, dma_rx_ack, dma_tx_ack, rx_almost_empty, tx_almost_full, rx_empty, busy};</pre> </td>
<td class='lineTable'>16</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_CR: reg_rdata = reg_cr;</pre> </td>
<td class='lineTable'>31</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_CR1: reg_rdata = reg_cr1;</pre> </td>
<td class='lineTable'>15</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_CS: reg_rdata = reg_cs;</pre> </td>
<td class='lineTable'>15</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_FIFO_STAT: reg_rdata = {31'h0, tx_full};  // Simplified status</pre> </td>
<td class='lineTable'>10</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_FIFO_CTRL: reg_rdata = reg_fifo_ctrl;</pre> </td>
<td class='lineTable'>10</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegreen'>      default: reg_rdata = 32'h0;</pre> </td>
<td class='lineTable'>70</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>    endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>  end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>  // External Signal Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>  assign spi_cs_n   = reg_cs[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>  assign intr       = done_intr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>  // DMA Request Logic (Standard Handshake)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>  // Request is asserted when condition is met (Need Data / Have Data) AND Ack is NOT asserted.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>  // This allows the DMA controller to clear the request by asserting Ack.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>  assign dma_tx_req = !tx_almost_full && !dma_tx_ack;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>  assign dma_rx_req = !rx_empty && !dma_rx_ack;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_branchcov'>
<button class='fileBranchCollapsible' id='button_file_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of File 4 : /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv</button> 
<div class='fileBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Branch Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable'>17</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#98FF98'>94.4444</td>
</tr>
</table>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// SPI Master Register Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>module spi_master_registers #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>    parameter ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>    parameter DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>) (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Bus Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  reg_we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  reg_re,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] reg_addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] reg_wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] reg_rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    // Status Inputs from Core</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    input logic [31:0] rx_data,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        tx_full,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        tx_almost_full,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        rx_empty,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        rx_almost_empty,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        busy,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input logic        done_intr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Outputs to Core</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] tx_data,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        tx_push,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        rx_pop,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cpol,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cpha,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ 7:0] clk_div,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ 5:0] word_len,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        lsb_first,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        loopback,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        enable,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    // External Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic spi_cs_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic intr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic dma_tx_req,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic dma_rx_req,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    // External Inputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    input logic dma_tx_ack,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    input logic dma_rx_ack</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>  // Register Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_DATA = 8'h00;  // TX/RX Data (FIFO)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_SR = 8'h04;  // Status Register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_CR = 8'h08;  // Control Register 0 (Enable, CPOL, CPHA, etc)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_CS = 8'h0C;  // Chip Select Register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_FIFO_CTRL = 8'h10;  // FIFO Control/Thresholds</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_FIFO_STAT = 8'h14;  // FIFO Status/Levels</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>  localparam ADDR_CR1 = 8'h18;  // Control Register 1 (WordLen, LSBFirst, Loopback)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>  // Internal Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] reg_cr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] reg_cr1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] reg_cs;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] reg_fifo_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>  // Control Outputs Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>  assign enable    = reg_cr[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>  assign cpol      = reg_cr[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>  assign cpha      = reg_cr[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>  assign clk_div   = reg_cr[15:8];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>  assign word_len  = (reg_cr1[5:0] == 6'd0) ? 6'd8 : reg_cr1[5:0];</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>10</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>10F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>  assign lsb_first = reg_cr1[8];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>  assign loopback  = reg_cr1[9];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>  // Data/FIFO Control</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>  assign tx_data   = reg_wdata;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>  assign tx_push   = reg_we && (reg_addr[7:0] == ADDR_DATA);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>  assign rx_pop    = reg_re && (reg_addr[7:0] == ADDR_DATA);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>  // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>  always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegreen'>    if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'>11300</td>
<td class='lineTable'>55T 11245F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>      reg_cr        &lt= 32'h0400;  // Default div=4</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>      reg_cr1       &lt= 32'h0008;  // Default 8-bit</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>      reg_cs        &lt= 32'h0001;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>      reg_fifo_ctrl &lt= 32'h0000;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>    end else if (reg_we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 11148</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>      case (reg_addr[7:0])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegreen'>        ADDR_CR:        reg_cr &lt= reg_wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>11T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegreen'>        ADDR_CR1:       reg_cr1 &lt= reg_wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>5T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegreen'>        ADDR_CS:        reg_cs &lt= reg_wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>4T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegreen'>        ADDR_FIFO_CTRL: reg_fifo_ctrl &lt= reg_wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>2T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegreen'>        default:        ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>75T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>      endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>  end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>  // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>  always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>    reg_rdata = 32'h0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    case (reg_addr[7:0])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>      ADDR_DATA: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>        reg_rdata = rx_data;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegreen'>        if (reg_re)</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'>232</td>
<td class='lineTable'>96T 136F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 136</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>          $display(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>              "REG_READ: ADDR_DATA reg_addr=%h rx_data=%h reg_rdata=%h at time %t",</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>              reg_addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>              rx_data,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>              reg_rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>              $time</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>          );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>      end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>      // Status Register (SR) Layout:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>      // [0]: Busy</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>      // [1]: RX Empty</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>      // [2]: TX Almost Full</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>      // [3]: RX Almost Empty</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>      // [4]: DMA TX Ack (Monitor)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>      // [5]: DMA RX Ack (Monitor)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_SR:</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>16T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>      reg_rdata = {26'h0, dma_rx_ack, dma_tx_ack, rx_almost_empty, tx_almost_full, rx_empty, busy};</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_CR: reg_rdata = reg_cr;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>31T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_CR1: reg_rdata = reg_cr1;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>15T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_CS: reg_rdata = reg_cs;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>15T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_FIFO_STAT: reg_rdata = {31'h0, tx_full};  // Simplified status</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>10T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegreen'>      ADDR_FIFO_CTRL: reg_rdata = reg_fifo_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>10T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegreen'>      default: reg_rdata = 32'h0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>70T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>    endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>  end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>  // External Signal Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>  assign spi_cs_n   = reg_cs[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>  assign intr       = done_intr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>  // DMA Request Logic (Standard Handshake)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>  // Request is asserted when condition is met (Need Data / Have Data) AND Ack is NOT asserted.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>  // This allows the DMA controller to clear the request by asserting Ack.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>  assign dma_tx_req = !tx_almost_full && !dma_tx_ack;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>  assign dma_rx_req = !rx_empty && !dma_rx_ack;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_condcov'>
<button class='fileCondCollapsible' id='button_file_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of File 4 : /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv</button> 
<div class='fileCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>3</td>
<td class='fileScoreTable'>2</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>66.6667</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(reg_cr1[5:0] == 6'b0)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(reg_cr1[5:0] == 6'b0)__FALSE</pre> </td>
<td class='lineTable'>15 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegreen'>(reg_addr[7:0] == ADDR_DATA)__TRUE</pre> </td>
<td class='lineTable'>47 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(reg_addr[7:0] == ADDR_DATA)__FALSE</pre> </td>
<td class='lineTable'>44 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegreen'>(reg_addr[7:0] == ADDR_DATA)__TRUE</pre> </td>
<td class='lineTable'>81 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(reg_addr[7:0] == ADDR_DATA)__FALSE</pre> </td>
<td class='lineTable'>44 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_togglecov'>
<button class='fileToggleCollapsible' id='button_file_togglecov'> <font size='4' color=#9999bb> &#8376; </font>
 Toggle Coverage of File 4 : /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv</button> 
<div class='fileToggleContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Toggle Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Toggles Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Score </th>
</tr>
<tr>
<td class='fileScoreTable'>15</td>
<td class='fileScoreTable'>9</td>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>60</td>
</tr>
</table>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Toggle Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Total Bits </font> </td>
<td class='fileScoreTable'> <font size='2'>464</font> </td>
<td class='fileScoreTable'> <font size='2'>331</font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>71.33</td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 0->1 </font> </td>
<td class='fileScoreTable'> <font size='2'>232</font> </td>
<td class='fileScoreTable'> <font size='2'>181 </font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>78.01</font> </td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 1->0 </font> </td>
<td class='fileScoreTable'> <font size='2'>232</font> </td>
<td class='fileScoreTable'> <font size='2'>150</font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>64.65</font> </td>
</tr>
</table>
<br clear=all>
<div class='toggleCoverageTable'>
<table class='lineTable' id='sortable1'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,0)'> LineNumber <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,1)'> Variable Type <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' onclick='sortTable(1,2)'> Variable <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 0->1 </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 1->0 </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>15</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of reg_we</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>16</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of reg_re</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>17</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'>reg_addr [2:30]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>17</td>
<td class='lineTable' style='color:white;opacity:0'>input wire</td>
<td class='lineTable'> <pre class='codered'>reg_addr [31]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>17</td>
<td class='lineTable' style='color:white;opacity:0'>input wire</td>
<td class='lineTable'> <pre class='codered'> All Other bits of reg_addr</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>18</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of reg_wdata</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>22</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codered'> All bits of rx_data</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>23</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of tx_full</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>24</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of tx_almost_full</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>25</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of rx_empty</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>26</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of rx_almost_empty</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>27</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of busy</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>28</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of done_intr</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>63</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr [0:2]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr [4:9]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr [11:15]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr [18:19]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr [21:22]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr [27:28]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr [30:31]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cr [10]</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cr [3]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cr [16]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cr [23:26]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>63</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of reg_cr</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>64</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr1 [0:6]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>64</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr1 [8:19]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>64</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cr1 [21:30]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>64</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cr1 [20]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>64</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cr1 [31]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>64</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of reg_cr1</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>65</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cs [0:6]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cs [8:12]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cs [14:15]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cs [17:20]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cs [24:25]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cs [27]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_cs [29]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cs [7]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cs [13]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cs [22:23]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cs [26]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_cs [30:31]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>65</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of reg_cs</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>66</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_fifo_ctrl [6]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_fifo_ctrl [11]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_fifo_ctrl [14:15]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_fifo_ctrl [21:22]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>reg_fifo_ctrl [30]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [4]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [8:9]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [12:13]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [16:18]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [20]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [24]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [27:29]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>reg_fifo_ctrl [31]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>66</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of reg_fifo_ctrl</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
</div>
</div>

<script type='text/javascript' src='jsCodeCov/fileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/checkdisplay.js'></script>
<script> function openFileContent(id) {document.getElementById(id).click();} </script>
<script> sortTable(1,0) </script>
</body>
</html>
