{"Nam Sung Kim": [0.9872660338878632, ["Cost-effective power delivery to support per-core voltage domains for power-constrained processors", ["Hamid Reza Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1145/2228360.2228372", "dac", 2012]], "Sung Kyu Lim": [0.9975332617759705, ["Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs", ["Xin Zhao", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228391", "dac", 2012], ["Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs", ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228419", "dac", 2012], ["Exploiting die-to-die thermal coupling in 3D IC placement", ["Krit Athikulwongse", "Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228495", "dac", 2012]], "Deokwoo Jung": [0.9935692250728607, ["Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters", ["Deokwoo Jung", "Andreas Savvides", "Athanasios Bamis"], "https://doi.org/10.1145/2228360.2228393", "dac", 2012]], "Moongon Jung": [0.9774841517210007, ["Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs", ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228419", "dac", 2012]], "Sunghyun Park": [0.9931042641401291, ["Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI", ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1145/2228360.2228431", "dac", 2012]], "Gi-Joon Nam": [0.9842500239610672, ["Guiding a physical design closure system to produce easier-to-route designs with more predictable timing", ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "https://doi.org/10.1145/2228360.2228442", "dac", 2012]], "Sang Phill Park": [0.9997978061437607, ["Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture", ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228447", "dac", 2012]], "Donghwa Shin": [0.9275272041559219, ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", "dac", 2012]], "Naehyuck Chang": [0.999998927116394, ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", "dac", 2012], ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Younghyun Kim": [0.998327910900116, ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Sangyoung Park": [0.9998955726623535, ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Seobin Jung": [0.9992655217647552, ["Variability-aware, discrete optimization for analog circuits", ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "https://doi.org/10.1145/2228360.2228456", "dac", 2012]], "Yunju Choi": [0.6578044444322586, ["Variability-aware, discrete optimization for analog circuits", ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "https://doi.org/10.1145/2228360.2228456", "dac", 2012]], "Jaeha Kim": [0.9453411847352982, ["Variability-aware, discrete optimization for analog circuits", ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "https://doi.org/10.1145/2228360.2228456", "dac", 2012]], "D. T. Lee": [50, ["An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chih-Hung Liu", "I-Che Chen", "D. T. Lee"], "https://doi.org/10.1145/2228360.2228471", "dac", 2012]], "Seungwook Paek": [0.9998532384634018, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Seok-Hwan Moon": [0.9999644160270691, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Jaehyeong Sim": [0.9993225634098053, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Lee-Sup Kim": [0.9903254508972168, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Junchul Choi": [0.9959099888801575, ["Executing synchronous dataflow graphs on a SPM-based multicore architecture", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", "dac", 2012]], "Hyunok Oh": [0.9975543171167374, ["Executing synchronous dataflow graphs on a SPM-based multicore architecture", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", "dac", 2012]], "Sungchan Kim": [0.9540324807167053, ["Executing synchronous dataflow graphs on a SPM-based multicore architecture", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", "dac", 2012]], "Soonhoi Ha": [1, ["Executing synchronous dataflow graphs on a SPM-based multicore architecture", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", "dac", 2012]], "Myung-Chul Kim": [0.9949226677417755, ["ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement", ["Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2228360.2228496", "dac", 2012]], "Heesoo Kim": [0.996008962392807, ["Early prediction of NBTI effects using RTL source code analysis", ["Jayanand Asok Kumar", "Kenneth M. Butler", "Heesoo Kim", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228506", "dac", 2012]], "Seokhyeong Kang": [0.9988771378993988, ["Accuracy-configurable adder for approximate arithmetic designs", ["Andrew B. Kahng", "Seokhyeong Kang"], "https://doi.org/10.1145/2228360.2228509", "dac", 2012]], "Ohyoung Jang": [0.9998649507761002, ["A hybrid NoC design for cache coherence optimization for chip multiprocessors", ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228511", "dac", 2012]], "Min Kyu Jeong": [0.9969374090433121, ["A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC", ["Min Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "Nigel C. Paver"], "https://doi.org/10.1145/2228360.2228513", "dac", 2012]], "Dongki Kim": [0.9071444720029831, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Sungkwang Lee": [0.9957822263240814, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Jaewoong Chung": [0.9996712952852249, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Daehyun Kim": [0.9972383975982666, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Dong Hyuk Woo": [0.9880758374929428, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Sungjoo Yoo": [1, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012], ["Write performance improvement by hiding R drift latency in phase-change RAM", ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228520", "dac", 2012]], "Sunggu Lee": [0.9173676669597626, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012], ["Write performance improvement by hiding R drift latency in phase-change RAM", ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228520", "dac", 2012]], "Youngsik Kim": [0.9722801744937897, ["Write performance improvement by hiding R drift latency in phase-change RAM", ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228520", "dac", 2012]], "Mingoo Seok": [0.985820859670639, ["Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits", ["Mingoo Seok"], "https://doi.org/10.1145/2228360.2228534", "dac", 2012]], "Sangwon Seo": [0.9838577955961227, ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012]], "Yongjun Park": [0.6659563928842545, ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012]], "Yoonmyung Lee": [0.9997580647468567, ["Circuit and system design guidelines for ultra-low power sensor nodes", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", "dac", 2012]], "Yejoong Kim": [0.9984713196754456, ["Circuit and system design guidelines for ultra-low power sensor nodes", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", "dac", 2012]], "Dongmin Yoon": [0.6328580230474472, ["Circuit and system design guidelines for ultra-low power sensor nodes", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", "dac", 2012]], "Sung Woo Chung": [1, ["Exploiting narrow-width values for process variation-tolerant 3-D microprocessors", ["Joonho Kong", "Sung Woo Chung"], "https://doi.org/10.1145/2228360.2228581", "dac", 2012]], "Yunsup Lee": [0.9917759001255035, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "Byunghoo Jung": [0.9994316399097443, ["Material implication in CMOS: a new kind of logic", ["Elkim Roa", "Wu-Hsin Chen", "Byunghoo Jung"], "https://doi.org/10.1145/2228360.2228592", "dac", 2012]]}