#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun  6 18:38:18 2021
# Process ID: 9456
# Current directory: D:/Xilinx/Vivado/projects/ROM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11828 D:\Xilinx\Vivado\projects\ROM\ROM.xpr
# Log file: D:/Xilinx/Vivado/projects/ROM/vivado.log
# Journal file: D:/Xilinx/Vivado/projects/ROM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Vivado/projects/ROM/ROM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 779.648 ; gain = 129.527
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado/projects/ROM/ROM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado/projects/ROM/ROM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 800.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado/projects/ROM/ROM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 42fd31a591924af0a9e7cf81d2ea345e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 800.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado/projects/ROM/ROM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 800.363 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 800.363 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Jun  6 18:43:04 2021] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1214.859 ; gain = 401.605
place_ports clk R15
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Jun  6 18:45:52 2021] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jun  6 18:47:09 2021] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'net'. [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc:28]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port
Finished Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property CLOCK_DEDICATED_ROUTE FALSE {get_nets {clk}]
#
set_property PACKAGE_PIN P5 [get_ports reset]' found in constraint file. [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc:29]
Finished Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property CLOCK_DEDICATED_ROUTE FALSE {get_nets {clk}]

set_property PACKAGE_PIN P5 [get_ports reset]' found in constraint file. [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc:29]
Finished Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jun  6 18:51:56 2021] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1/runme.log
[Sun Jun  6 18:51:56 2021] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property CLOCK_DEDICATED_ROUTE FALSE {get_nets {clk_IBUF}]

set_property PACKAGE_PIN P5 [get_ports reset]' found in constraint file. [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc:29]
Finished Parsing XDC File [D:/Xilinx/Vivado/projects/ROM/ROM.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jun  6 19:05:36 2021] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1/runme.log
[Sun Jun  6 19:05:36 2021] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jun  6 19:08:44 2021] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1/runme.log
[Sun Jun  6 19:08:44 2021] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jun  6 19:09:56 2021] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/synth_1/runme.log
[Sun Jun  6 19:09:56 2021] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado/projects/ROM/ROM.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  6 19:12:23 2021...
