// Seed: 4266808412
module module_0 ();
  reg id_1;
  reg id_2;
  assign id_1 = 1;
  always @(id_2 or posedge ~id_1) begin
    id_1 <= id_2;
    $display(1, 1, 1, 1 == 1, 1);
  end
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wand id_2,
    input wire id_3,
    output wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    input tri id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    output tri id_15,
    output logic id_16,
    input tri id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output tri id_21,
    output wor id_22,
    output tri1 id_23,
    input tri id_24,
    output wand id_25,
    input supply1 id_26,
    input wand id_27,
    output wire id_28
);
  always @(posedge 1) begin
    if (1 & id_3) disable id_30;
    else id_16 <= 1;
  end
  module_0();
endmodule
