
---------- Begin Simulation Statistics ----------
final_tick                               847624574000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88962                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    89249                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11448.83                       # Real time elapsed on the host
host_tick_rate                               74035933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018512240                       # Number of instructions simulated
sim_ops                                    1021793896                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.847625                       # Number of seconds simulated
sim_ticks                                847624574000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.455314                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              118454654                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           137012577                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11379989                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188519168                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17106475                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17219887                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          113412                       # Number of indirect misses.
system.cpu0.branchPred.lookups              240256767                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662358                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819900                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7225984                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221017148                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29509828                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70769739                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416866                       # Number of instructions committed
system.cpu0.commit.committedOps             893238981                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1530027573                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.583806                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.407456                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1118651785     73.11%     73.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    240813669     15.74%     88.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     58267438      3.81%     92.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     55887082      3.65%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14765796      0.97%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5008697      0.33%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1819049      0.12%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5304229      0.35%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29509828      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1530027573                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341623                       # Number of function calls committed.
system.cpu0.commit.int_insts                863527151                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414899                       # Number of loads committed
system.cpu0.commit.membars                    1641866                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641875      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491125325     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234787     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109763172     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238981                       # Class of committed instruction
system.cpu0.commit.refs                     390997994                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416866                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238981                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.868289                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.868289                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            193951268                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4158428                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117207389                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             980311211                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               640929506                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                698797759                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7234488                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10223470                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3325675                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  240256767                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                176343865                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    897466597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4972019                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1001504450                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          213                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22777050                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144100                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         635383203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         135561129                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.600677                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1544238696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.650698                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.888848                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               821575974     53.20%     53.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               541161159     35.04%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111807204      7.24%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                52879633      3.42%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7470618      0.48%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6228470      0.40%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1443920      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643328      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28390      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1544238696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      123053562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7267171                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228647236                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.564623                       # Inst execution rate
system.cpu0.iew.exec_refs                   420931149                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 116770289                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              163205235                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310405791                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1974569                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2689736                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           120490428                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          963994607                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            304160860                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3346864                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            941390984                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1040289                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2424470                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7234488                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4307292                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17712008                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11850                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8829                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5275578                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29990892                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9907333                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8829                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       874028                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6393143                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                389932702                       # num instructions consuming a value
system.cpu0.iew.wb_count                    933298896                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856404                       # average fanout of values written-back
system.cpu0.iew.wb_producers                333939923                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.559769                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     933331556                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1148387557                       # number of integer regfile reads
system.cpu0.int_regfile_writes              595496305                       # number of integer regfile writes
system.cpu0.ipc                              0.535249                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.535249                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643412      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            510673902     54.05%     54.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839402      0.83%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639160      0.17%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           306026715     32.39%     87.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          116915191     12.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             944737849                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1000141                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001059                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 173957     17.39%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                714754     71.47%     88.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               111427     11.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             944094508                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3434773145                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933298829                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1034757841                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 958091934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                944737849                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5902673                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70755622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            58748                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3436409                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32183492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1544238696                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611782                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800795                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          851626506     55.15%     55.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          485396016     31.43%     86.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          172242223     11.15%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           28762750      1.86%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3263217      0.21%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2401157      0.16%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             372844      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             118444      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              55539      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1544238696                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.566630                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14605071                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2522897                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310405791                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          120490428                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1545                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1667292258                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27956987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170988856                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168251                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3185790                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               648567771                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7322117                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5938                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1186196976                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             973661693                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          624252974                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                693658134                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12445667                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7234488                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23511499                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                55084718                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1186196920                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        277948                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4658                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8819947                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4655                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2464507147                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1942233872                       # The number of ROB writes
system.cpu0.timesIdled                       20102777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1501                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.553140                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11139007                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13173972                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2940071                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17943857                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            256768                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         372348                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          115580                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20446883                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24294                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819660                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2016487                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298959                       # Number of branches committed
system.cpu1.commit.bw_lim_events               750746                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29876016                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41841902                       # Number of instructions committed
system.cpu1.commit.committedOps              42661767                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233814268                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182460                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.779025                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    214238973     91.63%     91.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9795917      4.19%     95.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3720288      1.59%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3372009      1.44%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1102532      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       188291      0.08%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       566888      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        78624      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       750746      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233814268                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317275                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40176605                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551670                       # Number of loads committed
system.cpu1.commit.membars                    1639395                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639395      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24985888     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371330     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665013      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42661767                       # Class of committed instruction
system.cpu1.commit.refs                      16036355                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41841902                       # Number of Instructions Simulated
system.cpu1.committedOps                     42661767                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.720802                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.720802                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            179307460                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               928655                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10028342                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82160502                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15642957                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39553789                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2017497                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2192388                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2224416                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20446883                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11343738                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    221947156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               567096                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      94056551                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5882162                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.085420                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13857881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11395775                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.392935                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         238746119                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.407657                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.918754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181983019     76.22%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33355856     13.97%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14573226      6.10%     96.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4917821      2.06%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  915560      0.38%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1653139      0.69%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1316815      0.55%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3470      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27213      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           238746119                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         623133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2058276                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13329718                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219256                       # Inst execution rate
system.cpu1.iew.exec_refs                    18206072                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5274576                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157596324                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19891266                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2025962                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1659522                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8204465                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72520738                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12931496                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1652164                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52483238                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                980872                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               709597                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2017497                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2337046                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          222886                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10705                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2145                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1879                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8339596                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3719780                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2145                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       626044                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1432232                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26723892                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51609885                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785445                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20990155                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.215608                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51636484                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67667526                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32405991                       # number of integer regfile writes
system.cpu1.ipc                              0.174801                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174801                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639611      3.03%      3.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33790787     62.42%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14105681     26.06%     91.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4599171      8.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54135402                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     923200                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017054                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 147848     16.01%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                678151     73.46%     89.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97198     10.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53418976                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         348002876                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51609873                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102380724                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66458010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54135402                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6062728                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29858970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62780                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3603043                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21066030                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    238746119                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.226749                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652382                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          203183118     85.10%     85.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24129014     10.11%     95.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6985451      2.93%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2692945      1.13%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1215471      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             266115      0.11%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             179893      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              68062      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26050      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      238746119                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226159                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12920506                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2351923                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19891266                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8204465                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu1.numCycles                       239369252                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1455873362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              164198409                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27213042                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3525663                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18337139                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                711806                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7213                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98334094                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77735051                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49596863                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38299443                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10959062                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2017497                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15872522                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22383821                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98334082                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21109                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               828                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9248781                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           828                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   305600239                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150012961                       # The number of ROB writes
system.cpu1.timesIdled                          35433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.794522                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11629277                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13714656                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3366845                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17678279                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            258549                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         363575                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          105026                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20321988                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25084                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819644                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2217484                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10228588                       # Number of branches committed
system.cpu2.commit.bw_lim_events               727568                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459625                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30112983                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41650652                       # Number of instructions committed
system.cpu2.commit.committedOps              42470489                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    233599069                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181809                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775341                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    214046138     91.63%     91.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9789492      4.19%     95.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3735716      1.60%     97.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3375668      1.45%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1082560      0.46%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       199817      0.09%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       562078      0.24%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        80032      0.03%     99.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       727568      0.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    233599069                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318094                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39993992                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11488726                       # Number of loads committed
system.cpu2.commit.membars                    1639359                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639359      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24869400     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12308370     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653219      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42470489                       # Class of committed instruction
system.cpu2.commit.refs                      15961601                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41650652                       # Number of Instructions Simulated
system.cpu2.committedOps                     42470489                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.748362                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.748362                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            177071115                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1155267                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10275553                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              83050832                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17011470                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40220780                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2218539                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2229096                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2234932                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20321988                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12747579                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219932711                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               771754                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      93807893                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6735800                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.084879                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15456192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11887826                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.391808                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         238756836                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.406683                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.918729                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181969932     76.22%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33545368     14.05%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14471375      6.06%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4997408      2.09%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  912315      0.38%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1250536      0.52%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1579889      0.66%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3378      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26635      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           238756836                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         666207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2260220                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13304242                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.218910                       # Inst execution rate
system.cpu2.iew.exec_refs                    18142771                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5243522                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              156149118                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19859617                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2038835                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1701008                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8183155                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           72566811                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12899249                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1668062                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             52412161                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1181210                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               762709                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2218539                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2691236                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        39630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          217375                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10838                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2299                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1838                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8370891                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3710280                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2299                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       613945                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1646275                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 26582057                       # num instructions consuming a value
system.cpu2.iew.wb_count                     51531196                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788056                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20948148                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.215231                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      51557163                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67587893                       # number of integer regfile reads
system.cpu2.int_regfile_writes               32384467                       # number of integer regfile writes
system.cpu2.ipc                              0.173963                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.173963                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639579      3.03%      3.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33797340     62.49%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14072614     26.02%     91.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4570542      8.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              54080223                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     916308                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016943                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 141346     15.43%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                676650     73.85%     89.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                98309     10.73%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              53356937                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         347894141                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     51531184                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        102664219                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  66469744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 54080223                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6097067                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30096321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            60578                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3637442                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21166009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    238756836                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.226508                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.652044                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203260302     85.13%     85.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           24047926     10.07%     95.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6988052      2.93%     98.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2700644      1.13%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1231288      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             261920      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             173987      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66149      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26568      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      238756836                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.225877                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12911033                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2359821                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19859617                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8183155                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu2.numCycles                       239423043                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1455819868                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              162319032                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27104470                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3552647                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19950735                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                556631                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8661                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             98304703                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77870853                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49973796                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38878732                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11065674                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2218539                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15368232                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22869326                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        98304691                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21566                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               854                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  8239468                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           847                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   305453816                       # The number of ROB reads
system.cpu2.rob.rob_writes                  150330673                       # The number of ROB writes
system.cpu2.timesIdled                          34148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.104067                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11576865                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12046176                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3125163                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         18850348                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            237522                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         352776                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          115254                       # Number of indirect misses.
system.cpu3.branchPred.lookups               21387291                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22036                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819639                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2233332                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10575432                       # Number of branches committed
system.cpu3.commit.bw_lim_events               657345                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459645                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       30473363                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42602820                       # Number of instructions committed
system.cpu3.commit.committedOps              43422659                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    236099837                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.183917                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.772115                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215935264     91.46%     91.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10146825      4.30%     95.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3819795      1.62%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3467433      1.47%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1167960      0.49%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       212501      0.09%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       608158      0.26%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        84556      0.04%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       657345      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    236099837                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292238                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40884184                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836293                       # Number of loads committed
system.cpu3.commit.membars                    1639350                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639350      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25390648     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655932     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736588      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43422659                       # Class of committed instruction
system.cpu3.commit.refs                      16392532                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42602820                       # Number of Instructions Simulated
system.cpu3.committedOps                     43422659                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.675748                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.675748                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            179520090                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               895827                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10324715                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              84752063                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15786686                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41463692                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2234330                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1538078                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2259371                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   21387291                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11090098                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    224827220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               619973                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      97850477                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6252322                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.088449                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13310787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11814387                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.404670                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         241264169                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.419518                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.918428                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181943710     75.41%     75.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                34459406     14.28%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15870567      6.58%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5113782      2.12%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  870612      0.36%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1901955      0.79%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1074692      0.45%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3175      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26270      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           241264169                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         538705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2279321                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13646712                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222336                       # Inst execution rate
system.cpu3.iew.exec_refs                    18823401                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5380025                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              157306773                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20440573                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1984282                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          2001159                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8252019                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           73869711                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13443376                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1833339                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53761527                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                926043                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               950474                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2234330                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2522499                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        45681                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          231247                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13288                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2056                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1657                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8604280                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3695780                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2056                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       793254                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1486067                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26925368                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52764354                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.786550                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21178155                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218212                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52795006                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                69244812                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33124362                       # number of integer regfile writes
system.cpu3.ipc                              0.176188                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.176188                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639578      2.95%      2.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34585456     62.21%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14654421     26.36%     91.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4715266      8.48%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55594866                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     927772                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016688                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 141901     15.29%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686753     74.02%     89.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99115     10.68%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54883045                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         353446887                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52764342                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        104317722                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67932272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55594866                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5937439                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       30447051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            65241                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3477794                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     21245367                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    241264169                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230432                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.655129                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204512039     84.77%     84.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           25220186     10.45%     95.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6962064      2.89%     98.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2768747      1.15%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1257582      0.52%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             271390      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176172      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              67911      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28078      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      241264169                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229918                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12988514                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2372028                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20440573                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8252019                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu3.numCycles                       241802874                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1453440135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              164175111                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27614071                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3552295                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18518363                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                746038                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6764                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            101109716                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              80093704                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           51158760                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39987841                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11214106                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2234330                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16321149                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                23544689                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       101109704                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27375                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               871                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9501614                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           872                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   309337188                       # The number of ROB reads
system.cpu3.rob.rob_writes                  152961534                       # The number of ROB writes
system.cpu3.timesIdled                          26331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4116454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8172159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       703000                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        63799                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58209697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3593721                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116843231                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3657520                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1234036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2992768                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1062846                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              863                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            540                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2881013                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2880977                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1234036                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            92                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12287171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12287171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    454897984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               454897984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1305                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4116544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4116544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4116544                       # Request fanout histogram
system.membus.respLayer1.occupancy        22210070500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21366448254                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5553530251.908397                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31854600905.032185                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 258337485000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   120112111000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 727512463000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12682486                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12682486                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12682486                       # number of overall hits
system.cpu2.icache.overall_hits::total       12682486                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        65093                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         65093                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        65093                       # number of overall misses
system.cpu2.icache.overall_misses::total        65093                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1248579500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1248579500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1248579500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1248579500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12747579                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12747579                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12747579                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12747579                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005106                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005106                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005106                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005106                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19181.471126                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19181.471126                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19181.471126                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19181.471126                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           41                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           41                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        53506                       # number of writebacks
system.cpu2.icache.writebacks::total            53506                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        11555                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        11555                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        11555                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        11555                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        53538                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        53538                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        53538                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        53538                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    986189000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    986189000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    986189000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    986189000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004200                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004200                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004200                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004200                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18420.355635                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18420.355635                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18420.355635                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18420.355635                       # average overall mshr miss latency
system.cpu2.icache.replacements                 53506                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12682486                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12682486                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        65093                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        65093                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1248579500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1248579500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12747579                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12747579                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005106                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005106                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19181.471126                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19181.471126                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        11555                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        11555                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        53538                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        53538                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    986189000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    986189000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18420.355635                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18420.355635                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.138290                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12461980                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            53506                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           232.908085                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400670000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.138290                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973072                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973072                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25548696                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25548696                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13547284                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13547284                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13547284                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13547284                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2593834                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2593834                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2593834                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2593834                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 344947741704                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 344947741704                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 344947741704                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 344947741704                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16141118                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16141118                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16141118                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16141118                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160697                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160697                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160697                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160697                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132987.593541                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132987.593541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132987.593541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132987.593541                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2428406                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       368620                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38484                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4531                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.101705                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.355109                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012962                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012962                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1988055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1988055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1988055                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1988055                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605779                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605779                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  71030725273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  71030725273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  71030725273                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  71030725273                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037530                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037530                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037530                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037530                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117255.179320                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117255.179320                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117255.179320                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117255.179320                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012962                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10973696                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10973696                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1514593                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1514593                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 161666381500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 161666381500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12488289                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12488289                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.121281                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.121281                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106739.157978                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106739.157978                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1218461                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1218461                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296132                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296132                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31707716500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31707716500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023713                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023713                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 107072.915119                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107072.915119                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2573588                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2573588                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1079241                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1079241                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 183281360204                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 183281360204                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652829                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652829                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295453                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295453                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 169824.311904                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 169824.311904                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       769594                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       769594                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309647                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309647                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39323008773                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39323008773                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084769                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084769                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126993.023582                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126993.023582                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          349                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          349                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          179                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3472000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3472000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.339015                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.339015                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19396.648045                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19396.648045                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           76                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           76                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          103                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2676500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2676500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.195076                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.195076                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 25985.436893                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25985.436893                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       920000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       920000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.461749                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.461749                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5443.786982                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5443.786982                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       777000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       777000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.445355                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.445355                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4766.871166                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4766.871166                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       289000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       289000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       269000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       269000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400905                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400905                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418739                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418739                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44833906500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44833906500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819644                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819644                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510879                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510879                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107068.857928                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107068.857928                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418738                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418738                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44415167500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44415167500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510878                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510878                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106069.111234                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106069.111234                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.308497                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14973245                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024384                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.616828                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400681500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.308497                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.915891                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.915891                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34947723                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34947723                       # Number of data accesses
system.cpu3.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5764406777.777778                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32472728359.945415                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 258337488000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   121309320000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 726315254000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11040447                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11040447                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11040447                       # number of overall hits
system.cpu3.icache.overall_hits::total       11040447                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        49651                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         49651                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        49651                       # number of overall misses
system.cpu3.icache.overall_misses::total        49651                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    969275000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    969275000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    969275000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    969275000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11090098                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11090098                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11090098                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11090098                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004477                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004477                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004477                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004477                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 19521.761898                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19521.761898                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 19521.761898                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19521.761898                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40936                       # number of writebacks
system.cpu3.icache.writebacks::total            40936                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8683                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8683                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8683                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8683                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        40968                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40968                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        40968                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40968                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    780166500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    780166500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    780166500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    780166500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003694                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003694                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003694                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003694                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 19043.314294                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19043.314294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 19043.314294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19043.314294                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40936                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11040447                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11040447                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        49651                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        49651                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    969275000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    969275000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11090098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11090098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004477                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004477                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 19521.761898                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19521.761898                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8683                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8683                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        40968                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40968                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    780166500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    780166500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003694                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003694                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 19043.314294                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19043.314294                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.138081                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10973621                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40936                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           268.067740                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        407961000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.138081                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973065                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973065                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22221164                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22221164                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14054528                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14054528                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14054528                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14054528                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2658318                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2658318                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2658318                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2658318                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 344676288987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 344676288987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 344676288987                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 344676288987                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16712846                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16712846                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16712846                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16712846                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.159058                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159058                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.159058                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.159058                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 129659.539975                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129659.539975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 129659.539975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129659.539975                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2595746                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       564678                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            42337                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6723                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.311524                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.991968                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024892                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024892                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2044672                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2044672                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2044672                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2044672                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613646                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613646                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613646                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613646                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  71280255459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  71280255459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  71280255459                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71280255459                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036717                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036717                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036717                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036717                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 116158.592183                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116158.592183                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 116158.592183                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116158.592183                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024892                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11408913                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11408913                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1567761                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1567761                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 159448633500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 159448633500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12976674                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12976674                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120814                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120814                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101704.681709                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101704.681709                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1268006                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1268006                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31432240500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31432240500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104859.770479                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104859.770479                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2645615                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2645615                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1090557                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1090557                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 185227655487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 185227655487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736172                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736172                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291892                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291892                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 169846.835596                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 169846.835596                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       776666                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       776666                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313891                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313891                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39848014959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39848014959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.084014                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084014                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126948.574375                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126948.574375                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          370                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          370                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          176                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3739000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3739000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.322344                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.322344                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21244.318182                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21244.318182                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           71                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           71                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2623500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2623500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.192308                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.192308                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 24985.714286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24985.714286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1225000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1225000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.437340                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.437340                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7163.742690                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7163.742690                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1083000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1083000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.419437                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.419437                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6603.658537                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6603.658537                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       196500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       196500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396479                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396479                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423160                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423160                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45010073500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45010073500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819639                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819639                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516276                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516276                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106366.559930                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106366.559930                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423160                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423160                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44586913500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44586913500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516276                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516276                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105366.559930                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105366.559930                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.542728                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15488486                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036632                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.941161                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        407972500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.542728                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.860710                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.860710                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36103506                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36103506                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    873656343.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2813039300.368516                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11345810500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   833646072500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13978501500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    149276245                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       149276245                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    149276245                       # number of overall hits
system.cpu0.icache.overall_hits::total      149276245                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27067620                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27067620                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27067620                       # number of overall misses
system.cpu0.icache.overall_misses::total     27067620                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 353860831997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 353860831997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 353860831997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 353860831997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    176343865                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    176343865                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    176343865                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    176343865                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.153493                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.153493                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.153493                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.153493                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13073.215598                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13073.215598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13073.215598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13073.215598                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3603                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.981132                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23855161                       # number of writebacks
system.cpu0.icache.writebacks::total         23855161                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3212425                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3212425                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3212425                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3212425                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23855195                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23855195                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23855195                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23855195                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 303313223499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 303313223499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 303313223499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 303313223499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135277                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135277                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135277                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135277                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12714.766050                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12714.766050                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12714.766050                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12714.766050                       # average overall mshr miss latency
system.cpu0.icache.replacements              23855161                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    149276245                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      149276245                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27067620                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27067620                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 353860831997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 353860831997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    176343865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    176343865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.153493                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.153493                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13073.215598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13073.215598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3212425                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3212425                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23855195                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23855195                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 303313223499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 303313223499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135277                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135277                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12714.766050                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12714.766050                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999927                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          173131209                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23855161                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.257600                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        376542923                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       376542923                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    351063179                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       351063179                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    351063179                       # number of overall hits
system.cpu0.dcache.overall_hits::total      351063179                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39592416                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39592416                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39592416                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39592416                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 947204521113                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 947204521113                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 947204521113                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 947204521113                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    390655595                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    390655595                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    390655595                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    390655595                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101349                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101349                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101349                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101349                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23923.887876                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23923.887876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23923.887876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23923.887876                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4101460                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       181112                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            72711                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2262                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.407696                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.067197                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31341112                       # number of writebacks
system.cpu0.dcache.writebacks::total         31341112                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8658707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8658707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8658707                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8658707                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30933709                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30933709                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30933709                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30933709                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 495064117601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 495064117601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 495064117601                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 495064117601                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079184                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079184                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079184                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079184                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16004.033580                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16004.033580                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16004.033580                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16004.033580                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31341112                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    250099815                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      250099815                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30795573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30795573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 577927930000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 577927930000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    280895388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    280895388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109634                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109634                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18766.591224                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18766.591224                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4737825                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4737825                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26057748                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26057748                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 362701256000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 362701256000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13919.132843                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13919.132843                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100963364                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100963364                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8796843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8796843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 369276591113                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 369276591113                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109760207                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109760207                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.080146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.080146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41978.308708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41978.308708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3920882                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3920882                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 132362861601                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 132362861601                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044424                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044424                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27146.004983                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27146.004983                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1269                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1269                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     86902500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     86902500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411746                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411746                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 68481.087470                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68481.087470                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1235                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1235                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011032                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011032                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 32617.647059                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32617.647059                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2806                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2806                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1153500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1153500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2988                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2988                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.060910                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.060910                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6337.912088                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6337.912088                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       976500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       976500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.059572                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.059572                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5485.955056                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5485.955056                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403074                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403074                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416826                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416826                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45143060500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45143060500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819900                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819900                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508386                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508386                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108301.930542                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108301.930542                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44726234500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44726234500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508386                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508386                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107301.930542                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107301.930542                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970168                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382821129                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31350310                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.211080                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970168                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        814313470                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       814313470                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23808584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30066063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               50817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               90526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               50144                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               88072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               38043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               88806                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54281055                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23808584                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30066063                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              50817                       # number of overall hits
system.l2.overall_hits::.cpu1.data              90526                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              50144                       # number of overall hits
system.l2.overall_hits::.cpu2.data              88072                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              38043                       # number of overall hits
system.l2.overall_hits::.cpu3.data              88806                       # number of overall hits
system.l2.overall_hits::total                54281055                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             46610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1274564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2862                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926745                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            924713                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2925                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936334                       # number of demand (read+write) misses
system.l2.demand_misses::total                4118147                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            46610                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1274564                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2862                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926745                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3394                       # number of overall misses
system.l2.overall_misses::.cpu2.data           924713                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2925                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936334                       # number of overall misses
system.l2.overall_misses::total               4118147                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3931647500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142313162000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    276962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112396323000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    328229500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 112443497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    284521500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112857939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     484832281500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3931647500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142313162000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    276962000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112396323000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    328229500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 112443497000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    284521500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112857939000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    484832281500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23855194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31340627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1017271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           53538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           40968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1025140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58399202                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23855194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31340627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1017271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          53538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          40968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1025140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58399202                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.040668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.053317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.911011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.063394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.913040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.071397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.913372                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070517                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.040668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.053317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.911011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.063394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.913040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.071397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.913372                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070517                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84352.016735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111656.348367                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96772.187282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121280.743894                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96708.750737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121598.265624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97272.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120531.710907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117730.688463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84352.016735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111656.348367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96772.187282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121280.743894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96708.750737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121598.265624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97272.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120531.710907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117730.688463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2992768                       # number of writebacks
system.l2.writebacks::total                   2992768                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            553                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3133                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           553                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3133                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        46507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1274293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4115014                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        46507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1274293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4115014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3459501002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 129551160501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    219523000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103095826500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    268130501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 103160986500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    232946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103462162001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 443450236005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3459501002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 129551160501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    219523000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103095826500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    268130501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 103160986500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    232946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103462162001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 443450236005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.040659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.045400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.910514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.055792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.912494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.062732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.912871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.040659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.045400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.910514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.055792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.912494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.062732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.912871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070464                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74386.673017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101665.127644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90079.195732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111305.857883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89765.818882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111626.759977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90640.466926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110557.640832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107763.967754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74386.673017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101665.127644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90079.195732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111305.857883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89765.818882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111626.759977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90640.466926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110557.640832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107763.967754                       # average overall mshr miss latency
system.l2.replacements                        7711602                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8418733                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8418733                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8418733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8418733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49673291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49673291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49673291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49673291                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  134                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 83                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       361000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       422000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              217                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.975000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.300000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.158730                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.296296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.382488                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9256.410256                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1694.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5084.337349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       787000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       367000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       203000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       320500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1677500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.975000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.158730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.296296                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.382488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20179.487179                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20031.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20210.843373                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.516129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.208333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.441176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.490385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       313000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       320000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       105000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       313000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1051000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.516129                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.208333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.441176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.490385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20866.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20866.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20607.843137                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4465120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4570733                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         825820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2880977                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94632683500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82147178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81960467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82636832000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341377160500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7451710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.156082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.951297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.950506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114592.385144                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120299.944498                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120114.995237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119771.509405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118493.538997                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       825820                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2880977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86374483500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75318648000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75136967000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75737292000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 312567390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.156082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.951297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.950506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104592.385144                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110299.944498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110114.995237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109771.509405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108493.538997                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23808584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         50817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         50144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         38043                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23947588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        46610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2862                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3931647500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    276962000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    328229500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    284521500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4821360500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23855194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        53538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        40968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24003379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.053317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.063394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.071397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84352.016735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96772.187282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96708.750737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97272.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86418.248463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          425                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          407                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          355                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1290                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        46507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2437                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2570                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3459501002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    219523000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    268130501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    232946000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4180100503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.045400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.055792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.062732                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74386.673017                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90079.195732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89765.818882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90640.466926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76697.684501                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25600943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        55566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        53346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        52879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25762734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       448744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1181379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47680478500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30249145000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30483030000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30221107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 138633760500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26049687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       299458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       299259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26944113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.814445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.819600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.823300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106253.183329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124026.802847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125774.272476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122660.552805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117349.098384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          271                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          506                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          553                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1843                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       448473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       241810                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       245867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1179536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43176677001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27777178500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  28024019500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27724870001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126702745002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.812755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.817730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.821586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96274.863818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114128.086661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115892.723626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112763.689316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107417.446353                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              92                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            97                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.864865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.948454                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       627500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       539500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       295500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       351000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1813500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.864865                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.948454                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19609.375000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19981.481481                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19700                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19711.956522                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999866                       # Cycle average of tags in use
system.l2.tags.total_refs                   116488111                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7711607                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.105556                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.827072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.209918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.806424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.039816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.268863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.047810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.262924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.039385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.497654                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.466048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.097030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.371975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.023401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1871577975                       # Number of tag accesses
system.l2.tags.data_accesses               1871577975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2976384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81554752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        155968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59279296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        191168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59146240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        164480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59892544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          263360832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2976384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       155968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       191168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       164480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3488000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191537152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191537152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          46506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1274293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4115013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2992768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2992768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3511441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         96215653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           184006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69935792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           225534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         69778817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           194048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         70659282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310704574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3511441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       184006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       225534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       194048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4115029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225969324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225969324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225969324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3511441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        96215653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          184006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69935792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          225534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        69778817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          194048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        70659282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            536673898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2983625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     46506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1259236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003471100500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8683297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2809577                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4115013                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2992768                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4115013                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2992768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29791                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9143                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            221869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            370692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            253875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            253525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            285676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            285151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           246147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           250645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           222126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            188794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167865                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 195131379250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20426110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            271729291750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47765.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66515.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1386838                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597172                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4115013                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2992768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1177323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  848808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  455866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  123358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 117852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 200915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 207510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 187840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 192695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4084797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.752514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.025078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.473827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3084105     75.50%     75.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       733441     17.96%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       101792      2.49%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43362      1.06%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22851      0.56%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14577      0.36%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10832      0.27%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8570      0.21%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65267      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4084797                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.111844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.757106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.272902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184748    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.583279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172269     93.24%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              765      0.41%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9131      4.94%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1960      1.06%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              464      0.25%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              124      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              261454208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1906624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190950400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               263360832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191537152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       308.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  847624483500                       # Total gap between requests
system.mem_ctrls.avgGap                     119253.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2976384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80591104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       155968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59013120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       191168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58855040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       164480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59506944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190950400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3511441.375459697098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 95078772.456637144089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 184005.991312847415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69621766.298625499010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 225533.810443773196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 69435268.638164803386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 194048.173029962200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 70204363.848469540477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225277093.016418367624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        46506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1274293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2992768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1530656000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76549869500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    116654750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64371752000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    141902250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64525726000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    124568250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64368163000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20400981943250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32913.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60072.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47868.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69497.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47506.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69820.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48470.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68782.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6816760.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14492307900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7702817760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13889163540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7647696720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     66910325040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164369248710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     187071627360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       462083187030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.150767                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 484272738750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28303860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 335047975250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14673249780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7798986855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15279321540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7926695280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     66910325040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     308959780710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65311179360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       486859538565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.381104                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 166461565250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28303860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 652859148750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5429453552.238806                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31503284389.823597                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 258337532000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120077798000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 727546776000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11280066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11280066                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11280066                       # number of overall hits
system.cpu1.icache.overall_hits::total       11280066                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        63672                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         63672                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        63672                       # number of overall misses
system.cpu1.icache.overall_misses::total        63672                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1138512500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1138512500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1138512500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1138512500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11343738                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11343738                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11343738                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11343738                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005613                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005613                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005613                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005613                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17880.897412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17880.897412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17880.897412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17880.897412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53647                       # number of writebacks
system.cpu1.icache.writebacks::total            53647                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9993                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9993                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9993                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9993                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53679                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53679                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53679                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53679                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    943489500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    943489500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    943489500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    943489500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004732                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004732                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004732                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004732                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17576.510367                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17576.510367                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17576.510367                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17576.510367                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53647                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11280066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11280066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        63672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        63672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1138512500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1138512500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11343738                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11343738                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005613                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005613                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17880.897412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17880.897412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9993                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9993                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53679                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53679                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    943489500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    943489500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17576.510367                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17576.510367                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.138541                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11178642                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53647                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.374038                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393253000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.138541                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973079                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973079                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22741155                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22741155                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13593152                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13593152                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13593152                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13593152                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2590078                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2590078                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2590078                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2590078                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 340197322988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 340197322988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 340197322988                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 340197322988                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16183230                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16183230                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16183230                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16183230                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.160047                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.160047                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.160047                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.160047                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131346.362151                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131346.362151                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131346.362151                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131346.362151                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2474070                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       258338                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39363                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3144                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.852679                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.168575                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1016866                       # number of writebacks
system.cpu1.dcache.writebacks::total          1016866                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1980064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1980064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1980064                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1980064                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       610014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       610014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       610014                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       610014                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70833123886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70833123886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70833123886                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70833123886                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037694                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037694                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037694                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037694                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116117.210238                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116117.210238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116117.210238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116117.210238                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1016866                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11008932                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11008932                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1509687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1509687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 157873882500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 157873882500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12518619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12518619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120595                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120595                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104573.916646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104573.916646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1209769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1209769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299918                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299918                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31513061000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31513061000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105072.256417                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105072.256417                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2584220                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2584220                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1080391                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1080391                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 182323440488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 182323440488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664611                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664611                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294817                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294817                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 168756.904202                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 168756.904202                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       770295                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       770295                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310096                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310096                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39320062886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39320062886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084619                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084619                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126799.645548                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126799.645548                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4021000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4021000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.340866                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.340866                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22215.469613                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22215.469613                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          108                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2882500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2882500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.203390                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.203390                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26689.814815                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26689.814815                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1150000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1150000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.425068                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.425068                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7371.794872                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7371.794872                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1019000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1019000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419619                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419619                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6616.883117                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6616.883117                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       186500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       186500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       163500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       163500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401774                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401774                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417886                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417886                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45025559500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45025559500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819660                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819660                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509828                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509828                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107746.034804                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107746.034804                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417886                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417886                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44607673500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44607673500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509828                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509828                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106746.034804                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106746.034804                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.511370                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15023425                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1027764                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.617582                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393264500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.511370                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.890980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35035368                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35035368                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 847624574000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50949784                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11411501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49980324                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4718834                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             997                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           593                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1590                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           66                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7492634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7492634                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24003379                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26946408                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           97                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           97                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71565548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     94032576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       161005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3062418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       160582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3050640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       122872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3087209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175242850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053462656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4011631168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6868864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130184192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6850816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129647616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5241856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131201344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7475088512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7756156                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194307392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66155776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.301354                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61984746     93.70%     93.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3874233      5.86%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  98578      0.15%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 156740      0.24%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  41479      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66155776                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116820684975                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1537832358                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          80590331                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1556125565                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          61679452                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       47026688939                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35788499044                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1542869382                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          80802308                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1063665582000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181481                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740360                       # Number of bytes of host memory used
host_op_rate                                   181961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6900.21                       # Real time elapsed on the host
host_tick_rate                               31309331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1252258423                       # Number of instructions simulated
sim_ops                                    1255569344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.216041                       # Number of seconds simulated
sim_ticks                                216041008000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.733722                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10627779                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            10656154                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           473573                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11116090                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             12897                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15277                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2380                       # Number of indirect misses.
system.cpu0.branchPred.lookups               11255768                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1702                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          7129                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           471472                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7999810                       # Number of branches committed
system.cpu0.commit.bw_lim_events               889522                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22458                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8249643                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            58555456                       # Number of instructions committed
system.cpu0.commit.committedOps              58562575                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    427192317                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.137087                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.851206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    410598251     96.12%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7464651      1.75%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       974890      0.23%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       451957      0.11%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       303781      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       362772      0.08%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5378338      1.26%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       768155      0.18%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       889522      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    427192317                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  18489607                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               30464                       # Number of function calls committed.
system.cpu0.commit.int_insts                 49107407                       # Number of committed integer instructions.
system.cpu0.commit.loads                     16132840                       # Number of loads committed
system.cpu0.commit.membars                      13890                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        13992      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        31279641     53.41%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1476      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             213      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7807754     13.33%     66.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           100      0.00%     66.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1226439      2.09%     68.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       358922      0.61%     69.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        416765      0.71%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       404746      0.69%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8724616     14.90%     85.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         53030      0.09%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      7415353     12.66%     98.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       859528      1.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         58562575                       # Class of committed instruction
system.cpu0.commit.refs                      17052527                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   58555456                       # Number of Instructions Simulated
system.cpu0.committedOps                     58562575                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.348199                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.348199                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            408827359                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2139                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             9015838                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              71017468                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3837768                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  9883873                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                487811                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3626                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5484351                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   11255768                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1406720                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    426178953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                12095                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      82352373                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 979824                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026159                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1852285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          10640676                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.191394                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         428521162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.192202                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.619804                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               373265480     87.11%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42670872      9.96%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1867902      0.44%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 9227883      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  371697      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   11498      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1014810      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   89118      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1902      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           428521162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 19382704                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17842452                       # number of floating regfile writes
system.cpu0.idleCycles                        1755978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              484882                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 8603709                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.303693                       # Inst execution rate
system.cpu0.iew.exec_refs                    87297369                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    933884                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              210407210                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             18450048                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              9725                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           215438                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1006351                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           66676821                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             86363485                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           404640                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            130672078                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1176446                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            120831901                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                487811                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            123572330                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      6713171                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           13674                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17173                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2317182                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        86663                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17173                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        94805                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        390077                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53170507                       # num instructions consuming a value
system.cpu0.iew.wb_count                     60692351                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824250                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 43825789                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.141054                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      60761368                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               136712846                       # number of integer regfile reads
system.cpu0.int_regfile_writes               33397282                       # number of integer regfile writes
system.cpu0.ipc                              0.136088                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.136088                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            14457      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             33163617     25.30%     25.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1513      0.00%     25.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  214      0.00%     25.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            7859427      6.00%     31.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                103      0.00%     31.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1360625      1.04%     32.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            359370      0.27%     32.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             416765      0.32%     32.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            413884      0.32%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            52913526     40.37%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              54359      0.04%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       33645647     25.67%     99.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        873210      0.67%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             131076717                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               51527347                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           96497574                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     18714397                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          23519189                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   20397566                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155615                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 535230      2.62%      2.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  223      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 2337      0.01%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   5      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2025546      9.93%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 764      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              13262335     65.02%     77.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1684      0.01%     77.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          4569357     22.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              84      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              99932479                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         614944297                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41977954                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         51288957                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  66650982                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                131076717                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              25839                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8114155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           369708                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          3381                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8227761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    428521162                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.305882                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.068291                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          385220265     89.90%     89.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12897520      3.01%     92.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6428348      1.50%     94.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3897182      0.91%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11135692      2.60%     97.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6602384      1.54%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1054297      0.25%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             533307      0.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             752167      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      428521162                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.304633                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           434435                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          278296                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            18450048                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1006351                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               19450216                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              10214726                       # number of misc regfile writes
system.cpu0.numCycles                       430277140                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1804894                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              348264064                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             49655759                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              18756535                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 6008719                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              51359150                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               374763                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             97180519                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              68473033                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           58218607                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 11829554                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                255126                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                487811                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             61875076                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8562771                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         22467472                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        74713047                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         55938                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1656                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37012869                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1626                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   493110203                       # The number of ROB reads
system.cpu0.rob.rob_writes                  134954562                       # The number of ROB writes
system.cpu0.timesIdled                          17232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  453                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.819326                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10646366                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10665636                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           476796                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11132654                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9910                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          10748                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             838                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11265768                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          468                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          7045                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           475551                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7972701                       # Number of branches committed
system.cpu1.commit.bw_lim_events               889037                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          22332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        8373255                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            58419890                       # Number of instructions committed
system.cpu1.commit.committedOps              58427276                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    426705456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.136926                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.850947                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    410167708     96.12%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7429864      1.74%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       971019      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       449499      0.11%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       299279      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       364659      0.09%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      5366567      1.26%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       767824      0.18%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       889037      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    426705456                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  18521846                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23233                       # Number of function calls committed.
system.cpu1.commit.int_insts                 48947587                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16102393                       # Number of loads committed
system.cpu1.commit.membars                      14261                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        14261      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31174906     53.36%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             64      0.00%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              72      0.00%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       7816829     13.38%     66.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1237323      2.12%     68.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       362475      0.62%     69.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        416757      0.71%     70.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       410234      0.70%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8696187     14.88%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         19940      0.03%     85.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      7413251     12.69%     98.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       864977      1.48%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58427276                       # Class of committed instruction
system.cpu1.commit.refs                      16994355                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   58419890                       # Number of Instructions Simulated
system.cpu1.committedOps                     58427276                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.332721                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.332721                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            408720975                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1249                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9015558                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71045349                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3567208                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  9779895                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                492034                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2944                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5492298                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11265768                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1415318                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    425993329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                10743                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      82513734                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 986558                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026299                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1565802                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10656276                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.192620                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         428052410                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.192792                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.621655                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               372752974     87.08%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                42695899      9.97%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1852814      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9242772      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  369100      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9457      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1034335      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   94716      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     343      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           428052410                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 19441719                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                17880891                       # number of floating regfile writes
system.cpu1.idleCycles                         324354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              490076                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8587191                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.304398                       # Inst execution rate
system.cpu1.iew.exec_refs                    87061918                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    907322                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              210715040                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18452722                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              9442                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           222313                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              980920                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           66666456                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             86154596                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           409589                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            130396839                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1183505                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            120492314                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                492034                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            123243113                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      6700753                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           12771                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        17413                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2350296                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        88957                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         17413                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        97617                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        392459                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53211477                       # num instructions consuming a value
system.cpu1.iew.wb_count                     60602243                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823593                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 43824576                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.141469                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      60672865                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               136356754                       # number of integer regfile reads
system.cpu1.int_regfile_writes               33309313                       # number of integer regfile writes
system.cpu1.ipc                              0.136375                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.136375                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            14569      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33089741     25.30%     25.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  72      0.00%     25.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   72      0.00%     25.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            7872163      6.02%     31.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            1376628      1.05%     32.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            362988      0.28%     32.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             416757      0.32%     32.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            420493      0.32%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            52751975     40.33%     73.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              20565      0.02%     73.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       33600259     25.69%     99.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        880146      0.67%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             130806428                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               51506131                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           96477598                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     18759572                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          23657941                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   20330584                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155425                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 535817      2.64%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  262      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1568      0.01%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   3      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2011674      9.89%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 856      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              13218052     65.02%     77.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   18      0.00%     77.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          4562252     22.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              82      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              99616312                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         613890968                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41842671                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         51264990                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66640458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                130806428                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              25998                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        8239063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           372716                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          3666                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8340010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    428052410                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.305585                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.067791                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          384851017     89.91%     89.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12844469      3.00%     92.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6433973      1.50%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3890064      0.91%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11108441      2.60%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            6583266      1.54%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1060256      0.25%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             535201      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             745723      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      428052410                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305354                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           442056                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          282753                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18452722                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             980920                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               19504879                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              10243618                       # number of misc regfile writes
system.cpu1.numCycles                       428376764                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     3711786                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              348312241                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             49570998                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              18772820                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5737536                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              51244775                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               388278                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97223100                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              68485427                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           58262076                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11730310                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                200563                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                492034                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61736028                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8690974                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         22594887                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        74628213                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         44261                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1348                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37075374                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1342                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   492614896                       # The number of ROB reads
system.cpu1.rob.rob_writes                  134949367                       # The number of ROB writes
system.cpu1.timesIdled                           3595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.802405                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10633041                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10654093                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           474515                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11113844                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10099                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          11115                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1016                       # Number of indirect misses.
system.cpu2.branchPred.lookups               11248431                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          427                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6999                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           473279                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7966526                       # Number of branches committed
system.cpu2.commit.bw_lim_events               884511                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          22242                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        8326359                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            58373835                       # Number of instructions committed
system.cpu2.commit.committedOps              58381141                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    427136382                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.136680                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.850372                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    410622675     96.13%     96.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7419683      1.74%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       963818      0.23%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       444200      0.10%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       297247      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       363517      0.09%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      5366556      1.26%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       774175      0.18%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       884511      0.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    427136382                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  18502597                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               23284                       # Number of function calls committed.
system.cpu2.commit.int_insts                 48913650                       # Number of committed integer instructions.
system.cpu2.commit.loads                     16090482                       # Number of loads committed
system.cpu2.commit.membars                      14096                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        14096      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        31155592     53.37%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              72      0.00%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       7809287     13.38%     66.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1234363      2.11%     68.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       361270      0.62%     69.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        416757      0.71%     70.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       408754      0.70%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8688812     14.88%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         19914      0.03%     85.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      7408669     12.69%     98.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       863497      1.48%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         58381141                       # Class of committed instruction
system.cpu2.commit.refs                      16980892                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   58373835                       # Number of Instructions Simulated
system.cpu2.committedOps                     58381141                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.344819                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.344819                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            409319628                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1264                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9007102                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              70941124                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3552767                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  9615570                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                489866                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3090                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              5498113                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   11248431                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  1412401                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    426421817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                10664                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      82365458                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 982204                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026236                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1562996                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10643140                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192108                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         428475944                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.192255                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.620559                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               373258614     87.11%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                42631533      9.95%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1856479      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 9230615      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  367861      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9518      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1028240      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   92654      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           428475944                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 19420787                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                17864533                       # number of floating regfile writes
system.cpu2.idleCycles                         269313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              487618                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8578429                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.303960                       # Inst execution rate
system.cpu2.iew.exec_refs                    87027999                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    905995                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              210763850                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18426498                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              9501                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           220797                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              979131                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           66572983                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             86122004                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           406576                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            130321433                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1181306                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            120840368                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                489866                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            123583135                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      6691653                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12724                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        17429                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2335993                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        88720                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         17429                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        95889                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        391729                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 53252250                       # num instructions consuming a value
system.cpu2.iew.wb_count                     60545537                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823435                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 43849757                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.141216                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      60616394                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               136279046                       # number of integer regfile reads
system.cpu2.int_regfile_writes               33279485                       # number of integer regfile writes
system.cpu2.ipc                              0.136150                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136150                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            14489      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33058525     25.29%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  67      0.00%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   72      0.00%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            7865531      6.02%     31.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            1373755      1.05%     32.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            361808      0.28%     32.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             416757      0.32%     32.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            419147      0.32%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            52730151     40.34%     73.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              20490      0.02%     73.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       33588308     25.69%     99.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        878909      0.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130728009                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               51457673                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           96403031                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     18741886                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          23610791                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   20311421                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155372                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 537847      2.65%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  258      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 2044      0.01%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   4      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              1989392      9.79%     12.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 865      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              13220108     65.09%     77.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    8      0.00%     77.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          4560812     22.45%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              83      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              99567268                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         614210340                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41803651                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         51171381                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  66547147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130728009                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              25836                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        8191762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           369988                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          3594                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8289416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    428475944                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.305100                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.067603                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          385361754     89.94%     89.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12777167      2.98%     92.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6416983      1.50%     94.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3880986      0.91%     95.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           11112128      2.59%     97.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6584321      1.54%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1052253      0.25%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             532533      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             757819      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      428475944                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.304908                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           439678                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          280980                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18426498                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             979131                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               19485163                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              10230431                       # number of misc regfile writes
system.cpu2.numCycles                       428745257                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     3342998                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              348735757                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             49532766                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              18735379                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 5716962                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              51402728                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               382318                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             97076726                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              68384196                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           58175095                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11579655                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                194843                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                489866                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             61898011                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8642260                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         22551480                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        74525246                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         55693                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1494                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 37176192                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1487                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   492956147                       # The number of ROB reads
system.cpu2.rob.rob_writes                  134755834                       # The number of ROB writes
system.cpu2.timesIdled                           3186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.815631                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10648058                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10667726                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           477171                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         11135070                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9879                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10578                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             699                       # Number of indirect misses.
system.cpu3.branchPred.lookups               11266076                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          450                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          7086                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           475956                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7968576                       # Number of branches committed
system.cpu3.commit.bw_lim_events               885759                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          22460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8386762                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58397002                       # Number of instructions committed
system.cpu3.commit.committedOps              58404456                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    426933710                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.136800                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.850536                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    410399955     96.13%     96.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7430886      1.74%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       970160      0.23%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       447722      0.10%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       298963      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       365150      0.09%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      5363395      1.26%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       771720      0.18%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       885759      0.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    426933710                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  18518812                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               23226                       # Number of function calls committed.
system.cpu3.commit.int_insts                 48925341                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16095828                       # Number of loads committed
system.cpu3.commit.membars                      14346                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        14346      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        31157582     53.35%     53.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             52      0.00%     53.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              72      0.00%     53.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       7814091     13.38%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1238726      2.12%     68.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       363617      0.62%     69.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        416724      0.71%     70.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       410951      0.70%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8693869     14.89%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         19723      0.03%     85.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      7409045     12.69%     98.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       865658      1.48%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58404456                       # Class of committed instruction
system.cpu3.commit.refs                      16988295                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58397002                       # Number of Instructions Simulated
system.cpu3.committedOps                     58404456                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.338337                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.338337                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            409076411                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1220                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9013961                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71044669                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3551323                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9659574                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                492484                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3295                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              5502129                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   11266076                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  1409515                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    426238446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                10601                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      82527644                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 987398                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026290                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1549776                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10657937                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192580                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         428281921                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.192722                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.621450                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               372965158     87.08%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                42712615      9.97%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1853364      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9242808      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  370613      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9402      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1033939      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   93708      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     314      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           428281921                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 19435022                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                17872525                       # number of floating regfile writes
system.cpu3.idleCycles                         254978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              490157                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8583588                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.304030                       # Inst execution rate
system.cpu3.iew.exec_refs                    86971010                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    906937                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              210722094                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18451162                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              9439                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           220602                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              980513                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           66655554                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             86064073                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           408867                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            130288230                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1185814                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            120604086                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                492484                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            123352007                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      6690721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12795                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        17487                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2355311                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        88044                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         17487                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        96522                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        393635                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 53298391                       # num instructions consuming a value
system.cpu3.iew.wb_count                     60576769                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823086                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 43869167                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.141357                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      60647962                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               136246881                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33296507                       # number of integer regfile writes
system.cpu3.ipc                              0.136271                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.136271                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            14668      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33074357     25.31%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  54      0.00%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   72      0.00%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            7867484      6.02%     31.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            1376554      1.05%     32.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            364117      0.28%     32.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             416724      0.32%     32.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            420678      0.32%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            52699422     40.32%     73.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              20218      0.02%     73.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       33562744     25.68%     99.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        880005      0.67%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130697097                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               51442506                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           96373035                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     18751163                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          23655680                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   20298279                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155308                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 538654      2.65%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  228      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1551      0.01%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   4      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              1994807      9.83%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 788      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              13205422     65.06%     77.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    3      0.00%     77.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          4556765     22.45%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              57      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              99538202                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         613974992                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41825606                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         51268372                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66629542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130697097                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              26012                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8251013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           373633                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          3552                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8362449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    428281921                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.305166                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.067389                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          385142639     89.93%     89.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12807063      2.99%     92.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6425204      1.50%     94.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3885832      0.91%     95.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           11103257      2.59%     97.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            6576116      1.54%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1056050      0.25%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             533858      0.12%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             751902      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      428281921                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.304984                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           442851                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          283375                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18451162                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             980513                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               19497745                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              10244109                       # number of misc regfile writes
system.cpu3.numCycles                       428536899                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     3551261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              348532402                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             49551735                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              18772507                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5718422                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              51347224                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               364917                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             97212005                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              68476694                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           58257209                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 11623370                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                209066                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                492484                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             61870374                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8705401                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         22590259                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        74621746                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         44869                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1347                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 37175684                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1346                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   492837245                       # The number of ROB reads
system.cpu3.rob.rob_writes                  134931949                       # The number of ROB writes
system.cpu3.timesIdled                           3096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28035304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      54935731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2041708                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1109926                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29324682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25673325                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     59213685                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26783251                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           27855937                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       452277                       # Transaction distribution
system.membus.trans_dist::CleanEvict         26448340                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4259                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            992                       # Transaction distribution
system.membus.trans_dist::ReadExReq            173913                       # Transaction distribution
system.membus.trans_dist::ReadExResp           173725                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      27855949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     82965393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               82965393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1822844096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1822844096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4229                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28035114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28035114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28035114                       # Request fanout histogram
system.membus.respLayer1.occupancy       144770748249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67651175006                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                317                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          159                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10493452.830189                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12414209.298830                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     44631000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            159                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   214372549000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   1668459000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1408420                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1408420                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1408420                       # number of overall hits
system.cpu2.icache.overall_hits::total        1408420                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3981                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3981                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3981                       # number of overall misses
system.cpu2.icache.overall_misses::total         3981                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    245933999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    245933999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    245933999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    245933999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      1412401                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1412401                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      1412401                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1412401                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002819                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002819                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002819                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002819                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61776.940216                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61776.940216                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61776.940216                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61776.940216                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          858                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   171.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3727                       # number of writebacks
system.cpu2.icache.writebacks::total             3727                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          254                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          254                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3727                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3727                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3727                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3727                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    227949999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    227949999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    227949999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    227949999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002639                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002639                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002639                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002639                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61161.792058                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61161.792058                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61161.792058                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61161.792058                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3727                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1408420                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1408420                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3981                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3981                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    245933999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    245933999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1412401                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1412401                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002819                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002819                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61776.940216                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61776.940216                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          254                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          254                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3727                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3727                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    227949999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    227949999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002639                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002639                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61161.792058                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61161.792058                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1686191                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3759                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           448.574355                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2828529                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2828529                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6900789                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6900789                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6900789                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6900789                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10655347                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10655347                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10655347                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10655347                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1040244355809                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1040244355809                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1040244355809                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1040244355809                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     17556136                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17556136                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     17556136                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17556136                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.606930                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.606930                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.606930                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.606930                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97626.511442                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97626.511442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97626.511442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97626.511442                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    372010894                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        27507                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          6771121                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            422                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.940813                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.182464                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7389652                       # number of writebacks
system.cpu2.dcache.writebacks::total          7389652                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3268010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3268010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3268010                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3268010                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      7387337                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7387337                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      7387337                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7387337                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 810523420805                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 810523420805                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 810523420805                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 810523420805                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.420784                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.420784                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.420784                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.420784                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109717.943124                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109717.943124                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109717.943124                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109717.943124                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7389652                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6277002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6277002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10396477                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10396477                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1025129610000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1025129610000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     16673479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16673479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.623534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.623534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98603.556763                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98603.556763                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3068836                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3068836                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      7327641                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7327641                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 805890108000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 805890108000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.439479                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.439479                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109979.474704                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109979.474704                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       623787                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        623787                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       258870                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       258870                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  15114745809                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  15114745809                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       882657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       882657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.293285                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.293285                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 58387.398343                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58387.398343                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       199174                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       199174                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        59696                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        59696                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4633312805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4633312805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067632                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067632                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 77615.130076                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77615.130076                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          754                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          754                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          183                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3473000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3473000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.195304                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.195304                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18978.142077                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18978.142077                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           49                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           49                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          134                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          134                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1790500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1790500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.143010                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.143010                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13361.940299                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13361.940299                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          374                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          374                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          334                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          334                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2690500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2690500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.471751                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.471751                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8055.389222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8055.389222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          329                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          329                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2384500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2384500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.464689                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.464689                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7247.720365                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7247.720365                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       224500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       224500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          259                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            259                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         6740                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         6740                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    290664500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    290664500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6999                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6999                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.962995                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.962995                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 43125.296736                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 43125.296736                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         6740                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         6740                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    283924500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    283924500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.962995                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.962995                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 42125.296736                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 42125.296736                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.957316                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14297558                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7393091                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.933908                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.957316                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998666                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998666                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         42522624                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        42522624                       # Number of data accesses
system.cpu3.numPwrStateTransitions                385                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          193                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9184748.704663                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11660502.526461                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          193    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        60500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     44899500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            193                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   214268351500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   1772656500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      1405762                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1405762                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      1405762                       # number of overall hits
system.cpu3.icache.overall_hits::total        1405762                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3753                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3753                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3753                       # number of overall misses
system.cpu3.icache.overall_misses::total         3753                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    232625000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    232625000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    232625000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    232625000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      1409515                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1409515                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      1409515                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1409515                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002663                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002663                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002663                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002663                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61983.746336                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61983.746336                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61983.746336                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61983.746336                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3573                       # number of writebacks
system.cpu3.icache.writebacks::total             3573                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          180                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          180                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3573                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3573                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3573                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3573                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    219472000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    219472000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    219472000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    219472000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002535                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002535                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002535                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002535                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61425.132942                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61425.132942                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61425.132942                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61425.132942                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3573                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      1405762                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1405762                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3753                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3753                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    232625000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    232625000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      1409515                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1409515                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002663                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002663                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61983.746336                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61983.746336                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          180                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3573                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3573                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    219472000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    219472000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61425.132942                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61425.132942                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1517129                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3605                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           420.840222                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2822603                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2822603                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6879003                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6879003                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6879003                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6879003                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10688533                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10688533                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10688533                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10688533                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1040646881758                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1040646881758                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1040646881758                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1040646881758                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     17567536                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17567536                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     17567536                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17567536                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.608425                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.608425                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.608425                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.608425                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97361.058038                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97361.058038                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97361.058038                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97361.058038                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    371714520                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        28400                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          6768961                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            442                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.914561                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    64.253394                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7388137                       # number of writebacks
system.cpu3.dcache.writebacks::total          7388137                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3302666                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3302666                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3302666                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3302666                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      7385867                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7385867                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      7385867                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7385867                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 810270929765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 810270929765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 810270929765                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 810270929765                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.420427                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.420427                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.420427                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.420427                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109705.594450                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109705.594450                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109705.594450                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109705.594450                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7388137                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      6276371                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        6276371                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10406491                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10406491                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1023783744000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1023783744000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     16682862                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16682862                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.623783                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.623783                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98379.342662                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98379.342662                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3079909                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3079909                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      7326582                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7326582                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 805535402000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 805535402000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.439168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.439168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109946.957804                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109946.957804                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       602632                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        602632                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       282042                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       282042                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  16863137758                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16863137758                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       884674                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       884674                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.318809                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.318809                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 59789.456031                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59789.456031                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       222757                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       222757                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        59285                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        59285                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4735527765                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4735527765                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067013                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067013                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 79877.334317                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79877.334317                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          706                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          706                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          173                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6203500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6203500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.196815                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.196815                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35858.381503                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35858.381503                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           17                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          156                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          156                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      5155500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      5155500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.177474                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.177474                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33048.076923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33048.076923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          330                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          308                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          308                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2042000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2042000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          638                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          638                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.482759                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.482759                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6629.870130                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6629.870130                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          304                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          304                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1789000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1789000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.476489                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.476489                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5884.868421                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5884.868421                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       533500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       533500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       482500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       482500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          281                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            281                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         6805                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         6805                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    289609000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    289609000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         7086                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         7086                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.960344                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.960344                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42558.265981                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42558.265981                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         6805                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         6805                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    282804000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    282804000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.960344                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.960344                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41558.265981                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41558.265981                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.957195                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14274223                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7391663                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.931125                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.957195                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998662                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998662                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         42543911                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        42543911                       # Number of data accesses
system.cpu0.numPwrStateTransitions                186                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           93                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9704231.182796                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12844966.096042                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           93    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       157500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     36856500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             93                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   215138514500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    902493500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1389247                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1389247                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1389247                       # number of overall hits
system.cpu0.icache.overall_hits::total        1389247                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17472                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17472                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17472                       # number of overall misses
system.cpu0.icache.overall_misses::total        17472                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1307916000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1307916000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1307916000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1307916000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1406719                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1406719                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1406719                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1406719                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012420                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012420                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012420                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012420                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74857.829670                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74857.829670                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74857.829670                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74857.829670                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          616                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        16235                       # number of writebacks
system.cpu0.icache.writebacks::total            16235                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1238                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1238                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1238                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1238                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        16234                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        16234                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        16234                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        16234                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1213280000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1213280000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1213280000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1213280000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011540                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011540                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011540                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011540                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74736.971788                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74736.971788                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74736.971788                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74736.971788                       # average overall mshr miss latency
system.cpu0.icache.replacements                 16235                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1389247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1389247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17472                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17472                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1307916000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1307916000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1406719                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1406719                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012420                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012420                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74857.829670                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74857.829670                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1238                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1238                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        16234                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        16234                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1213280000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1213280000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011540                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011540                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74736.971788                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74736.971788                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1405712                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            16268                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            86.409639                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2829674                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2829674                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      6965566                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6965566                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      6965566                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6965566                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10650202                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10650202                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10650202                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10650202                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1041062762189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1041062762189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1041062762189                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1041062762189                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17615768                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17615768                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17615768                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17615768                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.604583                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.604583                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.604583                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.604583                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97750.517989                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97750.517989                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97750.517989                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97750.517989                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    372921090                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        28694                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          6787756                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            411                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.940262                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.815085                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7401510                       # number of writebacks
system.cpu0.dcache.writebacks::total          7401510                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3251143                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3251143                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3251143                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3251143                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      7399059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7399059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      7399059                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7399059                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 811638485282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 811638485282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 811638485282                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 811638485282                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.420025                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.420025                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.420025                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.420025                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109694.825421                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109694.825421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109694.825421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109694.825421                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7401510                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6383254                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6383254                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10320840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10320840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1018834450000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1018834450000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     16704094                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     16704094                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.617863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.617863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98716.233369                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98716.233369                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2984487                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2984487                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7336353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7336353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 806304945500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 806304945500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.439195                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.439195                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109905.418333                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109905.418333                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       582312                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        582312                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       329362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       329362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22228312189                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22228312189                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       911674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       911674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.361272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.361272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67489.000519                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67489.000519                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       266656                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       266656                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62706                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62706                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5333539782                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5333539782                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85056.290977                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85056.290977                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          894                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          894                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          121                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          121                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5907500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5907500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.119212                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.119212                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48822.314050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48822.314050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020690                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020690                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5095.238095                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5095.238095                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          615                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          615                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1562500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1562500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.296339                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.296339                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6032.818533                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6032.818533                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          257                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          257                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1313500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1313500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.294050                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.294050                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5110.894942                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5110.894942                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        74000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        74000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        66000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        66000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          556                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            556                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         6573                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         6573                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    286478000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    286478000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         7129                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         7129                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.922009                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.922009                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 43584.055987                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 43584.055987                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         6573                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         6573                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    279905000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    279905000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.922009                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.922009                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 42584.055987                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 42584.055987                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982342                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14374501                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7404670                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.941275                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982342                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999448                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999448                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         42654212                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        42654212                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              344618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              344155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1452                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              344723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              344067                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1383931                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2237                       # number of overall hits
system.l2.overall_hits::.cpu0.data             344618                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1350                       # number of overall hits
system.l2.overall_hits::.cpu1.data             344155                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1452                       # number of overall hits
system.l2.overall_hits::.cpu2.data             344723                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1329                       # number of overall hits
system.l2.overall_hits::.cpu3.data             344067                       # number of overall hits
system.l2.overall_hits::total                 1383931                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7056638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7046346                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           7044919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2244                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           7044005                       # number of demand (read+write) misses
system.l2.demand_misses::total               28212966                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13996                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7056638                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2543                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7046346                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2275                       # number of overall misses
system.l2.overall_misses::.cpu2.data          7044919                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2244                       # number of overall misses
system.l2.overall_misses::.cpu3.data          7044005                       # number of overall misses
system.l2.overall_misses::total              28212966                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1162020500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 792952415498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    242281500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 791901270000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    204801000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 791872370499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    197959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 791626928999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3170160046996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1162020500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 792952415498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    242281500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 791901270000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    204801000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 791872370499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    197959000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 791626928999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3170160046996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           16233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7401256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7390501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3727                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7389642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7388072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29596897                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          16233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7401256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7390501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3727                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7389642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7388072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29596897                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.862194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.953438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.653224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.953433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.610411                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.953351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.628044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.953429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953241                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.862194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.953438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.653224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.953433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.610411                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.953351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.628044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.953429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953241                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83025.185767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112369.717066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95273.889107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112384.670012                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90022.417582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112403.332174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88217.023173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112383.073124                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112365.358786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83025.185767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112369.717066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95273.889107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112384.670012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90022.417582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112403.332174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88217.023173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112383.073124                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112365.358786                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              452277                       # number of writebacks
system.l2.writebacks::total                    452277                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          45734                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            433                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          45065                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            427                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          45404                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          45647                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              183220                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         45734                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           433                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         45065                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           427                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         45404                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         45647                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             183220                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7010904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7001281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6999515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      6998358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          28029746                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7010904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7001281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6999515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      6998358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28029746                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1018287501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 720032890511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    190529500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 719130340014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    152867500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 719079694004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    151573500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 718840995507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2878597178037                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1018287501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 720032890511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    190529500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 719130340014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    152867500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 719079694004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    151573500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 718840995507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2878597178037                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.856958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.947259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.541998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.947335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.495841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.947206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.509096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.947251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947050                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.856958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.947259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.541998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.947335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.495841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.947206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.509096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.947251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947050                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73200.165409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102701.861345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90298.341232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102714.109034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82720.508658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102732.788487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83327.927433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102715.664947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102697.940182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73200.165409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102701.861345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90298.341232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102714.109034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82720.508658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102732.788487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83327.927433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102715.664947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102697.940182                       # average overall mshr miss latency
system.l2.replacements                       53676230                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       599073                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           599073                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       599073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       599073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27256320                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27256320                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27256320                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27256320                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             178                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             139                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             180                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  599                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           256                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           287                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1029                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1804000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2388000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2397000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2358500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8947500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          336                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          434                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          391                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          467                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1628                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.696429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.589862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.644501                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.614561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.632064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7709.401709                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9328.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  9511.904762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8217.770035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8695.335277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          232                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          252                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          285                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1017                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4686999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5109500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      5114000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5798499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20708998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.690476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.580645                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.634271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.610278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.624693                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20202.581897                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20275.793651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20620.967742                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20345.610526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20362.829892                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       192500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       114500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       225000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       212000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       744000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.373333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.677419                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.509804                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.551220                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11323.529412                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4089.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5357.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  8153.846154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6584.070796                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       395000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       557500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       889000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       529000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2370500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.360000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.661290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.509804                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.536585                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 24687.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20648.148148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21682.926829                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20346.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21550                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20846                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            20940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            20657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83491                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          45669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          42674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          42853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          42597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              173793                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5145669000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4746967500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4461549500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4562587500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18916773500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        66717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        63520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        63793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        63254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            257284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.684518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.671820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.671751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.673428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.675491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112673.126191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111237.931762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 104112.885912                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 107110.535953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108846.578976                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        45669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        42674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        42853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        42597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         173793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4688979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4320227500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4033019500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4136617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17178843500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.684518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.671820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.671751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.673428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.675491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102673.126191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101237.931762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 94112.885912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 97110.535953                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98846.578976                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21058                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1162020500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    242281500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    204801000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    197959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1807062000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        16233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.862194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.653224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.610411                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.628044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.767812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83025.185767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95273.889107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90022.417582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88217.023173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85813.562542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          433                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          427                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          425                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1370                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19688                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1018287501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    190529500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    152867500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    151573500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1513258001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.856958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.541998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.495841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.509096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.717859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73200.165409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90298.341232                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82720.508658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83327.927433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76861.946414                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       323570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       323309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       323783                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       323410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1294072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7010969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7003672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      7002066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      7001408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        28018115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 787806746498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 787154302500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 787410820999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 787064341499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3149436211496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7334539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7326981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      7325849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      7324818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29312187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.955884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.955874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.955803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.955847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.955852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112367.740679                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112391.657191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112454.070127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112415.151567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112407.141290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        45734                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        45065                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        45404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        45647                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       181850                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6965235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6958607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6956662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      6955761                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     27836265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 715343911511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 714810112514                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 715046674504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 714704378007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2859905076536                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.949649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.949724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.949605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.949616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.949648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102702.049753                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102723.161764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102785.887040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102749.990692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102740.259030                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    57270233                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  53676294                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.066956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.567623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.123392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.353818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.305825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.321677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.300359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.477619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.129779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.130026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.129693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 972942230                       # Number of tag accesses
system.l2.tags.data_accesses                972942230                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        890368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     448696576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        135040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     448080576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        118272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     447967744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        116416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     447893696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1793898688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       890368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       118272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1260096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     28945728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28945728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7010884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7001259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6999496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        6998339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28029667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       452277                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             452277                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4121292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2076904659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           625067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2074053348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           547452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2073531077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           538861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2073188327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8303510082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4121292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       625067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       547452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       538861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5832670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133982563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133982563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133982563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4121292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2076904659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          625067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2074053348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          547452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2073531077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          538861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2073188327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8437492645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    239854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6956732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6947407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6944265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   6944181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000876018750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14987                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14987                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36661615                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             226659                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28029674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     452277                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28029674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   452277                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 217400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                212423                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2180158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2223464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2053314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1791165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1665230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1288487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1283232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1189832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1525886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1103906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           940632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           935137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2287662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2597338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2455790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2291039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13046                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1192747580001                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               139061360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1714227680001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42885.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61635.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20598500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  214581                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28029674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               452277                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   77873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  227498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  635708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1454232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3786740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5911352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4731805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3928596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2881092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1987857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1316679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 502823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 233431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  72779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  25768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7239053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.007184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.900117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.872914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3017895     41.69%     41.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1969287     27.20%     68.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       736654     10.18%     79.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       386355      5.34%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       246028      3.40%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       168347      2.33%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       122192      1.69%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        93692      1.29%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       498603      6.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7239053                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1855.747248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    403.398101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2282.341813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7695     51.34%     51.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          562      3.75%     55.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          552      3.68%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          540      3.60%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          688      4.59%     66.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          710      4.74%     71.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          535      3.57%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095          608      4.06%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607          612      4.08%     83.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119          617      4.12%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631          545      3.64%     91.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143          455      3.04%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          327      2.18%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          206      1.37%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          127      0.85%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          103      0.69%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           60      0.40%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           30      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           14      0.09%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14987                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.098934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14952     99.77%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24      0.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14987                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1779985408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13913600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15351104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1793899136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28945728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8239.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8303.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  216041081000                       # Total gap between requests
system.mem_ctrls.avgGap                       7585.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       890368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    445230848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       135040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    444633920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       118272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    444432960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       116416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    444427584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15351104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4121291.639224345796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2060862667.332120418549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 625066.515149753424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2058099636.343114852905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 547451.620851537562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2057169442.571754693985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 538860.659268910647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2057144558.407170534134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 71056435.730016589165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7010884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7001263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6999497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      6998341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       452277                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    442188250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 428786388501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    102010250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 428287101000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     75363250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 428330879000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     75182750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 428128567000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5371129864250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31784.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61160.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48346.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61172.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40780.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61194.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41331.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61175.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11875752.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26732395620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14208601440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        100940957460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          598786200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17054416080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98063307300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        380119680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       257978583780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1194.118590                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    219910500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7214220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 208606877500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24954428520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13263604695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         97638643200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          653288220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17054416080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      98062794870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        380551200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       252007726785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1166.480980                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    218790500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7214220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 208607997500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                355                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10408511.235955                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11052570.543987                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          178    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     44887500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   214188293000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   1852715000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1411229                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1411229                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1411229                       # number of overall hits
system.cpu1.icache.overall_hits::total        1411229                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4089                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4089                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4089                       # number of overall misses
system.cpu1.icache.overall_misses::total         4089                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    279314000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    279314000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    279314000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    279314000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1415318                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1415318                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1415318                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1415318                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002889                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002889                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002889                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002889                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68308.632918                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68308.632918                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68308.632918                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68308.632918                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          472                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3893                       # number of writebacks
system.cpu1.icache.writebacks::total             3893                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          196                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          196                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3893                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3893                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3893                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3893                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    264633500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    264633500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    264633500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    264633500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002751                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002751                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002751                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002751                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67976.753147                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67976.753147                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67976.753147                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67976.753147                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3893                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1411229                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1411229                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4089                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4089                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    279314000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    279314000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1415318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1415318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002889                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002889                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68308.632918                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68308.632918                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          196                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3893                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3893                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    264633500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    264633500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002751                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002751                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67976.753147                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67976.753147                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1570225                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3925                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           400.057325                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2834529                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2834529                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      6925231                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6925231                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      6925231                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6925231                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10648032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10648032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10648032                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10648032                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1036043829838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1036043829838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1036043829838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1036043829838                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     17573263                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17573263                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     17573263                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17573263                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.605922                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.605922                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.605922                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.605922                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97299.090559                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97299.090559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97299.090559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97299.090559                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    372470190                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        27498                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          6776902                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            415                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.961720                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.260241                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7390483                       # number of writebacks
system.cpu1.dcache.writebacks::total          7390483                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3260036                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3260036                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3260036                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3260036                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7387996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7387996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7387996                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7387996                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 810551303590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 810551303590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 810551303590                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 810551303590                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.420411                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.420411                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.420411                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.420411                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109711.930487                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109711.930487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109711.930487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109711.930487                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7390483                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6349937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6349937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10339127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10339127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1018658942500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1018658942500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16689064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16689064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.619515                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.619515                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98524.657111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98524.657111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3010478                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3010478                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7328649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7328649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 805625727000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 805625727000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.439129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.439129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109928.272864                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109928.272864                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       575294                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        575294                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       308905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       308905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17384887338                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17384887338                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       884199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       884199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.349361                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.349361                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 56279.073948                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56279.073948                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       249558                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       249558                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        59347                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59347                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4925576590                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4925576590                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.067120                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067120                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82996.218680                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82996.218680                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          676                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          676                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8744000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8744000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.242152                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.242152                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40481.481481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40481.481481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           47                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          169                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          169                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      5513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.189462                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.189462                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32621.301775                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32621.301775                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          319                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          319                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2502500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2502500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          668                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          668                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.477545                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.477545                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7844.827586                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7844.827586                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2225500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2225500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.453593                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.453593                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7344.884488                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7344.884488                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       299500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       299500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         6742                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         6742                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    286698999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    286698999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         7045                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         7045                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.956991                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.956991                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42524.324978                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42524.324978                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         6742                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         6742                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    279956999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    279956999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.956991                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.956991                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41524.324978                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41524.324978                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.959784                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14322513                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7393847                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.937085                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.959784                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998743                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998743                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42557555                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42557555                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 216041008000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29346897                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1051350                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     28998128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        53223953                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4789                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1085                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5874                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           263573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          263573                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27428                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29319490                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        48704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22209063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22176783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22174338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22169924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88812391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2078016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    947376704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       498304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    945982464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       477056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    945874496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       457344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    945676928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3788421312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        53693973                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29822656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         83292710                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.362742                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.527572                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               54740879     65.72%     65.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27156391     32.60%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1165196      1.40%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 194036      0.23%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36208      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83292710                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        59204079927                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11117468030                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5809430                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11115554062                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5578470                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11134915623                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24414365                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11118471204                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6063416                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
