# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"F:/stu70048/Desktop/vivado-tutorial-master/vivado_tutorial.srcs/sources_1/new/test.v" \
"F:/stu70048/Desktop/vivado-tutorial-master/vivado_tutorial.srcs/sim_1/new/test_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
