#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561fc5bb6cd0 .scope module, "register_file_tb" "register_file_tb" 2 2;
 .timescale 0 0;
v0x561fc5bd86c0_0 .var "clk", 0 0;
v0x561fc5bd8780_0 .var "read_addr1", 2 0;
v0x561fc5bd8850_0 .var "read_addr2", 2 0;
v0x561fc5bd8950_0 .net "read_data1", 15 0, v0x561fc5bd7e40_0;  1 drivers
v0x561fc5bd8a20_0 .net "read_data2", 15 0, v0x561fc5bd7f20_0;  1 drivers
v0x561fc5bd8ac0_0 .var "reset", 0 0;
v0x561fc5bd8b90_0 .var "write_addr", 2 0;
v0x561fc5bd8c60_0 .var "write_data", 15 0;
v0x561fc5bd8d30_0 .var "write_enable", 0 0;
S_0x561fc5bb6e50 .scope module, "uut" "register_file" 2 16, 3 1 0, S_0x561fc5bb6cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 3 "read_addr1"
    .port_info 3 /INPUT 3 "read_addr2"
    .port_info 4 /INPUT 3 "write_addr"
    .port_info 5 /INPUT 16 "write_data"
    .port_info 6 /INPUT 1 "write_enable"
    .port_info 7 /OUTPUT 16 "read_data1"
    .port_info 8 /OUTPUT 16 "read_data2"
v0x561fc5b7d240_0 .net "clk", 0 0, v0x561fc5bd86c0_0;  1 drivers
v0x561fc5bd7ca0_0 .net "read_addr1", 2 0, v0x561fc5bd8780_0;  1 drivers
v0x561fc5bd7d80_0 .net "read_addr2", 2 0, v0x561fc5bd8850_0;  1 drivers
v0x561fc5bd7e40_0 .var "read_data1", 15 0;
v0x561fc5bd7f20_0 .var "read_data2", 15 0;
v0x561fc5bd8050 .array "reg_file", 0 7, 15 0;
v0x561fc5bd8260_0 .net "reset", 0 0, v0x561fc5bd8ac0_0;  1 drivers
v0x561fc5bd8320_0 .net "write_addr", 2 0, v0x561fc5bd8b90_0;  1 drivers
v0x561fc5bd8400_0 .net "write_data", 15 0, v0x561fc5bd8c60_0;  1 drivers
v0x561fc5bd84e0_0 .net "write_enable", 0 0, v0x561fc5bd8d30_0;  1 drivers
E_0x561fc5b7d940 .event posedge, v0x561fc5bd8260_0, v0x561fc5b7d240_0;
v0x561fc5bd8050_0 .array/port v0x561fc5bd8050, 0;
v0x561fc5bd8050_1 .array/port v0x561fc5bd8050, 1;
v0x561fc5bd8050_2 .array/port v0x561fc5bd8050, 2;
E_0x561fc5bb2d40/0 .event edge, v0x561fc5bd7ca0_0, v0x561fc5bd8050_0, v0x561fc5bd8050_1, v0x561fc5bd8050_2;
v0x561fc5bd8050_3 .array/port v0x561fc5bd8050, 3;
v0x561fc5bd8050_4 .array/port v0x561fc5bd8050, 4;
v0x561fc5bd8050_5 .array/port v0x561fc5bd8050, 5;
v0x561fc5bd8050_6 .array/port v0x561fc5bd8050, 6;
E_0x561fc5bb2d40/1 .event edge, v0x561fc5bd8050_3, v0x561fc5bd8050_4, v0x561fc5bd8050_5, v0x561fc5bd8050_6;
v0x561fc5bd8050_7 .array/port v0x561fc5bd8050, 7;
E_0x561fc5bb2d40/2 .event edge, v0x561fc5bd8050_7, v0x561fc5bd7d80_0;
E_0x561fc5bb2d40 .event/or E_0x561fc5bb2d40/0, E_0x561fc5bb2d40/1, E_0x561fc5bb2d40/2;
    .scope S_0x561fc5bb6e50;
T_0 ;
    %wait E_0x561fc5bb2d40;
    %load/vec4 v0x561fc5bd7ca0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561fc5bd8050, 4;
    %store/vec4 v0x561fc5bd7e40_0, 0, 16;
    %load/vec4 v0x561fc5bd7d80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561fc5bd8050, 4;
    %store/vec4 v0x561fc5bd7f20_0, 0, 16;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561fc5bb6e50;
T_1 ;
    %wait E_0x561fc5b7d940;
    %load/vec4 v0x561fc5bd8260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561fc5bd84e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x561fc5bd8400_0;
    %load/vec4 v0x561fc5bd8320_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561fc5bd8050, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561fc5bb6cd0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x561fc5bd86c0_0;
    %inv;
    %store/vec4 v0x561fc5bd86c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561fc5bb6cd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fc5bd86c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fc5bd8ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fc5bd8d30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561fc5bd8c60_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561fc5bd8b90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561fc5bd8780_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561fc5bd8850_0, 0, 3;
    %vpi_call 2 45 "$display", "Test 1: Apply reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561fc5bd8ac0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fc5bd8ac0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 51 "$display", "Test 2: Write to registers" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561fc5bd8d30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561fc5bd8b90_0, 0, 3;
    %pushi/vec4 42405, 0, 16;
    %store/vec4 v0x561fc5bd8c60_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561fc5bd8b90_0, 0, 3;
    %pushi/vec4 23130, 0, 16;
    %store/vec4 v0x561fc5bd8c60_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561fc5bd8b90_0, 0, 3;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x561fc5bd8c60_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 66 "$display", "Test 3: Read from registers" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561fc5bd8780_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561fc5bd8850_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 70 "$display", "Read data 1: %h, Read data 2: %h", v0x561fc5bd8950_0, v0x561fc5bd8a20_0 {0 0 0};
    %vpi_call 2 73 "$display", "Test 4: Write to register 3 and read again" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561fc5bd8b90_0, 0, 3;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x561fc5bd8c60_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561fc5bd8780_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561fc5bd8850_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 81 "$display", "Read data 1: %h, Read data 2: %h", v0x561fc5bd8950_0, v0x561fc5bd8a20_0 {0 0 0};
    %vpi_call 2 84 "$display", "Test 5: Check reset functionality" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561fc5bd8ac0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fc5bd8ac0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561fc5bd8780_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561fc5bd8850_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 91 "$display", "Read data 1: %h, Read data 2: %h", v0x561fc5bd8950_0, v0x561fc5bd8a20_0 {0 0 0};
    %vpi_call 2 94 "$display", "Test 6: Write and verify specific values" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561fc5bd8b90_0, 0, 3;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v0x561fc5bd8c60_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561fc5bd8d30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561fc5bd8780_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 101 "$display", "Read data from register 4: %h", v0x561fc5bd8950_0 {0 0 0};
    %vpi_call 2 104 "$display", "Test 7: Disable write and verify no change" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fc5bd8d30_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561fc5bd8b90_0, 0, 3;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v0x561fc5bd8c60_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561fc5bd8780_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 111 "$display", "Read data from register 4: %h", v0x561fc5bd8950_0 {0 0 0};
    %vpi_call 2 114 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/esra/Documents/HDL/final project/16-bit-processor/src/testbench/register_file_tb.v";
    "./../register_file.v";
